{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651616415070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651616415084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 18:20:14 2022 " "Processing started: Tue May 03 18:20:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651616415084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616415084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616415084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651616415603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651616415603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(39) " "Verilog HDL warning at ROM.v(39): extended using \"x\" or \"z\"" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcid.v 1 1 " "Found 1 design units, including 1 entities, in source file pcid.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCID " "Found entity 1: PCID" {  } { { "PCID.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/PCID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer.v(53) " "Verilog HDL warning at Multiplexer.v(53): extended using \"x\" or \"z\"" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(34) " "Verilog HDL warning at immGen.v(34): extended using \"x\" or \"z\"" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic Datapath.v(39) " "Verilog HDL Declaration warning at Datapath.v(39): \"logic\" is SystemVerilog-2005 keyword" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 39 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "CPU_testbench.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToBCD " "Found entity 1: binaryToBCD" {  } { { "binaryToBCD.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/binaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextosevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file hextosevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexToSevenSegment " "Found entity 1: HexToSevenSegment" {  } { { "HexToSevenSegment.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/HexToSevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651616425420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425420 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clearAll Datapath.v(33) " "Verilog HDL Implicit Net warning at Datapath.v(33): created implicit net for \"clearAll\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651616425449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "CPU.v" "CU" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regRW ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"regRW\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MRW ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"MRW\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCsrc ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"PCsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"WB\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immSel ControlUnit.v(28) " "Verilog HDL Always Construct warning at ControlUnit.v(28): inferring latch(es) for variable \"immSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immSel\[0\] ControlUnit.v(28) " "Inferred latch for \"immSel\[0\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immSel\[1\] ControlUnit.v(28) " "Inferred latch for \"immSel\[1\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] ControlUnit.v(28) " "Inferred latch for \"ALUop\[0\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] ControlUnit.v(28) " "Inferred latch for \"ALUop\[1\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] ControlUnit.v(28) " "Inferred latch for \"ALUop\[2\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] ControlUnit.v(28) " "Inferred latch for \"ALUop\[3\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB ControlUnit.v(28) " "Inferred latch for \"WB\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc ControlUnit.v(28) " "Inferred latch for \"PCsrc\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRW ControlUnit.v(28) " "Inferred latch for \"MRW\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc ControlUnit.v(28) " "Inferred latch for \"ALUsrc\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regRW\[0\] ControlUnit.v(28) " "Inferred latch for \"regRW\[0\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regRW\[1\] ControlUnit.v(28) " "Inferred latch for \"regRW\[1\]\" at ControlUnit.v(28)" {  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 "|CPU|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DP\"" {  } { { "CPU.v" "DP" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCID Datapath:DP\|PCID:instructions " "Elaborating entity \"PCID\" for hierarchy \"Datapath:DP\|PCID:instructions\"" {  } { { "Datapath.v" "instructions" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter Datapath:DP\|PCID:instructions\|ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"Datapath:DP\|PCID:instructions\|ProgramCounter:PC\"" {  } { { "PCID.v" "PC" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/PCID.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Datapath:DP\|PCID:instructions\|ROM:instructionMemory " "Elaborating entity \"ROM\" for hierarchy \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\"" {  } { { "PCID.v" "instructionMemory" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/PCID.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425511 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ROM.v(13) " "Verilog HDL Case Statement warning at ROM.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1651616425511 "|CPU|Datapath:DP|PCID:instructions|ROM:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder Datapath:DP\|PCID:instructions\|InstructionDecoder:id " "Elaborating entity \"InstructionDecoder\" for hierarchy \"Datapath:DP\|PCID:instructions\|InstructionDecoder:id\"" {  } { { "PCID.v" "id" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/PCID.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:DP\|PCID:instructions\|ALU:fourAdder " "Elaborating entity \"ALU\" for hierarchy \"Datapath:DP\|PCID:instructions\|ALU:fourAdder\"" {  } { { "PCID.v" "fourAdder" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/PCID.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Datapath:DP\|PCID:instructions\|Mux:PCmux " "Elaborating entity \"Mux\" for hierarchy \"Datapath:DP\|PCID:instructions\|Mux:PCmux\"" {  } { { "PCID.v" "PCmux" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/PCID.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:DP\|RegisterFile:registers " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:DP\|RegisterFile:registers\"" {  } { { "Datapath.v" "registers" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Datapath:DP\|RegisterFile:registers\|Decoder:u1 " "Elaborating entity \"Decoder\" for hierarchy \"Datapath:DP\|RegisterFile:registers\|Decoder:u1\"" {  } { { "RegisterFile.v" "u1" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RegisterFile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:DP\|RegisterFile:registers\|Multiplexer:u2 " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\"" {  } { { "RegisterFile.v" "u2" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RegisterFile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Datapath:DP\|RegisterFile:registers\|Register:r1 " "Elaborating entity \"Register\" for hierarchy \"Datapath:DP\|RegisterFile:registers\|Register:r1\"" {  } { { "RegisterFile.v" "r1" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RegisterFile.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen Datapath:DP\|immGen:imm " "Elaborating entity \"immGen\" for hierarchy \"Datapath:DP\|immGen:imm\"" {  } { { "Datapath.v" "imm" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Datapath:DP\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"Datapath:DP\|RAM:memory\"" {  } { { "Datapath.v" "memory" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBCD binaryToBCD:BCD " "Elaborating entity \"binaryToBCD\" for hierarchy \"binaryToBCD:BCD\"" {  } { { "CPU.v" "BCD" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(29) " "Verilog HDL assignment warning at binaryToBCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/binaryToBCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651616425558 "|CPU|binaryToBCD:BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(27) " "Verilog HDL assignment warning at binaryToBCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/binaryToBCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651616425558 "|CPU|binaryToBCD:BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(25) " "Verilog HDL assignment warning at binaryToBCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/binaryToBCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651616425558 "|CPU|binaryToBCD:BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(23) " "Verilog HDL assignment warning at binaryToBCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/binaryToBCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651616425558 "|CPU|binaryToBCD:BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSevenSegment HexToSevenSegment:u0 " "Elaborating entity \"HexToSevenSegment\" for hierarchy \"HexToSevenSegment:u0\"" {  } { { "CPU.v" "u0" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616425558 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[4\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[4\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[3\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[3\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[2\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[2\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[1\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[1\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[0\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[0\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[11\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[11\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[12\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[12\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[13\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[13\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[14\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[14\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[15\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[15\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[16\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[16\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[17\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[17\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[18\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[18\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[19\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[19\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[20\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[20\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[21\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[21\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[22\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[22\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[23\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[23\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[24\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[24\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[25\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[25\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[26\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[26\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[27\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[27\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[28\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[28\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[29\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[29\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[30\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[30\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|immGen:imm\|immOut\[31\] " "Converted tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[31\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[0\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[0\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[1\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[1\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[2\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[2\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[3\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[3\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[4\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[4\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[5\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[5\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[6\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[6\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[7\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[7\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[8\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[8\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[9\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[9\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[10\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[10\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[11\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[11\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[12\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[12\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[13\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[13\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[14\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[14\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[15\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[15\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[16\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[16\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[17\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[17\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[18\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[18\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[19\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[19\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[20\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[20\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[21\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[21\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[22\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[22\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[23\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[23\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[24\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[24\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[25\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[25\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[26\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[26\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[27\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[27\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[28\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[28\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[29\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[29\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[30\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[30\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[31\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|out\[31\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[0\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[0\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[1\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[1\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[2\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[2\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[3\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[3\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[4\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[4\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[5\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[5\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[6\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[6\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[7\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[7\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[8\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[8\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[9\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[9\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[10\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[10\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[11\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[11\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[12\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[12\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[13\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[13\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[14\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[14\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[15\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[15\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[16\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[16\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[17\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[17\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[18\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[18\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[19\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[19\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[20\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[20\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[21\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[21\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[22\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[22\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[23\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[23\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[24\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[24\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[25\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[25\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[26\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[26\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[27\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[27\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[28\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[28\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[29\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[29\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[30\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[30\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[31\] " "Converted tri-state buffer \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|out\[31\]\" feeding internal logic into a wire" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Multiplexer.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651616426044 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651616426044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651616428527 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[0\] instr\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[0\]\" to the node \"instr\[0\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[1\] instr\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[1\]\" to the node \"instr\[1\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[2\] instr\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[2\]\" to the node \"instr\[2\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[3\] instr\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[3\]\" to the node \"instr\[3\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[18\] instr\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[18\]\" to the node \"instr\[18\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[17\] instr\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[17\]\" to the node \"instr\[17\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[16\] instr\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[16\]\" to the node \"instr\[16\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[15\] instr\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[15\]\" to the node \"instr\[15\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[19\] instr\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[19\]\" to the node \"instr\[19\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[23\] instr\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[23\]\" to the node \"instr\[23\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[22\] instr\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[22\]\" to the node \"instr\[22\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[21\] instr\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[21\]\" to the node \"instr\[21\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[20\] instr\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[20\]\" to the node \"instr\[20\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[24\] instr\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[24\]\" to the node \"instr\[24\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[7\] instr\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[7\]\" to the node \"instr\[7\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[8\] instr\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[8\]\" to the node \"instr\[8\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[10\] instr\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[10\]\" to the node \"instr\[10\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[9\] instr\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[9\]\" to the node \"instr\[9\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[11\] instr\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[11\]\" to the node \"instr\[11\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[4\] instr\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[4\]\" to the node \"instr\[4\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[5\] instr\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[5\]\" to the node \"instr\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[6\] instr\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[6\]\" to the node \"instr\[6\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[12\] instr\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[12\]\" to the node \"instr\[12\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[13\] instr\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[13\]\" to the node \"instr\[13\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[14\] instr\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[14\]\" to the node \"instr\[14\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[25\] instr\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[25\]\" to the node \"instr\[25\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[26\] instr\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[26\]\" to the node \"instr\[26\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[27\] instr\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[27\]\" to the node \"instr\[27\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[28\] instr\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[28\]\" to the node \"instr\[28\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[29\] instr\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[29\]\" to the node \"instr\[29\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[30\] instr\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[30\]\" to the node \"instr\[30\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1651616428574 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[31\] ControlUnit:CU\|Equal9 " "Converted the fanout from the open-drain buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[31\]\" to the node \"ControlUnit:CU\|Equal9\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651616428574 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1651616428574 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|immGen:imm\|immOut\[5\] Datapath:DP\|Mux:op2Mux\|out\[5\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[5\]\" to the node \"Datapath:DP\|Mux:op2Mux\|out\[5\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|immGen:imm\|immOut\[6\] Datapath:DP\|Mux:op2Mux\|out\[6\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[6\]\" to the node \"Datapath:DP\|Mux:op2Mux\|out\[6\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|immGen:imm\|immOut\[7\] Datapath:DP\|Mux:op2Mux\|out\[7\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[7\]\" to the node \"Datapath:DP\|Mux:op2Mux\|out\[7\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|immGen:imm\|immOut\[8\] Datapath:DP\|Mux:op2Mux\|out\[8\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[8\]\" to the node \"Datapath:DP\|Mux:op2Mux\|out\[8\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|immGen:imm\|immOut\[9\] Datapath:DP\|Mux:op2Mux\|out\[9\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[9\]\" to the node \"Datapath:DP\|Mux:op2Mux\|out\[9\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|immGen:imm\|immOut\[10\] Datapath:DP\|Mux:op2Mux\|out\[10\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|immGen:imm\|immOut\[10\]\" to the node \"Datapath:DP\|Mux:op2Mux\|out\[10\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[18\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[18\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[17\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[17\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[16\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[16\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[15\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[15\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[19\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[19\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u2\|Mux27\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[23\] Datapath:DP\|immGen:imm\|Mux1 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[23\]\" to the node \"Datapath:DP\|immGen:imm\|Mux1\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[22\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|Mux24 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[22\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|Mux24\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[21\] Datapath:DP\|immGen:imm\|Mux3 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[21\]\" to the node \"Datapath:DP\|immGen:imm\|Mux3\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[20\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|Mux24 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[20\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|Mux24\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[24\] Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|Mux24 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[24\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Multiplexer:u3\|Mux24\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[7\] Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out\[31\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[7\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out\[31\]\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[8\] Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[8\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[10\] Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[10\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[9\] Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[9\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[11\] Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[11\]\" to the node \"Datapath:DP\|RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[4\] ControlUnit:CU\|WB " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[4\]\" to the node \"ControlUnit:CU\|WB\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[5\] ControlUnit:CU\|Equal0 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[5\]\" to the node \"ControlUnit:CU\|Equal0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[6\] ControlUnit:CU\|Equal0 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[6\]\" to the node \"ControlUnit:CU\|Equal0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[12\] ControlUnit:CU\|Equal3 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[12\]\" to the node \"ControlUnit:CU\|Equal3\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[13\] ControlUnit:CU\|PCsrc " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[13\]\" to the node \"ControlUnit:CU\|PCsrc\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[14\] ControlUnit:CU\|ALUop\[3\] " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[14\]\" to the node \"ControlUnit:CU\|ALUop\[3\]\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[25\] ControlUnit:CU\|Equal9 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[25\]\" to the node \"ControlUnit:CU\|Equal9\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[26\] ControlUnit:CU\|Equal9 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[26\]\" to the node \"ControlUnit:CU\|Equal9\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[27\] ControlUnit:CU\|Equal9 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[27\]\" to the node \"ControlUnit:CU\|Equal9\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[28\] ControlUnit:CU\|Equal9 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[28\]\" to the node \"ControlUnit:CU\|Equal9\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[29\] ControlUnit:CU\|Equal9 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[29\]\" to the node \"ControlUnit:CU\|Equal9\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[30\] ControlUnit:CU\|Equal9 " "Converted the fan-out from the tri-state buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[30\]\" to the node \"ControlUnit:CU\|Equal9\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651616428574 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651616428574 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[31\] instr\[31\] " "Reduced fanout from the always-enabled open-drain buffer \"Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|out\[31\]\" to the output pin \"instr\[31\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651616428574 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1651616428574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|immSel\[1\] " "Latch ControlUnit:CU\|immSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|immSel\[0\] " "Latch ControlUnit:CU\|immSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ALUop\[1\] " "Latch ControlUnit:CU\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ALUop\[0\] " "Latch ControlUnit:CU\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ALUop\[2\] " "Latch ControlUnit:CU\|ALUop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~320 " "Latch Datapath:DP\|RAM:memory\|memory~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~288 " "Latch Datapath:DP\|RAM:memory\|memory~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~256 " "Latch Datapath:DP\|RAM:memory\|memory~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~352 " "Latch Datapath:DP\|RAM:memory\|memory~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~160 " "Latch Datapath:DP\|RAM:memory\|memory~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~192 " "Latch Datapath:DP\|RAM:memory\|memory~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~128 " "Latch Datapath:DP\|RAM:memory\|memory~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~224 " "Latch Datapath:DP\|RAM:memory\|memory~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~64 " "Latch Datapath:DP\|RAM:memory\|memory~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~32 " "Latch Datapath:DP\|RAM:memory\|memory~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~0 " "Latch Datapath:DP\|RAM:memory\|memory~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~96 " "Latch Datapath:DP\|RAM:memory\|memory~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~416 " "Latch Datapath:DP\|RAM:memory\|memory~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~448 " "Latch Datapath:DP\|RAM:memory\|memory~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~384 " "Latch Datapath:DP\|RAM:memory\|memory~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~480 " "Latch Datapath:DP\|RAM:memory\|memory~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~704 " "Latch Datapath:DP\|RAM:memory\|memory~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~832 " "Latch Datapath:DP\|RAM:memory\|memory~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~576 " "Latch Datapath:DP\|RAM:memory\|memory~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~960 " "Latch Datapath:DP\|RAM:memory\|memory~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~800 " "Latch Datapath:DP\|RAM:memory\|memory~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~672 " "Latch Datapath:DP\|RAM:memory\|memory~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~544 " "Latch Datapath:DP\|RAM:memory\|memory~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~928 " "Latch Datapath:DP\|RAM:memory\|memory~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~640 " "Latch Datapath:DP\|RAM:memory\|memory~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~768 " "Latch Datapath:DP\|RAM:memory\|memory~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428590 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~512 " "Latch Datapath:DP\|RAM:memory\|memory~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~896 " "Latch Datapath:DP\|RAM:memory\|memory~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~864 " "Latch Datapath:DP\|RAM:memory\|memory~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~736 " "Latch Datapath:DP\|RAM:memory\|memory~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~608 " "Latch Datapath:DP\|RAM:memory\|memory~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~992 " "Latch Datapath:DP\|RAM:memory\|memory~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|WB " "Latch ControlUnit:CU\|WB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ProgramCounter:PC\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ProgramCounter:PC\|out\[0\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13 " "Ports ENA and CLR on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr13" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~193 " "Latch Datapath:DP\|RAM:memory\|memory~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~161 " "Latch Datapath:DP\|RAM:memory\|memory~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~129 " "Latch Datapath:DP\|RAM:memory\|memory~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~225 " "Latch Datapath:DP\|RAM:memory\|memory~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~289 " "Latch Datapath:DP\|RAM:memory\|memory~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~321 " "Latch Datapath:DP\|RAM:memory\|memory~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~257 " "Latch Datapath:DP\|RAM:memory\|memory~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~353 " "Latch Datapath:DP\|RAM:memory\|memory~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~33 " "Latch Datapath:DP\|RAM:memory\|memory~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~65 " "Latch Datapath:DP\|RAM:memory\|memory~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1 " "Latch Datapath:DP\|RAM:memory\|memory~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~97 " "Latch Datapath:DP\|RAM:memory\|memory~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~449 " "Latch Datapath:DP\|RAM:memory\|memory~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~417 " "Latch Datapath:DP\|RAM:memory\|memory~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~385 " "Latch Datapath:DP\|RAM:memory\|memory~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~481 " "Latch Datapath:DP\|RAM:memory\|memory~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~673 " "Latch Datapath:DP\|RAM:memory\|memory~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~801 " "Latch Datapath:DP\|RAM:memory\|memory~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~545 " "Latch Datapath:DP\|RAM:memory\|memory~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~929 " "Latch Datapath:DP\|RAM:memory\|memory~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~833 " "Latch Datapath:DP\|RAM:memory\|memory~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~705 " "Latch Datapath:DP\|RAM:memory\|memory~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~577 " "Latch Datapath:DP\|RAM:memory\|memory~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~961 " "Latch Datapath:DP\|RAM:memory\|memory~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~769 " "Latch Datapath:DP\|RAM:memory\|memory~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~641 " "Latch Datapath:DP\|RAM:memory\|memory~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~513 " "Latch Datapath:DP\|RAM:memory\|memory~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~897 " "Latch Datapath:DP\|RAM:memory\|memory~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~737 " "Latch Datapath:DP\|RAM:memory\|memory~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~865 " "Latch Datapath:DP\|RAM:memory\|memory~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~609 " "Latch Datapath:DP\|RAM:memory\|memory~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~993 " "Latch Datapath:DP\|RAM:memory\|memory~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[1\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~322 " "Latch Datapath:DP\|RAM:memory\|memory~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~290 " "Latch Datapath:DP\|RAM:memory\|memory~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~258 " "Latch Datapath:DP\|RAM:memory\|memory~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~354 " "Latch Datapath:DP\|RAM:memory\|memory~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~162 " "Latch Datapath:DP\|RAM:memory\|memory~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~194 " "Latch Datapath:DP\|RAM:memory\|memory~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~130 " "Latch Datapath:DP\|RAM:memory\|memory~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~226 " "Latch Datapath:DP\|RAM:memory\|memory~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~66 " "Latch Datapath:DP\|RAM:memory\|memory~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~34 " "Latch Datapath:DP\|RAM:memory\|memory~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~2 " "Latch Datapath:DP\|RAM:memory\|memory~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~98 " "Latch Datapath:DP\|RAM:memory\|memory~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~418 " "Latch Datapath:DP\|RAM:memory\|memory~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~450 " "Latch Datapath:DP\|RAM:memory\|memory~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~386 " "Latch Datapath:DP\|RAM:memory\|memory~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~482 " "Latch Datapath:DP\|RAM:memory\|memory~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~706 " "Latch Datapath:DP\|RAM:memory\|memory~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~834 " "Latch Datapath:DP\|RAM:memory\|memory~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~578 " "Latch Datapath:DP\|RAM:memory\|memory~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~962 " "Latch Datapath:DP\|RAM:memory\|memory~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~802 " "Latch Datapath:DP\|RAM:memory\|memory~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~674 " "Latch Datapath:DP\|RAM:memory\|memory~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~546 " "Latch Datapath:DP\|RAM:memory\|memory~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~930 " "Latch Datapath:DP\|RAM:memory\|memory~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~642 " "Latch Datapath:DP\|RAM:memory\|memory~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~770 " "Latch Datapath:DP\|RAM:memory\|memory~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~514 " "Latch Datapath:DP\|RAM:memory\|memory~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~898 " "Latch Datapath:DP\|RAM:memory\|memory~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~866 " "Latch Datapath:DP\|RAM:memory\|memory~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~738 " "Latch Datapath:DP\|RAM:memory\|memory~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~610 " "Latch Datapath:DP\|RAM:memory\|memory~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~994 " "Latch Datapath:DP\|RAM:memory\|memory~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~195 " "Latch Datapath:DP\|RAM:memory\|memory~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~163 " "Latch Datapath:DP\|RAM:memory\|memory~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~131 " "Latch Datapath:DP\|RAM:memory\|memory~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~227 " "Latch Datapath:DP\|RAM:memory\|memory~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~291 " "Latch Datapath:DP\|RAM:memory\|memory~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~323 " "Latch Datapath:DP\|RAM:memory\|memory~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~259 " "Latch Datapath:DP\|RAM:memory\|memory~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~355 " "Latch Datapath:DP\|RAM:memory\|memory~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~35 " "Latch Datapath:DP\|RAM:memory\|memory~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~67 " "Latch Datapath:DP\|RAM:memory\|memory~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428605 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~3 " "Latch Datapath:DP\|RAM:memory\|memory~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~99 " "Latch Datapath:DP\|RAM:memory\|memory~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~451 " "Latch Datapath:DP\|RAM:memory\|memory~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~419 " "Latch Datapath:DP\|RAM:memory\|memory~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~387 " "Latch Datapath:DP\|RAM:memory\|memory~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~483 " "Latch Datapath:DP\|RAM:memory\|memory~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~675 " "Latch Datapath:DP\|RAM:memory\|memory~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~803 " "Latch Datapath:DP\|RAM:memory\|memory~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~547 " "Latch Datapath:DP\|RAM:memory\|memory~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~931 " "Latch Datapath:DP\|RAM:memory\|memory~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~835 " "Latch Datapath:DP\|RAM:memory\|memory~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~707 " "Latch Datapath:DP\|RAM:memory\|memory~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~579 " "Latch Datapath:DP\|RAM:memory\|memory~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~963 " "Latch Datapath:DP\|RAM:memory\|memory~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~771 " "Latch Datapath:DP\|RAM:memory\|memory~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~643 " "Latch Datapath:DP\|RAM:memory\|memory~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~515 " "Latch Datapath:DP\|RAM:memory\|memory~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~899 " "Latch Datapath:DP\|RAM:memory\|memory~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~739 " "Latch Datapath:DP\|RAM:memory\|memory~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~867 " "Latch Datapath:DP\|RAM:memory\|memory~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~611 " "Latch Datapath:DP\|RAM:memory\|memory~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~995 " "Latch Datapath:DP\|RAM:memory\|memory~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\] " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|RegisterFile:registers\|Register:r10\|read\[3\]" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~324 " "Latch Datapath:DP\|RAM:memory\|memory~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~292 " "Latch Datapath:DP\|RAM:memory\|memory~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~260 " "Latch Datapath:DP\|RAM:memory\|memory~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~356 " "Latch Datapath:DP\|RAM:memory\|memory~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~164 " "Latch Datapath:DP\|RAM:memory\|memory~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~196 " "Latch Datapath:DP\|RAM:memory\|memory~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~132 " "Latch Datapath:DP\|RAM:memory\|memory~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~228 " "Latch Datapath:DP\|RAM:memory\|memory~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~68 " "Latch Datapath:DP\|RAM:memory\|memory~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~36 " "Latch Datapath:DP\|RAM:memory\|memory~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~4 " "Latch Datapath:DP\|RAM:memory\|memory~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~100 " "Latch Datapath:DP\|RAM:memory\|memory~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~420 " "Latch Datapath:DP\|RAM:memory\|memory~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~452 " "Latch Datapath:DP\|RAM:memory\|memory~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~388 " "Latch Datapath:DP\|RAM:memory\|memory~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~484 " "Latch Datapath:DP\|RAM:memory\|memory~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~708 " "Latch Datapath:DP\|RAM:memory\|memory~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~836 " "Latch Datapath:DP\|RAM:memory\|memory~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~580 " "Latch Datapath:DP\|RAM:memory\|memory~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~964 " "Latch Datapath:DP\|RAM:memory\|memory~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~804 " "Latch Datapath:DP\|RAM:memory\|memory~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~676 " "Latch Datapath:DP\|RAM:memory\|memory~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~548 " "Latch Datapath:DP\|RAM:memory\|memory~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~932 " "Latch Datapath:DP\|RAM:memory\|memory~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~644 " "Latch Datapath:DP\|RAM:memory\|memory~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~772 " "Latch Datapath:DP\|RAM:memory\|memory~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~516 " "Latch Datapath:DP\|RAM:memory\|memory~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~900 " "Latch Datapath:DP\|RAM:memory\|memory~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~868 " "Latch Datapath:DP\|RAM:memory\|memory~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~740 " "Latch Datapath:DP\|RAM:memory\|memory~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~612 " "Latch Datapath:DP\|RAM:memory\|memory~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~996 " "Latch Datapath:DP\|RAM:memory\|memory~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~197 " "Latch Datapath:DP\|RAM:memory\|memory~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~165 " "Latch Datapath:DP\|RAM:memory\|memory~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~133 " "Latch Datapath:DP\|RAM:memory\|memory~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~229 " "Latch Datapath:DP\|RAM:memory\|memory~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~293 " "Latch Datapath:DP\|RAM:memory\|memory~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~325 " "Latch Datapath:DP\|RAM:memory\|memory~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~261 " "Latch Datapath:DP\|RAM:memory\|memory~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~357 " "Latch Datapath:DP\|RAM:memory\|memory~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~37 " "Latch Datapath:DP\|RAM:memory\|memory~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~69 " "Latch Datapath:DP\|RAM:memory\|memory~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~5 " "Latch Datapath:DP\|RAM:memory\|memory~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~101 " "Latch Datapath:DP\|RAM:memory\|memory~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~453 " "Latch Datapath:DP\|RAM:memory\|memory~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~421 " "Latch Datapath:DP\|RAM:memory\|memory~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~389 " "Latch Datapath:DP\|RAM:memory\|memory~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~485 " "Latch Datapath:DP\|RAM:memory\|memory~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~677 " "Latch Datapath:DP\|RAM:memory\|memory~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~805 " "Latch Datapath:DP\|RAM:memory\|memory~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~549 " "Latch Datapath:DP\|RAM:memory\|memory~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~933 " "Latch Datapath:DP\|RAM:memory\|memory~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~837 " "Latch Datapath:DP\|RAM:memory\|memory~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~709 " "Latch Datapath:DP\|RAM:memory\|memory~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~581 " "Latch Datapath:DP\|RAM:memory\|memory~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~965 " "Latch Datapath:DP\|RAM:memory\|memory~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~773 " "Latch Datapath:DP\|RAM:memory\|memory~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~645 " "Latch Datapath:DP\|RAM:memory\|memory~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~517 " "Latch Datapath:DP\|RAM:memory\|memory~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~901 " "Latch Datapath:DP\|RAM:memory\|memory~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~741 " "Latch Datapath:DP\|RAM:memory\|memory~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~869 " "Latch Datapath:DP\|RAM:memory\|memory~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~613 " "Latch Datapath:DP\|RAM:memory\|memory~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~997 " "Latch Datapath:DP\|RAM:memory\|memory~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428621 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~326 " "Latch Datapath:DP\|RAM:memory\|memory~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~294 " "Latch Datapath:DP\|RAM:memory\|memory~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~262 " "Latch Datapath:DP\|RAM:memory\|memory~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~358 " "Latch Datapath:DP\|RAM:memory\|memory~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~166 " "Latch Datapath:DP\|RAM:memory\|memory~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~198 " "Latch Datapath:DP\|RAM:memory\|memory~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~134 " "Latch Datapath:DP\|RAM:memory\|memory~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~230 " "Latch Datapath:DP\|RAM:memory\|memory~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~70 " "Latch Datapath:DP\|RAM:memory\|memory~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~38 " "Latch Datapath:DP\|RAM:memory\|memory~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~6 " "Latch Datapath:DP\|RAM:memory\|memory~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~102 " "Latch Datapath:DP\|RAM:memory\|memory~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~422 " "Latch Datapath:DP\|RAM:memory\|memory~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~454 " "Latch Datapath:DP\|RAM:memory\|memory~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~390 " "Latch Datapath:DP\|RAM:memory\|memory~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~486 " "Latch Datapath:DP\|RAM:memory\|memory~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~710 " "Latch Datapath:DP\|RAM:memory\|memory~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~838 " "Latch Datapath:DP\|RAM:memory\|memory~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~582 " "Latch Datapath:DP\|RAM:memory\|memory~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~966 " "Latch Datapath:DP\|RAM:memory\|memory~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~806 " "Latch Datapath:DP\|RAM:memory\|memory~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~678 " "Latch Datapath:DP\|RAM:memory\|memory~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~550 " "Latch Datapath:DP\|RAM:memory\|memory~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~934 " "Latch Datapath:DP\|RAM:memory\|memory~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~646 " "Latch Datapath:DP\|RAM:memory\|memory~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~774 " "Latch Datapath:DP\|RAM:memory\|memory~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~518 " "Latch Datapath:DP\|RAM:memory\|memory~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~902 " "Latch Datapath:DP\|RAM:memory\|memory~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~870 " "Latch Datapath:DP\|RAM:memory\|memory~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~742 " "Latch Datapath:DP\|RAM:memory\|memory~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~614 " "Latch Datapath:DP\|RAM:memory\|memory~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~998 " "Latch Datapath:DP\|RAM:memory\|memory~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~199 " "Latch Datapath:DP\|RAM:memory\|memory~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~167 " "Latch Datapath:DP\|RAM:memory\|memory~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~135 " "Latch Datapath:DP\|RAM:memory\|memory~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~231 " "Latch Datapath:DP\|RAM:memory\|memory~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~295 " "Latch Datapath:DP\|RAM:memory\|memory~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~327 " "Latch Datapath:DP\|RAM:memory\|memory~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~263 " "Latch Datapath:DP\|RAM:memory\|memory~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~359 " "Latch Datapath:DP\|RAM:memory\|memory~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~39 " "Latch Datapath:DP\|RAM:memory\|memory~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~71 " "Latch Datapath:DP\|RAM:memory\|memory~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~7 " "Latch Datapath:DP\|RAM:memory\|memory~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~103 " "Latch Datapath:DP\|RAM:memory\|memory~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~455 " "Latch Datapath:DP\|RAM:memory\|memory~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~423 " "Latch Datapath:DP\|RAM:memory\|memory~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~391 " "Latch Datapath:DP\|RAM:memory\|memory~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~487 " "Latch Datapath:DP\|RAM:memory\|memory~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~679 " "Latch Datapath:DP\|RAM:memory\|memory~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~807 " "Latch Datapath:DP\|RAM:memory\|memory~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~551 " "Latch Datapath:DP\|RAM:memory\|memory~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~935 " "Latch Datapath:DP\|RAM:memory\|memory~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~839 " "Latch Datapath:DP\|RAM:memory\|memory~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~711 " "Latch Datapath:DP\|RAM:memory\|memory~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~583 " "Latch Datapath:DP\|RAM:memory\|memory~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~967 " "Latch Datapath:DP\|RAM:memory\|memory~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~775 " "Latch Datapath:DP\|RAM:memory\|memory~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~647 " "Latch Datapath:DP\|RAM:memory\|memory~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~519 " "Latch Datapath:DP\|RAM:memory\|memory~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~903 " "Latch Datapath:DP\|RAM:memory\|memory~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~743 " "Latch Datapath:DP\|RAM:memory\|memory~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~871 " "Latch Datapath:DP\|RAM:memory\|memory~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~615 " "Latch Datapath:DP\|RAM:memory\|memory~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~999 " "Latch Datapath:DP\|RAM:memory\|memory~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~328 " "Latch Datapath:DP\|RAM:memory\|memory~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~296 " "Latch Datapath:DP\|RAM:memory\|memory~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~264 " "Latch Datapath:DP\|RAM:memory\|memory~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~360 " "Latch Datapath:DP\|RAM:memory\|memory~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~168 " "Latch Datapath:DP\|RAM:memory\|memory~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~200 " "Latch Datapath:DP\|RAM:memory\|memory~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~136 " "Latch Datapath:DP\|RAM:memory\|memory~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~232 " "Latch Datapath:DP\|RAM:memory\|memory~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~72 " "Latch Datapath:DP\|RAM:memory\|memory~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~40 " "Latch Datapath:DP\|RAM:memory\|memory~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~8 " "Latch Datapath:DP\|RAM:memory\|memory~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~104 " "Latch Datapath:DP\|RAM:memory\|memory~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~424 " "Latch Datapath:DP\|RAM:memory\|memory~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~456 " "Latch Datapath:DP\|RAM:memory\|memory~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~392 " "Latch Datapath:DP\|RAM:memory\|memory~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~488 " "Latch Datapath:DP\|RAM:memory\|memory~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~712 " "Latch Datapath:DP\|RAM:memory\|memory~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~840 " "Latch Datapath:DP\|RAM:memory\|memory~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~584 " "Latch Datapath:DP\|RAM:memory\|memory~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~968 " "Latch Datapath:DP\|RAM:memory\|memory~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~808 " "Latch Datapath:DP\|RAM:memory\|memory~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~680 " "Latch Datapath:DP\|RAM:memory\|memory~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~552 " "Latch Datapath:DP\|RAM:memory\|memory~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~936 " "Latch Datapath:DP\|RAM:memory\|memory~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428636 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~648 " "Latch Datapath:DP\|RAM:memory\|memory~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~776 " "Latch Datapath:DP\|RAM:memory\|memory~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~520 " "Latch Datapath:DP\|RAM:memory\|memory~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~904 " "Latch Datapath:DP\|RAM:memory\|memory~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~872 " "Latch Datapath:DP\|RAM:memory\|memory~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~744 " "Latch Datapath:DP\|RAM:memory\|memory~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~616 " "Latch Datapath:DP\|RAM:memory\|memory~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1000 " "Latch Datapath:DP\|RAM:memory\|memory~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~201 " "Latch Datapath:DP\|RAM:memory\|memory~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~169 " "Latch Datapath:DP\|RAM:memory\|memory~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~137 " "Latch Datapath:DP\|RAM:memory\|memory~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~233 " "Latch Datapath:DP\|RAM:memory\|memory~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~297 " "Latch Datapath:DP\|RAM:memory\|memory~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~329 " "Latch Datapath:DP\|RAM:memory\|memory~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~265 " "Latch Datapath:DP\|RAM:memory\|memory~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~361 " "Latch Datapath:DP\|RAM:memory\|memory~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~41 " "Latch Datapath:DP\|RAM:memory\|memory~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~73 " "Latch Datapath:DP\|RAM:memory\|memory~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~9 " "Latch Datapath:DP\|RAM:memory\|memory~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~105 " "Latch Datapath:DP\|RAM:memory\|memory~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~457 " "Latch Datapath:DP\|RAM:memory\|memory~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~425 " "Latch Datapath:DP\|RAM:memory\|memory~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~393 " "Latch Datapath:DP\|RAM:memory\|memory~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~489 " "Latch Datapath:DP\|RAM:memory\|memory~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~681 " "Latch Datapath:DP\|RAM:memory\|memory~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~809 " "Latch Datapath:DP\|RAM:memory\|memory~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~553 " "Latch Datapath:DP\|RAM:memory\|memory~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~937 " "Latch Datapath:DP\|RAM:memory\|memory~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~841 " "Latch Datapath:DP\|RAM:memory\|memory~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~713 " "Latch Datapath:DP\|RAM:memory\|memory~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~585 " "Latch Datapath:DP\|RAM:memory\|memory~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~969 " "Latch Datapath:DP\|RAM:memory\|memory~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~777 " "Latch Datapath:DP\|RAM:memory\|memory~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~649 " "Latch Datapath:DP\|RAM:memory\|memory~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~521 " "Latch Datapath:DP\|RAM:memory\|memory~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~905 " "Latch Datapath:DP\|RAM:memory\|memory~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~745 " "Latch Datapath:DP\|RAM:memory\|memory~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~873 " "Latch Datapath:DP\|RAM:memory\|memory~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~617 " "Latch Datapath:DP\|RAM:memory\|memory~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1001 " "Latch Datapath:DP\|RAM:memory\|memory~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~330 " "Latch Datapath:DP\|RAM:memory\|memory~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~298 " "Latch Datapath:DP\|RAM:memory\|memory~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~266 " "Latch Datapath:DP\|RAM:memory\|memory~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~362 " "Latch Datapath:DP\|RAM:memory\|memory~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~170 " "Latch Datapath:DP\|RAM:memory\|memory~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~202 " "Latch Datapath:DP\|RAM:memory\|memory~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~138 " "Latch Datapath:DP\|RAM:memory\|memory~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~234 " "Latch Datapath:DP\|RAM:memory\|memory~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~74 " "Latch Datapath:DP\|RAM:memory\|memory~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~42 " "Latch Datapath:DP\|RAM:memory\|memory~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~10 " "Latch Datapath:DP\|RAM:memory\|memory~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~106 " "Latch Datapath:DP\|RAM:memory\|memory~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~426 " "Latch Datapath:DP\|RAM:memory\|memory~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~458 " "Latch Datapath:DP\|RAM:memory\|memory~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~394 " "Latch Datapath:DP\|RAM:memory\|memory~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~490 " "Latch Datapath:DP\|RAM:memory\|memory~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~714 " "Latch Datapath:DP\|RAM:memory\|memory~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~842 " "Latch Datapath:DP\|RAM:memory\|memory~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~586 " "Latch Datapath:DP\|RAM:memory\|memory~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~970 " "Latch Datapath:DP\|RAM:memory\|memory~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~810 " "Latch Datapath:DP\|RAM:memory\|memory~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~682 " "Latch Datapath:DP\|RAM:memory\|memory~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~554 " "Latch Datapath:DP\|RAM:memory\|memory~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~938 " "Latch Datapath:DP\|RAM:memory\|memory~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~650 " "Latch Datapath:DP\|RAM:memory\|memory~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~778 " "Latch Datapath:DP\|RAM:memory\|memory~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~522 " "Latch Datapath:DP\|RAM:memory\|memory~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~906 " "Latch Datapath:DP\|RAM:memory\|memory~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~874 " "Latch Datapath:DP\|RAM:memory\|memory~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~746 " "Latch Datapath:DP\|RAM:memory\|memory~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~618 " "Latch Datapath:DP\|RAM:memory\|memory~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1002 " "Latch Datapath:DP\|RAM:memory\|memory~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~203 " "Latch Datapath:DP\|RAM:memory\|memory~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~171 " "Latch Datapath:DP\|RAM:memory\|memory~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~139 " "Latch Datapath:DP\|RAM:memory\|memory~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~235 " "Latch Datapath:DP\|RAM:memory\|memory~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~299 " "Latch Datapath:DP\|RAM:memory\|memory~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~331 " "Latch Datapath:DP\|RAM:memory\|memory~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~267 " "Latch Datapath:DP\|RAM:memory\|memory~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~363 " "Latch Datapath:DP\|RAM:memory\|memory~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~43 " "Latch Datapath:DP\|RAM:memory\|memory~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~75 " "Latch Datapath:DP\|RAM:memory\|memory~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~11 " "Latch Datapath:DP\|RAM:memory\|memory~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~107 " "Latch Datapath:DP\|RAM:memory\|memory~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~459 " "Latch Datapath:DP\|RAM:memory\|memory~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~427 " "Latch Datapath:DP\|RAM:memory\|memory~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~395 " "Latch Datapath:DP\|RAM:memory\|memory~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~491 " "Latch Datapath:DP\|RAM:memory\|memory~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~683 " "Latch Datapath:DP\|RAM:memory\|memory~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~811 " "Latch Datapath:DP\|RAM:memory\|memory~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~555 " "Latch Datapath:DP\|RAM:memory\|memory~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~939 " "Latch Datapath:DP\|RAM:memory\|memory~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~843 " "Latch Datapath:DP\|RAM:memory\|memory~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~715 " "Latch Datapath:DP\|RAM:memory\|memory~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~587 " "Latch Datapath:DP\|RAM:memory\|memory~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~971 " "Latch Datapath:DP\|RAM:memory\|memory~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~779 " "Latch Datapath:DP\|RAM:memory\|memory~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~651 " "Latch Datapath:DP\|RAM:memory\|memory~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~523 " "Latch Datapath:DP\|RAM:memory\|memory~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~907 " "Latch Datapath:DP\|RAM:memory\|memory~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~747 " "Latch Datapath:DP\|RAM:memory\|memory~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428652 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~875 " "Latch Datapath:DP\|RAM:memory\|memory~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~619 " "Latch Datapath:DP\|RAM:memory\|memory~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1003 " "Latch Datapath:DP\|RAM:memory\|memory~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~332 " "Latch Datapath:DP\|RAM:memory\|memory~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~300 " "Latch Datapath:DP\|RAM:memory\|memory~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~268 " "Latch Datapath:DP\|RAM:memory\|memory~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~364 " "Latch Datapath:DP\|RAM:memory\|memory~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~172 " "Latch Datapath:DP\|RAM:memory\|memory~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~204 " "Latch Datapath:DP\|RAM:memory\|memory~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~140 " "Latch Datapath:DP\|RAM:memory\|memory~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~236 " "Latch Datapath:DP\|RAM:memory\|memory~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~76 " "Latch Datapath:DP\|RAM:memory\|memory~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~44 " "Latch Datapath:DP\|RAM:memory\|memory~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~12 " "Latch Datapath:DP\|RAM:memory\|memory~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~108 " "Latch Datapath:DP\|RAM:memory\|memory~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~428 " "Latch Datapath:DP\|RAM:memory\|memory~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~460 " "Latch Datapath:DP\|RAM:memory\|memory~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~396 " "Latch Datapath:DP\|RAM:memory\|memory~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~492 " "Latch Datapath:DP\|RAM:memory\|memory~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~716 " "Latch Datapath:DP\|RAM:memory\|memory~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~844 " "Latch Datapath:DP\|RAM:memory\|memory~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~588 " "Latch Datapath:DP\|RAM:memory\|memory~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~972 " "Latch Datapath:DP\|RAM:memory\|memory~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~812 " "Latch Datapath:DP\|RAM:memory\|memory~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~684 " "Latch Datapath:DP\|RAM:memory\|memory~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~556 " "Latch Datapath:DP\|RAM:memory\|memory~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~940 " "Latch Datapath:DP\|RAM:memory\|memory~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~652 " "Latch Datapath:DP\|RAM:memory\|memory~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~780 " "Latch Datapath:DP\|RAM:memory\|memory~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~524 " "Latch Datapath:DP\|RAM:memory\|memory~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~908 " "Latch Datapath:DP\|RAM:memory\|memory~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~876 " "Latch Datapath:DP\|RAM:memory\|memory~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~748 " "Latch Datapath:DP\|RAM:memory\|memory~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~620 " "Latch Datapath:DP\|RAM:memory\|memory~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1004 " "Latch Datapath:DP\|RAM:memory\|memory~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~205 " "Latch Datapath:DP\|RAM:memory\|memory~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~173 " "Latch Datapath:DP\|RAM:memory\|memory~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~141 " "Latch Datapath:DP\|RAM:memory\|memory~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~237 " "Latch Datapath:DP\|RAM:memory\|memory~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~301 " "Latch Datapath:DP\|RAM:memory\|memory~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~333 " "Latch Datapath:DP\|RAM:memory\|memory~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~269 " "Latch Datapath:DP\|RAM:memory\|memory~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~365 " "Latch Datapath:DP\|RAM:memory\|memory~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~45 " "Latch Datapath:DP\|RAM:memory\|memory~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~77 " "Latch Datapath:DP\|RAM:memory\|memory~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~13 " "Latch Datapath:DP\|RAM:memory\|memory~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~109 " "Latch Datapath:DP\|RAM:memory\|memory~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~461 " "Latch Datapath:DP\|RAM:memory\|memory~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~429 " "Latch Datapath:DP\|RAM:memory\|memory~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~397 " "Latch Datapath:DP\|RAM:memory\|memory~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~493 " "Latch Datapath:DP\|RAM:memory\|memory~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~685 " "Latch Datapath:DP\|RAM:memory\|memory~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~813 " "Latch Datapath:DP\|RAM:memory\|memory~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~557 " "Latch Datapath:DP\|RAM:memory\|memory~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~941 " "Latch Datapath:DP\|RAM:memory\|memory~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~845 " "Latch Datapath:DP\|RAM:memory\|memory~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~717 " "Latch Datapath:DP\|RAM:memory\|memory~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~589 " "Latch Datapath:DP\|RAM:memory\|memory~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~973 " "Latch Datapath:DP\|RAM:memory\|memory~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~781 " "Latch Datapath:DP\|RAM:memory\|memory~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~653 " "Latch Datapath:DP\|RAM:memory\|memory~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~525 " "Latch Datapath:DP\|RAM:memory\|memory~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~909 " "Latch Datapath:DP\|RAM:memory\|memory~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~749 " "Latch Datapath:DP\|RAM:memory\|memory~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~877 " "Latch Datapath:DP\|RAM:memory\|memory~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~621 " "Latch Datapath:DP\|RAM:memory\|memory~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1005 " "Latch Datapath:DP\|RAM:memory\|memory~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~334 " "Latch Datapath:DP\|RAM:memory\|memory~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~302 " "Latch Datapath:DP\|RAM:memory\|memory~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~270 " "Latch Datapath:DP\|RAM:memory\|memory~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~366 " "Latch Datapath:DP\|RAM:memory\|memory~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~174 " "Latch Datapath:DP\|RAM:memory\|memory~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~206 " "Latch Datapath:DP\|RAM:memory\|memory~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~142 " "Latch Datapath:DP\|RAM:memory\|memory~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~238 " "Latch Datapath:DP\|RAM:memory\|memory~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~78 " "Latch Datapath:DP\|RAM:memory\|memory~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~46 " "Latch Datapath:DP\|RAM:memory\|memory~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~14 " "Latch Datapath:DP\|RAM:memory\|memory~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~110 " "Latch Datapath:DP\|RAM:memory\|memory~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~430 " "Latch Datapath:DP\|RAM:memory\|memory~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~462 " "Latch Datapath:DP\|RAM:memory\|memory~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~398 " "Latch Datapath:DP\|RAM:memory\|memory~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~494 " "Latch Datapath:DP\|RAM:memory\|memory~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~718 " "Latch Datapath:DP\|RAM:memory\|memory~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~846 " "Latch Datapath:DP\|RAM:memory\|memory~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~590 " "Latch Datapath:DP\|RAM:memory\|memory~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~974 " "Latch Datapath:DP\|RAM:memory\|memory~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~814 " "Latch Datapath:DP\|RAM:memory\|memory~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~686 " "Latch Datapath:DP\|RAM:memory\|memory~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~558 " "Latch Datapath:DP\|RAM:memory\|memory~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~942 " "Latch Datapath:DP\|RAM:memory\|memory~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~654 " "Latch Datapath:DP\|RAM:memory\|memory~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~782 " "Latch Datapath:DP\|RAM:memory\|memory~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~526 " "Latch Datapath:DP\|RAM:memory\|memory~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~910 " "Latch Datapath:DP\|RAM:memory\|memory~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~878 " "Latch Datapath:DP\|RAM:memory\|memory~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~750 " "Latch Datapath:DP\|RAM:memory\|memory~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~622 " "Latch Datapath:DP\|RAM:memory\|memory~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1006 " "Latch Datapath:DP\|RAM:memory\|memory~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~207 " "Latch Datapath:DP\|RAM:memory\|memory~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~175 " "Latch Datapath:DP\|RAM:memory\|memory~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~143 " "Latch Datapath:DP\|RAM:memory\|memory~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~239 " "Latch Datapath:DP\|RAM:memory\|memory~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~303 " "Latch Datapath:DP\|RAM:memory\|memory~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~335 " "Latch Datapath:DP\|RAM:memory\|memory~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~271 " "Latch Datapath:DP\|RAM:memory\|memory~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~367 " "Latch Datapath:DP\|RAM:memory\|memory~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~47 " "Latch Datapath:DP\|RAM:memory\|memory~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428668 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~79 " "Latch Datapath:DP\|RAM:memory\|memory~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~15 " "Latch Datapath:DP\|RAM:memory\|memory~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~111 " "Latch Datapath:DP\|RAM:memory\|memory~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~463 " "Latch Datapath:DP\|RAM:memory\|memory~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~431 " "Latch Datapath:DP\|RAM:memory\|memory~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~399 " "Latch Datapath:DP\|RAM:memory\|memory~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~495 " "Latch Datapath:DP\|RAM:memory\|memory~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~687 " "Latch Datapath:DP\|RAM:memory\|memory~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~815 " "Latch Datapath:DP\|RAM:memory\|memory~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~559 " "Latch Datapath:DP\|RAM:memory\|memory~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~943 " "Latch Datapath:DP\|RAM:memory\|memory~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~847 " "Latch Datapath:DP\|RAM:memory\|memory~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~719 " "Latch Datapath:DP\|RAM:memory\|memory~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~591 " "Latch Datapath:DP\|RAM:memory\|memory~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~975 " "Latch Datapath:DP\|RAM:memory\|memory~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~783 " "Latch Datapath:DP\|RAM:memory\|memory~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~655 " "Latch Datapath:DP\|RAM:memory\|memory~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~527 " "Latch Datapath:DP\|RAM:memory\|memory~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~911 " "Latch Datapath:DP\|RAM:memory\|memory~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~751 " "Latch Datapath:DP\|RAM:memory\|memory~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~879 " "Latch Datapath:DP\|RAM:memory\|memory~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~623 " "Latch Datapath:DP\|RAM:memory\|memory~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1007 " "Latch Datapath:DP\|RAM:memory\|memory~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~336 " "Latch Datapath:DP\|RAM:memory\|memory~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~304 " "Latch Datapath:DP\|RAM:memory\|memory~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~272 " "Latch Datapath:DP\|RAM:memory\|memory~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~368 " "Latch Datapath:DP\|RAM:memory\|memory~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~176 " "Latch Datapath:DP\|RAM:memory\|memory~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~208 " "Latch Datapath:DP\|RAM:memory\|memory~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~144 " "Latch Datapath:DP\|RAM:memory\|memory~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~240 " "Latch Datapath:DP\|RAM:memory\|memory~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~80 " "Latch Datapath:DP\|RAM:memory\|memory~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~48 " "Latch Datapath:DP\|RAM:memory\|memory~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~16 " "Latch Datapath:DP\|RAM:memory\|memory~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~112 " "Latch Datapath:DP\|RAM:memory\|memory~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~432 " "Latch Datapath:DP\|RAM:memory\|memory~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~464 " "Latch Datapath:DP\|RAM:memory\|memory~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~400 " "Latch Datapath:DP\|RAM:memory\|memory~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~496 " "Latch Datapath:DP\|RAM:memory\|memory~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~720 " "Latch Datapath:DP\|RAM:memory\|memory~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~848 " "Latch Datapath:DP\|RAM:memory\|memory~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~592 " "Latch Datapath:DP\|RAM:memory\|memory~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~976 " "Latch Datapath:DP\|RAM:memory\|memory~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~816 " "Latch Datapath:DP\|RAM:memory\|memory~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~688 " "Latch Datapath:DP\|RAM:memory\|memory~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~560 " "Latch Datapath:DP\|RAM:memory\|memory~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~944 " "Latch Datapath:DP\|RAM:memory\|memory~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~656 " "Latch Datapath:DP\|RAM:memory\|memory~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~784 " "Latch Datapath:DP\|RAM:memory\|memory~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~528 " "Latch Datapath:DP\|RAM:memory\|memory~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~912 " "Latch Datapath:DP\|RAM:memory\|memory~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~880 " "Latch Datapath:DP\|RAM:memory\|memory~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~752 " "Latch Datapath:DP\|RAM:memory\|memory~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~624 " "Latch Datapath:DP\|RAM:memory\|memory~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1008 " "Latch Datapath:DP\|RAM:memory\|memory~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~209 " "Latch Datapath:DP\|RAM:memory\|memory~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~177 " "Latch Datapath:DP\|RAM:memory\|memory~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~145 " "Latch Datapath:DP\|RAM:memory\|memory~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~241 " "Latch Datapath:DP\|RAM:memory\|memory~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~305 " "Latch Datapath:DP\|RAM:memory\|memory~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~337 " "Latch Datapath:DP\|RAM:memory\|memory~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~273 " "Latch Datapath:DP\|RAM:memory\|memory~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~369 " "Latch Datapath:DP\|RAM:memory\|memory~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~49 " "Latch Datapath:DP\|RAM:memory\|memory~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~81 " "Latch Datapath:DP\|RAM:memory\|memory~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~17 " "Latch Datapath:DP\|RAM:memory\|memory~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~113 " "Latch Datapath:DP\|RAM:memory\|memory~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~465 " "Latch Datapath:DP\|RAM:memory\|memory~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~433 " "Latch Datapath:DP\|RAM:memory\|memory~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~401 " "Latch Datapath:DP\|RAM:memory\|memory~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~497 " "Latch Datapath:DP\|RAM:memory\|memory~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~689 " "Latch Datapath:DP\|RAM:memory\|memory~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~817 " "Latch Datapath:DP\|RAM:memory\|memory~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~561 " "Latch Datapath:DP\|RAM:memory\|memory~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~945 " "Latch Datapath:DP\|RAM:memory\|memory~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~849 " "Latch Datapath:DP\|RAM:memory\|memory~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~721 " "Latch Datapath:DP\|RAM:memory\|memory~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~593 " "Latch Datapath:DP\|RAM:memory\|memory~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~977 " "Latch Datapath:DP\|RAM:memory\|memory~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~785 " "Latch Datapath:DP\|RAM:memory\|memory~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~657 " "Latch Datapath:DP\|RAM:memory\|memory~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~529 " "Latch Datapath:DP\|RAM:memory\|memory~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~913 " "Latch Datapath:DP\|RAM:memory\|memory~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~753 " "Latch Datapath:DP\|RAM:memory\|memory~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~881 " "Latch Datapath:DP\|RAM:memory\|memory~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~625 " "Latch Datapath:DP\|RAM:memory\|memory~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1009 " "Latch Datapath:DP\|RAM:memory\|memory~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~338 " "Latch Datapath:DP\|RAM:memory\|memory~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~306 " "Latch Datapath:DP\|RAM:memory\|memory~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~274 " "Latch Datapath:DP\|RAM:memory\|memory~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~370 " "Latch Datapath:DP\|RAM:memory\|memory~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~178 " "Latch Datapath:DP\|RAM:memory\|memory~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~210 " "Latch Datapath:DP\|RAM:memory\|memory~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~146 " "Latch Datapath:DP\|RAM:memory\|memory~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~242 " "Latch Datapath:DP\|RAM:memory\|memory~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~82 " "Latch Datapath:DP\|RAM:memory\|memory~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~50 " "Latch Datapath:DP\|RAM:memory\|memory~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~18 " "Latch Datapath:DP\|RAM:memory\|memory~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~114 " "Latch Datapath:DP\|RAM:memory\|memory~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~434 " "Latch Datapath:DP\|RAM:memory\|memory~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~466 " "Latch Datapath:DP\|RAM:memory\|memory~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~402 " "Latch Datapath:DP\|RAM:memory\|memory~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~498 " "Latch Datapath:DP\|RAM:memory\|memory~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~722 " "Latch Datapath:DP\|RAM:memory\|memory~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~850 " "Latch Datapath:DP\|RAM:memory\|memory~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~594 " "Latch Datapath:DP\|RAM:memory\|memory~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~978 " "Latch Datapath:DP\|RAM:memory\|memory~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~818 " "Latch Datapath:DP\|RAM:memory\|memory~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~690 " "Latch Datapath:DP\|RAM:memory\|memory~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~562 " "Latch Datapath:DP\|RAM:memory\|memory~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~946 " "Latch Datapath:DP\|RAM:memory\|memory~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~658 " "Latch Datapath:DP\|RAM:memory\|memory~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~786 " "Latch Datapath:DP\|RAM:memory\|memory~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~530 " "Latch Datapath:DP\|RAM:memory\|memory~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~914 " "Latch Datapath:DP\|RAM:memory\|memory~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428683 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~882 " "Latch Datapath:DP\|RAM:memory\|memory~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~754 " "Latch Datapath:DP\|RAM:memory\|memory~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~626 " "Latch Datapath:DP\|RAM:memory\|memory~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1010 " "Latch Datapath:DP\|RAM:memory\|memory~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~211 " "Latch Datapath:DP\|RAM:memory\|memory~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~179 " "Latch Datapath:DP\|RAM:memory\|memory~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~147 " "Latch Datapath:DP\|RAM:memory\|memory~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~243 " "Latch Datapath:DP\|RAM:memory\|memory~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~307 " "Latch Datapath:DP\|RAM:memory\|memory~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~339 " "Latch Datapath:DP\|RAM:memory\|memory~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~275 " "Latch Datapath:DP\|RAM:memory\|memory~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~371 " "Latch Datapath:DP\|RAM:memory\|memory~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~51 " "Latch Datapath:DP\|RAM:memory\|memory~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~83 " "Latch Datapath:DP\|RAM:memory\|memory~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~19 " "Latch Datapath:DP\|RAM:memory\|memory~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~115 " "Latch Datapath:DP\|RAM:memory\|memory~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~467 " "Latch Datapath:DP\|RAM:memory\|memory~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~435 " "Latch Datapath:DP\|RAM:memory\|memory~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~403 " "Latch Datapath:DP\|RAM:memory\|memory~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~499 " "Latch Datapath:DP\|RAM:memory\|memory~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~691 " "Latch Datapath:DP\|RAM:memory\|memory~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~819 " "Latch Datapath:DP\|RAM:memory\|memory~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~563 " "Latch Datapath:DP\|RAM:memory\|memory~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~947 " "Latch Datapath:DP\|RAM:memory\|memory~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~851 " "Latch Datapath:DP\|RAM:memory\|memory~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~723 " "Latch Datapath:DP\|RAM:memory\|memory~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~595 " "Latch Datapath:DP\|RAM:memory\|memory~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~979 " "Latch Datapath:DP\|RAM:memory\|memory~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~787 " "Latch Datapath:DP\|RAM:memory\|memory~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~659 " "Latch Datapath:DP\|RAM:memory\|memory~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~531 " "Latch Datapath:DP\|RAM:memory\|memory~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~915 " "Latch Datapath:DP\|RAM:memory\|memory~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~755 " "Latch Datapath:DP\|RAM:memory\|memory~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~883 " "Latch Datapath:DP\|RAM:memory\|memory~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~627 " "Latch Datapath:DP\|RAM:memory\|memory~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1011 " "Latch Datapath:DP\|RAM:memory\|memory~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~340 " "Latch Datapath:DP\|RAM:memory\|memory~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~308 " "Latch Datapath:DP\|RAM:memory\|memory~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~276 " "Latch Datapath:DP\|RAM:memory\|memory~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~372 " "Latch Datapath:DP\|RAM:memory\|memory~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~180 " "Latch Datapath:DP\|RAM:memory\|memory~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~212 " "Latch Datapath:DP\|RAM:memory\|memory~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~148 " "Latch Datapath:DP\|RAM:memory\|memory~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~244 " "Latch Datapath:DP\|RAM:memory\|memory~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~84 " "Latch Datapath:DP\|RAM:memory\|memory~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~52 " "Latch Datapath:DP\|RAM:memory\|memory~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~20 " "Latch Datapath:DP\|RAM:memory\|memory~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~116 " "Latch Datapath:DP\|RAM:memory\|memory~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~436 " "Latch Datapath:DP\|RAM:memory\|memory~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~468 " "Latch Datapath:DP\|RAM:memory\|memory~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~404 " "Latch Datapath:DP\|RAM:memory\|memory~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~500 " "Latch Datapath:DP\|RAM:memory\|memory~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~724 " "Latch Datapath:DP\|RAM:memory\|memory~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~852 " "Latch Datapath:DP\|RAM:memory\|memory~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~596 " "Latch Datapath:DP\|RAM:memory\|memory~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~980 " "Latch Datapath:DP\|RAM:memory\|memory~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~820 " "Latch Datapath:DP\|RAM:memory\|memory~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~692 " "Latch Datapath:DP\|RAM:memory\|memory~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~564 " "Latch Datapath:DP\|RAM:memory\|memory~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~948 " "Latch Datapath:DP\|RAM:memory\|memory~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~660 " "Latch Datapath:DP\|RAM:memory\|memory~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~788 " "Latch Datapath:DP\|RAM:memory\|memory~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~532 " "Latch Datapath:DP\|RAM:memory\|memory~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~916 " "Latch Datapath:DP\|RAM:memory\|memory~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~884 " "Latch Datapath:DP\|RAM:memory\|memory~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~756 " "Latch Datapath:DP\|RAM:memory\|memory~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~628 " "Latch Datapath:DP\|RAM:memory\|memory~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1012 " "Latch Datapath:DP\|RAM:memory\|memory~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~213 " "Latch Datapath:DP\|RAM:memory\|memory~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~181 " "Latch Datapath:DP\|RAM:memory\|memory~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~149 " "Latch Datapath:DP\|RAM:memory\|memory~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~245 " "Latch Datapath:DP\|RAM:memory\|memory~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~309 " "Latch Datapath:DP\|RAM:memory\|memory~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~341 " "Latch Datapath:DP\|RAM:memory\|memory~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~277 " "Latch Datapath:DP\|RAM:memory\|memory~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~373 " "Latch Datapath:DP\|RAM:memory\|memory~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~53 " "Latch Datapath:DP\|RAM:memory\|memory~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~85 " "Latch Datapath:DP\|RAM:memory\|memory~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~21 " "Latch Datapath:DP\|RAM:memory\|memory~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~117 " "Latch Datapath:DP\|RAM:memory\|memory~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~469 " "Latch Datapath:DP\|RAM:memory\|memory~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~437 " "Latch Datapath:DP\|RAM:memory\|memory~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~405 " "Latch Datapath:DP\|RAM:memory\|memory~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~501 " "Latch Datapath:DP\|RAM:memory\|memory~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~693 " "Latch Datapath:DP\|RAM:memory\|memory~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~821 " "Latch Datapath:DP\|RAM:memory\|memory~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~565 " "Latch Datapath:DP\|RAM:memory\|memory~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~949 " "Latch Datapath:DP\|RAM:memory\|memory~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~853 " "Latch Datapath:DP\|RAM:memory\|memory~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~725 " "Latch Datapath:DP\|RAM:memory\|memory~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~597 " "Latch Datapath:DP\|RAM:memory\|memory~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~981 " "Latch Datapath:DP\|RAM:memory\|memory~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~789 " "Latch Datapath:DP\|RAM:memory\|memory~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~661 " "Latch Datapath:DP\|RAM:memory\|memory~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~533 " "Latch Datapath:DP\|RAM:memory\|memory~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~917 " "Latch Datapath:DP\|RAM:memory\|memory~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~757 " "Latch Datapath:DP\|RAM:memory\|memory~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~885 " "Latch Datapath:DP\|RAM:memory\|memory~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~629 " "Latch Datapath:DP\|RAM:memory\|memory~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1013 " "Latch Datapath:DP\|RAM:memory\|memory~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~342 " "Latch Datapath:DP\|RAM:memory\|memory~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~310 " "Latch Datapath:DP\|RAM:memory\|memory~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~278 " "Latch Datapath:DP\|RAM:memory\|memory~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~374 " "Latch Datapath:DP\|RAM:memory\|memory~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~182 " "Latch Datapath:DP\|RAM:memory\|memory~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~214 " "Latch Datapath:DP\|RAM:memory\|memory~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~150 " "Latch Datapath:DP\|RAM:memory\|memory~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~246 " "Latch Datapath:DP\|RAM:memory\|memory~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~86 " "Latch Datapath:DP\|RAM:memory\|memory~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~54 " "Latch Datapath:DP\|RAM:memory\|memory~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428699 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~22 " "Latch Datapath:DP\|RAM:memory\|memory~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~118 " "Latch Datapath:DP\|RAM:memory\|memory~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~438 " "Latch Datapath:DP\|RAM:memory\|memory~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~470 " "Latch Datapath:DP\|RAM:memory\|memory~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~406 " "Latch Datapath:DP\|RAM:memory\|memory~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~502 " "Latch Datapath:DP\|RAM:memory\|memory~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~726 " "Latch Datapath:DP\|RAM:memory\|memory~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~854 " "Latch Datapath:DP\|RAM:memory\|memory~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~598 " "Latch Datapath:DP\|RAM:memory\|memory~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~982 " "Latch Datapath:DP\|RAM:memory\|memory~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~822 " "Latch Datapath:DP\|RAM:memory\|memory~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~694 " "Latch Datapath:DP\|RAM:memory\|memory~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~566 " "Latch Datapath:DP\|RAM:memory\|memory~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~950 " "Latch Datapath:DP\|RAM:memory\|memory~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~662 " "Latch Datapath:DP\|RAM:memory\|memory~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~790 " "Latch Datapath:DP\|RAM:memory\|memory~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~534 " "Latch Datapath:DP\|RAM:memory\|memory~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~918 " "Latch Datapath:DP\|RAM:memory\|memory~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~886 " "Latch Datapath:DP\|RAM:memory\|memory~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~758 " "Latch Datapath:DP\|RAM:memory\|memory~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~630 " "Latch Datapath:DP\|RAM:memory\|memory~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1014 " "Latch Datapath:DP\|RAM:memory\|memory~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~215 " "Latch Datapath:DP\|RAM:memory\|memory~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~183 " "Latch Datapath:DP\|RAM:memory\|memory~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~151 " "Latch Datapath:DP\|RAM:memory\|memory~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~247 " "Latch Datapath:DP\|RAM:memory\|memory~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~311 " "Latch Datapath:DP\|RAM:memory\|memory~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~343 " "Latch Datapath:DP\|RAM:memory\|memory~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~279 " "Latch Datapath:DP\|RAM:memory\|memory~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~375 " "Latch Datapath:DP\|RAM:memory\|memory~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~55 " "Latch Datapath:DP\|RAM:memory\|memory~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~87 " "Latch Datapath:DP\|RAM:memory\|memory~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~23 " "Latch Datapath:DP\|RAM:memory\|memory~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~119 " "Latch Datapath:DP\|RAM:memory\|memory~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~471 " "Latch Datapath:DP\|RAM:memory\|memory~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~439 " "Latch Datapath:DP\|RAM:memory\|memory~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~407 " "Latch Datapath:DP\|RAM:memory\|memory~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~503 " "Latch Datapath:DP\|RAM:memory\|memory~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~695 " "Latch Datapath:DP\|RAM:memory\|memory~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~823 " "Latch Datapath:DP\|RAM:memory\|memory~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~567 " "Latch Datapath:DP\|RAM:memory\|memory~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~951 " "Latch Datapath:DP\|RAM:memory\|memory~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~855 " "Latch Datapath:DP\|RAM:memory\|memory~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~727 " "Latch Datapath:DP\|RAM:memory\|memory~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~599 " "Latch Datapath:DP\|RAM:memory\|memory~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~983 " "Latch Datapath:DP\|RAM:memory\|memory~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~791 " "Latch Datapath:DP\|RAM:memory\|memory~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~663 " "Latch Datapath:DP\|RAM:memory\|memory~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~535 " "Latch Datapath:DP\|RAM:memory\|memory~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~919 " "Latch Datapath:DP\|RAM:memory\|memory~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~759 " "Latch Datapath:DP\|RAM:memory\|memory~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~887 " "Latch Datapath:DP\|RAM:memory\|memory~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~631 " "Latch Datapath:DP\|RAM:memory\|memory~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1015 " "Latch Datapath:DP\|RAM:memory\|memory~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~344 " "Latch Datapath:DP\|RAM:memory\|memory~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~312 " "Latch Datapath:DP\|RAM:memory\|memory~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~280 " "Latch Datapath:DP\|RAM:memory\|memory~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~376 " "Latch Datapath:DP\|RAM:memory\|memory~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~184 " "Latch Datapath:DP\|RAM:memory\|memory~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~216 " "Latch Datapath:DP\|RAM:memory\|memory~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~152 " "Latch Datapath:DP\|RAM:memory\|memory~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~248 " "Latch Datapath:DP\|RAM:memory\|memory~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~88 " "Latch Datapath:DP\|RAM:memory\|memory~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~56 " "Latch Datapath:DP\|RAM:memory\|memory~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~24 " "Latch Datapath:DP\|RAM:memory\|memory~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~120 " "Latch Datapath:DP\|RAM:memory\|memory~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~440 " "Latch Datapath:DP\|RAM:memory\|memory~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~472 " "Latch Datapath:DP\|RAM:memory\|memory~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~408 " "Latch Datapath:DP\|RAM:memory\|memory~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~504 " "Latch Datapath:DP\|RAM:memory\|memory~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~728 " "Latch Datapath:DP\|RAM:memory\|memory~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~856 " "Latch Datapath:DP\|RAM:memory\|memory~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~600 " "Latch Datapath:DP\|RAM:memory\|memory~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~984 " "Latch Datapath:DP\|RAM:memory\|memory~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~824 " "Latch Datapath:DP\|RAM:memory\|memory~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~696 " "Latch Datapath:DP\|RAM:memory\|memory~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~568 " "Latch Datapath:DP\|RAM:memory\|memory~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~952 " "Latch Datapath:DP\|RAM:memory\|memory~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~664 " "Latch Datapath:DP\|RAM:memory\|memory~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~792 " "Latch Datapath:DP\|RAM:memory\|memory~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~536 " "Latch Datapath:DP\|RAM:memory\|memory~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~920 " "Latch Datapath:DP\|RAM:memory\|memory~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~888 " "Latch Datapath:DP\|RAM:memory\|memory~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~760 " "Latch Datapath:DP\|RAM:memory\|memory~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~632 " "Latch Datapath:DP\|RAM:memory\|memory~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1016 " "Latch Datapath:DP\|RAM:memory\|memory~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~217 " "Latch Datapath:DP\|RAM:memory\|memory~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~185 " "Latch Datapath:DP\|RAM:memory\|memory~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~153 " "Latch Datapath:DP\|RAM:memory\|memory~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~249 " "Latch Datapath:DP\|RAM:memory\|memory~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~313 " "Latch Datapath:DP\|RAM:memory\|memory~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~345 " "Latch Datapath:DP\|RAM:memory\|memory~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~281 " "Latch Datapath:DP\|RAM:memory\|memory~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~377 " "Latch Datapath:DP\|RAM:memory\|memory~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~57 " "Latch Datapath:DP\|RAM:memory\|memory~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~89 " "Latch Datapath:DP\|RAM:memory\|memory~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~25 " "Latch Datapath:DP\|RAM:memory\|memory~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~121 " "Latch Datapath:DP\|RAM:memory\|memory~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~473 " "Latch Datapath:DP\|RAM:memory\|memory~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~441 " "Latch Datapath:DP\|RAM:memory\|memory~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~409 " "Latch Datapath:DP\|RAM:memory\|memory~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~505 " "Latch Datapath:DP\|RAM:memory\|memory~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~697 " "Latch Datapath:DP\|RAM:memory\|memory~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~825 " "Latch Datapath:DP\|RAM:memory\|memory~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~569 " "Latch Datapath:DP\|RAM:memory\|memory~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~953 " "Latch Datapath:DP\|RAM:memory\|memory~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~857 " "Latch Datapath:DP\|RAM:memory\|memory~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~729 " "Latch Datapath:DP\|RAM:memory\|memory~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~601 " "Latch Datapath:DP\|RAM:memory\|memory~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~985 " "Latch Datapath:DP\|RAM:memory\|memory~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428715 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~793 " "Latch Datapath:DP\|RAM:memory\|memory~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~665 " "Latch Datapath:DP\|RAM:memory\|memory~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~537 " "Latch Datapath:DP\|RAM:memory\|memory~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~921 " "Latch Datapath:DP\|RAM:memory\|memory~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~761 " "Latch Datapath:DP\|RAM:memory\|memory~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~889 " "Latch Datapath:DP\|RAM:memory\|memory~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~633 " "Latch Datapath:DP\|RAM:memory\|memory~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1017 " "Latch Datapath:DP\|RAM:memory\|memory~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~346 " "Latch Datapath:DP\|RAM:memory\|memory~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~314 " "Latch Datapath:DP\|RAM:memory\|memory~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~282 " "Latch Datapath:DP\|RAM:memory\|memory~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~378 " "Latch Datapath:DP\|RAM:memory\|memory~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~186 " "Latch Datapath:DP\|RAM:memory\|memory~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~218 " "Latch Datapath:DP\|RAM:memory\|memory~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~154 " "Latch Datapath:DP\|RAM:memory\|memory~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~250 " "Latch Datapath:DP\|RAM:memory\|memory~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~90 " "Latch Datapath:DP\|RAM:memory\|memory~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~58 " "Latch Datapath:DP\|RAM:memory\|memory~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~26 " "Latch Datapath:DP\|RAM:memory\|memory~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~122 " "Latch Datapath:DP\|RAM:memory\|memory~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~442 " "Latch Datapath:DP\|RAM:memory\|memory~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~474 " "Latch Datapath:DP\|RAM:memory\|memory~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~410 " "Latch Datapath:DP\|RAM:memory\|memory~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~506 " "Latch Datapath:DP\|RAM:memory\|memory~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~730 " "Latch Datapath:DP\|RAM:memory\|memory~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~858 " "Latch Datapath:DP\|RAM:memory\|memory~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~602 " "Latch Datapath:DP\|RAM:memory\|memory~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~986 " "Latch Datapath:DP\|RAM:memory\|memory~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~826 " "Latch Datapath:DP\|RAM:memory\|memory~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~698 " "Latch Datapath:DP\|RAM:memory\|memory~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~570 " "Latch Datapath:DP\|RAM:memory\|memory~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~954 " "Latch Datapath:DP\|RAM:memory\|memory~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~666 " "Latch Datapath:DP\|RAM:memory\|memory~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~794 " "Latch Datapath:DP\|RAM:memory\|memory~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~538 " "Latch Datapath:DP\|RAM:memory\|memory~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~922 " "Latch Datapath:DP\|RAM:memory\|memory~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~890 " "Latch Datapath:DP\|RAM:memory\|memory~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~762 " "Latch Datapath:DP\|RAM:memory\|memory~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~634 " "Latch Datapath:DP\|RAM:memory\|memory~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1018 " "Latch Datapath:DP\|RAM:memory\|memory~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~219 " "Latch Datapath:DP\|RAM:memory\|memory~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~187 " "Latch Datapath:DP\|RAM:memory\|memory~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~155 " "Latch Datapath:DP\|RAM:memory\|memory~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~251 " "Latch Datapath:DP\|RAM:memory\|memory~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~315 " "Latch Datapath:DP\|RAM:memory\|memory~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~347 " "Latch Datapath:DP\|RAM:memory\|memory~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~283 " "Latch Datapath:DP\|RAM:memory\|memory~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~379 " "Latch Datapath:DP\|RAM:memory\|memory~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~59 " "Latch Datapath:DP\|RAM:memory\|memory~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~91 " "Latch Datapath:DP\|RAM:memory\|memory~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~27 " "Latch Datapath:DP\|RAM:memory\|memory~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~123 " "Latch Datapath:DP\|RAM:memory\|memory~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~475 " "Latch Datapath:DP\|RAM:memory\|memory~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~443 " "Latch Datapath:DP\|RAM:memory\|memory~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~411 " "Latch Datapath:DP\|RAM:memory\|memory~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~507 " "Latch Datapath:DP\|RAM:memory\|memory~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~699 " "Latch Datapath:DP\|RAM:memory\|memory~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~827 " "Latch Datapath:DP\|RAM:memory\|memory~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~571 " "Latch Datapath:DP\|RAM:memory\|memory~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~955 " "Latch Datapath:DP\|RAM:memory\|memory~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~859 " "Latch Datapath:DP\|RAM:memory\|memory~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~731 " "Latch Datapath:DP\|RAM:memory\|memory~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~603 " "Latch Datapath:DP\|RAM:memory\|memory~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~987 " "Latch Datapath:DP\|RAM:memory\|memory~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~795 " "Latch Datapath:DP\|RAM:memory\|memory~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~667 " "Latch Datapath:DP\|RAM:memory\|memory~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~539 " "Latch Datapath:DP\|RAM:memory\|memory~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~923 " "Latch Datapath:DP\|RAM:memory\|memory~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~763 " "Latch Datapath:DP\|RAM:memory\|memory~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~891 " "Latch Datapath:DP\|RAM:memory\|memory~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~635 " "Latch Datapath:DP\|RAM:memory\|memory~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1019 " "Latch Datapath:DP\|RAM:memory\|memory~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~348 " "Latch Datapath:DP\|RAM:memory\|memory~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~316 " "Latch Datapath:DP\|RAM:memory\|memory~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~284 " "Latch Datapath:DP\|RAM:memory\|memory~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~380 " "Latch Datapath:DP\|RAM:memory\|memory~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~188 " "Latch Datapath:DP\|RAM:memory\|memory~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~220 " "Latch Datapath:DP\|RAM:memory\|memory~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~156 " "Latch Datapath:DP\|RAM:memory\|memory~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~252 " "Latch Datapath:DP\|RAM:memory\|memory~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~92 " "Latch Datapath:DP\|RAM:memory\|memory~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~60 " "Latch Datapath:DP\|RAM:memory\|memory~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~28 " "Latch Datapath:DP\|RAM:memory\|memory~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~124 " "Latch Datapath:DP\|RAM:memory\|memory~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~444 " "Latch Datapath:DP\|RAM:memory\|memory~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~476 " "Latch Datapath:DP\|RAM:memory\|memory~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~412 " "Latch Datapath:DP\|RAM:memory\|memory~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~508 " "Latch Datapath:DP\|RAM:memory\|memory~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~732 " "Latch Datapath:DP\|RAM:memory\|memory~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~860 " "Latch Datapath:DP\|RAM:memory\|memory~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~604 " "Latch Datapath:DP\|RAM:memory\|memory~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~988 " "Latch Datapath:DP\|RAM:memory\|memory~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~828 " "Latch Datapath:DP\|RAM:memory\|memory~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~700 " "Latch Datapath:DP\|RAM:memory\|memory~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~572 " "Latch Datapath:DP\|RAM:memory\|memory~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~956 " "Latch Datapath:DP\|RAM:memory\|memory~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~668 " "Latch Datapath:DP\|RAM:memory\|memory~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~796 " "Latch Datapath:DP\|RAM:memory\|memory~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~540 " "Latch Datapath:DP\|RAM:memory\|memory~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~924 " "Latch Datapath:DP\|RAM:memory\|memory~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~892 " "Latch Datapath:DP\|RAM:memory\|memory~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~764 " "Latch Datapath:DP\|RAM:memory\|memory~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~636 " "Latch Datapath:DP\|RAM:memory\|memory~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1020 " "Latch Datapath:DP\|RAM:memory\|memory~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~221 " "Latch Datapath:DP\|RAM:memory\|memory~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~189 " "Latch Datapath:DP\|RAM:memory\|memory~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~157 " "Latch Datapath:DP\|RAM:memory\|memory~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~253 " "Latch Datapath:DP\|RAM:memory\|memory~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~317 " "Latch Datapath:DP\|RAM:memory\|memory~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428730 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~349 " "Latch Datapath:DP\|RAM:memory\|memory~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~285 " "Latch Datapath:DP\|RAM:memory\|memory~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~381 " "Latch Datapath:DP\|RAM:memory\|memory~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~61 " "Latch Datapath:DP\|RAM:memory\|memory~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~93 " "Latch Datapath:DP\|RAM:memory\|memory~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~29 " "Latch Datapath:DP\|RAM:memory\|memory~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~125 " "Latch Datapath:DP\|RAM:memory\|memory~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~477 " "Latch Datapath:DP\|RAM:memory\|memory~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~445 " "Latch Datapath:DP\|RAM:memory\|memory~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~413 " "Latch Datapath:DP\|RAM:memory\|memory~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~509 " "Latch Datapath:DP\|RAM:memory\|memory~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~701 " "Latch Datapath:DP\|RAM:memory\|memory~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~829 " "Latch Datapath:DP\|RAM:memory\|memory~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~573 " "Latch Datapath:DP\|RAM:memory\|memory~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~957 " "Latch Datapath:DP\|RAM:memory\|memory~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~861 " "Latch Datapath:DP\|RAM:memory\|memory~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~733 " "Latch Datapath:DP\|RAM:memory\|memory~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~605 " "Latch Datapath:DP\|RAM:memory\|memory~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~989 " "Latch Datapath:DP\|RAM:memory\|memory~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~797 " "Latch Datapath:DP\|RAM:memory\|memory~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~669 " "Latch Datapath:DP\|RAM:memory\|memory~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~541 " "Latch Datapath:DP\|RAM:memory\|memory~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~925 " "Latch Datapath:DP\|RAM:memory\|memory~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~765 " "Latch Datapath:DP\|RAM:memory\|memory~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~893 " "Latch Datapath:DP\|RAM:memory\|memory~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~637 " "Latch Datapath:DP\|RAM:memory\|memory~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1021 " "Latch Datapath:DP\|RAM:memory\|memory~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~350 " "Latch Datapath:DP\|RAM:memory\|memory~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~318 " "Latch Datapath:DP\|RAM:memory\|memory~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~286 " "Latch Datapath:DP\|RAM:memory\|memory~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~382 " "Latch Datapath:DP\|RAM:memory\|memory~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~190 " "Latch Datapath:DP\|RAM:memory\|memory~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~222 " "Latch Datapath:DP\|RAM:memory\|memory~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~158 " "Latch Datapath:DP\|RAM:memory\|memory~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~254 " "Latch Datapath:DP\|RAM:memory\|memory~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~94 " "Latch Datapath:DP\|RAM:memory\|memory~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~62 " "Latch Datapath:DP\|RAM:memory\|memory~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~30 " "Latch Datapath:DP\|RAM:memory\|memory~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~126 " "Latch Datapath:DP\|RAM:memory\|memory~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~446 " "Latch Datapath:DP\|RAM:memory\|memory~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~478 " "Latch Datapath:DP\|RAM:memory\|memory~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~414 " "Latch Datapath:DP\|RAM:memory\|memory~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~510 " "Latch Datapath:DP\|RAM:memory\|memory~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~734 " "Latch Datapath:DP\|RAM:memory\|memory~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~862 " "Latch Datapath:DP\|RAM:memory\|memory~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~606 " "Latch Datapath:DP\|RAM:memory\|memory~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~990 " "Latch Datapath:DP\|RAM:memory\|memory~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~830 " "Latch Datapath:DP\|RAM:memory\|memory~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~702 " "Latch Datapath:DP\|RAM:memory\|memory~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~574 " "Latch Datapath:DP\|RAM:memory\|memory~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~958 " "Latch Datapath:DP\|RAM:memory\|memory~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~670 " "Latch Datapath:DP\|RAM:memory\|memory~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~798 " "Latch Datapath:DP\|RAM:memory\|memory~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~542 " "Latch Datapath:DP\|RAM:memory\|memory~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~926 " "Latch Datapath:DP\|RAM:memory\|memory~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~894 " "Latch Datapath:DP\|RAM:memory\|memory~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~766 " "Latch Datapath:DP\|RAM:memory\|memory~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~638 " "Latch Datapath:DP\|RAM:memory\|memory~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1022 " "Latch Datapath:DP\|RAM:memory\|memory~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~223 " "Latch Datapath:DP\|RAM:memory\|memory~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~191 " "Latch Datapath:DP\|RAM:memory\|memory~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~159 " "Latch Datapath:DP\|RAM:memory\|memory~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~255 " "Latch Datapath:DP\|RAM:memory\|memory~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~319 " "Latch Datapath:DP\|RAM:memory\|memory~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~351 " "Latch Datapath:DP\|RAM:memory\|memory~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~287 " "Latch Datapath:DP\|RAM:memory\|memory~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~383 " "Latch Datapath:DP\|RAM:memory\|memory~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~63 " "Latch Datapath:DP\|RAM:memory\|memory~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~95 " "Latch Datapath:DP\|RAM:memory\|memory~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~31 " "Latch Datapath:DP\|RAM:memory\|memory~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~127 " "Latch Datapath:DP\|RAM:memory\|memory~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~479 " "Latch Datapath:DP\|RAM:memory\|memory~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~447 " "Latch Datapath:DP\|RAM:memory\|memory~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~415 " "Latch Datapath:DP\|RAM:memory\|memory~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~511 " "Latch Datapath:DP\|RAM:memory\|memory~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~703 " "Latch Datapath:DP\|RAM:memory\|memory~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~831 " "Latch Datapath:DP\|RAM:memory\|memory~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~575 " "Latch Datapath:DP\|RAM:memory\|memory~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~959 " "Latch Datapath:DP\|RAM:memory\|memory~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~863 " "Latch Datapath:DP\|RAM:memory\|memory~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~735 " "Latch Datapath:DP\|RAM:memory\|memory~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~607 " "Latch Datapath:DP\|RAM:memory\|memory~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~991 " "Latch Datapath:DP\|RAM:memory\|memory~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~799 " "Latch Datapath:DP\|RAM:memory\|memory~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~671 " "Latch Datapath:DP\|RAM:memory\|memory~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~543 " "Latch Datapath:DP\|RAM:memory\|memory~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~927 " "Latch Datapath:DP\|RAM:memory\|memory~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~767 " "Latch Datapath:DP\|RAM:memory\|memory~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~895 " "Latch Datapath:DP\|RAM:memory\|memory~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~639 " "Latch Datapath:DP\|RAM:memory\|memory~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DP\|RAM:memory\|memory~1023 " "Latch Datapath:DP\|RAM:memory\|memory~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr3" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/RAM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|PCsrc " "Latch ControlUnit:CU\|PCsrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr8 " "Ports D and ENA on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideOr8" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal Datapath:DP\|PCID:instructions\|ROM:instructionMemory\|WideNor0" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ROM.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651616428746 ""}  } { { "ControlUnit.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/ControlUnit.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651616428746 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[0\] VCC " "Pin \"instr\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651616433058 "|CPU|instr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[1\] VCC " "Pin \"instr\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651616433058 "|CPU|instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[31\] GND " "Pin \"instr\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651616433058 "|CPU|instr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651616433058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651616433356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/CPU (RISC-V ISA)/output_files/CPU.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/CPU (RISC-V ISA)/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616439793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651616440012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651616440012 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/CPU (RISC-V ISA)/CPU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651616440293 "|CPU|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651616440293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4686 " "Implemented 4686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651616440293 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651616440293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4544 " "Implemented 4544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651616440293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651616440293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2248 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651616440402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 18:20:40 2022 " "Processing ended: Tue May 03 18:20:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651616440402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651616440402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651616440402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651616440402 ""}
