[View]
Entity=adder_substractor_code
Architecture=behav
TopLevelType=1
[file:.\src\and.cpp]
Enabled=1
[file:.\src\and.bde]
Enabled=1
[file:.\compile\and.vhd]
Generated=TRUE
Enabled=1
[file:.\src\sr_latch.bde]
Enabled=1
[file:.\src\full_adder.bde]
Enabled=1
[file:.\compile\full_adder.vhd]
Generated=TRUE
Enabled=1
[file:.\src\half_adder.bde]
Enabled=1
[file:.\compile\half_adder.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\sr_latch.vhd]
Generated=TRUE
Enabled=1
[file:.\src\or.bde]
Enabled=1
[file:.\compile\or.vhd]
Generated=TRUE
Enabled=1
[file:.\src\xor.bde]
Enabled=1
[file:.\compile\xor.vhd]
Generated=TRUE
Enabled=1
[file:.\src\xnor.bde]
Enabled=1
[file:.\compile\xnor.vhd]
Generated=TRUE
Enabled=1
[file:.\src\full_using_half.bde]
Enabled=1
[file:.\compile\full_using_half.vhd]
Generated=TRUE
Enabled=1
[file:.\src\and_code.vhd]
Enabled=1
[file:.\src\or_code.vhd]
Enabled=1
[file:.\src\xor_code.vhd]
Enabled=1
[file:.\src\xnor_code.vhd]
Enabled=1
[file:.\src\4-bit_adder.bde]
Enabled=1
[file:.\compile\4-bit_adder.vhd]
Generated=TRUE
Enabled=1
[file:.\src\full_using_half_cide.vhd]
Enabled=1
[file:.\src\full_using_half_code.vhd]
Enabled=1
[file:.\src\half_adder_code.vhd]
Enabled=1
[file:.\src\nand_code.vhd]
Enabled=1
[file:.\src\nor_code.vhd]
Enabled=1
[file:.\src\not_code.vhd]
Enabled=1
[file:.\src\Four_bit_adder_code.vhd]
Enabled=1
[file:.\src\full_adder_code.vhd]
Enabled=1
[file:.\src\bcd_adder.vhd]
Enabled=0
[file:.\src\adder_substractor_code.vhd]
Enabled=1
