<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awburst[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arsize[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arsize[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/state[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/state[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_in[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arsize[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arsize[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rresp[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bresp[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awsize[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awsize[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wstrb[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wstrb[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wstrb[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awburst[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arburst[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arburst[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/gpio_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/state[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/state[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awsize[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awsize[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rresp[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bresp[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="35"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wstrb[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wstrb[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wstrb[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="36"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[31]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[30]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[29]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[28]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[27]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[26]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[25]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[24]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[23]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[22]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[21]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[20]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[19]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[18]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[17]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[16]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[15]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[14]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[13]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[12]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[11]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[10]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[9]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[8]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[7]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[6]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[5]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[4]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="37"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rid[3]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rid[2]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rid[1]"/>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="38"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_aresetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="39"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="40"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="41"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="42"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="43"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="44"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="45"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="46"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="47"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="48"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="49"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="50"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="51"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="52"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="53"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="54"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="55"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="56"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="57"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="58"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="59"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="60"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="61"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="62"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="63"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/cpu_resetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="64"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/scl"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="65"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/uart_cts_n"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="66"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/uart_rts_n"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="67"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/uart_rxd"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="68"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_riscv_cache_i/riscv_cache_soc_0/inst/uart_txd"/>
      </nets>
    </probe>
  </probeset>
</probeData>
