
UART_RECEIVE_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004260  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080043f0  080043f0  000143f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004438  08004438  00014438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004440  08004440  00014440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004444  08004444  00014444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000030  20000000  08004448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
  8 .bss          00003f04  20000030  20000030  00020030  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003f34  20003f34  00020030  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000e019  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000026c0  00000000  00000000  0002e079  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ba8  00000000  00000000  00030740  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a60  00000000  00000000  000312e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005427  00000000  00000000  00031d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000412b  00000000  00000000  0003716f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003b29a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002d0c  00000000  00000000  0003b318  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000030 	.word	0x20000030
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080043d8 	.word	0x080043d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000034 	.word	0x20000034
 80001cc:	080043d8 	.word	0x080043d8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b97a 	b.w	80004dc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	468c      	mov	ip, r1
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	9e08      	ldr	r6, [sp, #32]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d151      	bne.n	80002b4 <__udivmoddi4+0xb4>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d96d      	bls.n	80002f2 <__udivmoddi4+0xf2>
 8000216:	fab2 fe82 	clz	lr, r2
 800021a:	f1be 0f00 	cmp.w	lr, #0
 800021e:	d00b      	beq.n	8000238 <__udivmoddi4+0x38>
 8000220:	f1ce 0c20 	rsb	ip, lr, #32
 8000224:	fa01 f50e 	lsl.w	r5, r1, lr
 8000228:	fa20 fc0c 	lsr.w	ip, r0, ip
 800022c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000230:	ea4c 0c05 	orr.w	ip, ip, r5
 8000234:	fa00 f40e 	lsl.w	r4, r0, lr
 8000238:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800023c:	0c25      	lsrs	r5, r4, #16
 800023e:	fbbc f8fa 	udiv	r8, ip, sl
 8000242:	fa1f f987 	uxth.w	r9, r7
 8000246:	fb0a cc18 	mls	ip, sl, r8, ip
 800024a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024e:	fb08 f309 	mul.w	r3, r8, r9
 8000252:	42ab      	cmp	r3, r5
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x6c>
 8000256:	19ed      	adds	r5, r5, r7
 8000258:	f108 32ff 	add.w	r2, r8, #4294967295
 800025c:	f080 8123 	bcs.w	80004a6 <__udivmoddi4+0x2a6>
 8000260:	42ab      	cmp	r3, r5
 8000262:	f240 8120 	bls.w	80004a6 <__udivmoddi4+0x2a6>
 8000266:	f1a8 0802 	sub.w	r8, r8, #2
 800026a:	443d      	add	r5, r7
 800026c:	1aed      	subs	r5, r5, r3
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb5 f0fa 	udiv	r0, r5, sl
 8000274:	fb0a 5510 	mls	r5, sl, r0, r5
 8000278:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027c:	fb00 f909 	mul.w	r9, r0, r9
 8000280:	45a1      	cmp	r9, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x98>
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 810a 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800028e:	45a1      	cmp	r9, r4
 8000290:	f240 8107 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	eba4 0409 	sub.w	r4, r4, r9
 800029c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a0:	2100      	movs	r1, #0
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	d061      	beq.n	800036a <__udivmoddi4+0x16a>
 80002a6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002aa:	2300      	movs	r3, #0
 80002ac:	6034      	str	r4, [r6, #0]
 80002ae:	6073      	str	r3, [r6, #4]
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d907      	bls.n	80002c8 <__udivmoddi4+0xc8>
 80002b8:	2e00      	cmp	r6, #0
 80002ba:	d054      	beq.n	8000366 <__udivmoddi4+0x166>
 80002bc:	2100      	movs	r1, #0
 80002be:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c2:	4608      	mov	r0, r1
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	fab3 f183 	clz	r1, r3
 80002cc:	2900      	cmp	r1, #0
 80002ce:	f040 808e 	bne.w	80003ee <__udivmoddi4+0x1ee>
 80002d2:	42ab      	cmp	r3, r5
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xdc>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2d0>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb65 0503 	sbc.w	r5, r5, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	46ac      	mov	ip, r5
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d03f      	beq.n	800036a <__udivmoddi4+0x16a>
 80002ea:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	b912      	cbnz	r2, 80002fa <__udivmoddi4+0xfa>
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fa:	fab7 fe87 	clz	lr, r7
 80002fe:	f1be 0f00 	cmp.w	lr, #0
 8000302:	d134      	bne.n	800036e <__udivmoddi4+0x16e>
 8000304:	1beb      	subs	r3, r5, r7
 8000306:	0c3a      	lsrs	r2, r7, #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	2101      	movs	r1, #1
 800030e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000312:	0c25      	lsrs	r5, r4, #16
 8000314:	fb02 3318 	mls	r3, r2, r8, r3
 8000318:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800031c:	fb0c f308 	mul.w	r3, ip, r8
 8000320:	42ab      	cmp	r3, r5
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x134>
 8000324:	19ed      	adds	r5, r5, r7
 8000326:	f108 30ff 	add.w	r0, r8, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x132>
 800032c:	42ab      	cmp	r3, r5
 800032e:	f200 80d1 	bhi.w	80004d4 <__udivmoddi4+0x2d4>
 8000332:	4680      	mov	r8, r0
 8000334:	1aed      	subs	r5, r5, r3
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb5 f0f2 	udiv	r0, r5, r2
 800033c:	fb02 5510 	mls	r5, r2, r0, r5
 8000340:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000344:	fb0c fc00 	mul.w	ip, ip, r0
 8000348:	45a4      	cmp	ip, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x15c>
 800034c:	19e4      	adds	r4, r4, r7
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x15a>
 8000354:	45a4      	cmp	ip, r4
 8000356:	f200 80b8 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 040c 	sub.w	r4, r4, ip
 8000360:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000364:	e79d      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000366:	4631      	mov	r1, r6
 8000368:	4630      	mov	r0, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	f1ce 0420 	rsb	r4, lr, #32
 8000372:	fa05 f30e 	lsl.w	r3, r5, lr
 8000376:	fa07 f70e 	lsl.w	r7, r7, lr
 800037a:	fa20 f804 	lsr.w	r8, r0, r4
 800037e:	0c3a      	lsrs	r2, r7, #16
 8000380:	fa25 f404 	lsr.w	r4, r5, r4
 8000384:	ea48 0803 	orr.w	r8, r8, r3
 8000388:	fbb4 f1f2 	udiv	r1, r4, r2
 800038c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000390:	fb02 4411 	mls	r4, r2, r1, r4
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800039c:	fb01 f30c 	mul.w	r3, r1, ip
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1bc>
 80003a8:	19ed      	adds	r5, r5, r7
 80003aa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ae:	f080 808a 	bcs.w	80004c6 <__udivmoddi4+0x2c6>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	f240 8087 	bls.w	80004c6 <__udivmoddi4+0x2c6>
 80003b8:	3902      	subs	r1, #2
 80003ba:	443d      	add	r5, r7
 80003bc:	1aeb      	subs	r3, r5, r3
 80003be:	fa1f f588 	uxth.w	r5, r8
 80003c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ce:	fb00 f30c 	mul.w	r3, r0, ip
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x1e6>
 80003d6:	19ed      	adds	r5, r5, r7
 80003d8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003dc:	d26f      	bcs.n	80004be <__udivmoddi4+0x2be>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d96d      	bls.n	80004be <__udivmoddi4+0x2be>
 80003e2:	3802      	subs	r0, #2
 80003e4:	443d      	add	r5, r7
 80003e6:	1aeb      	subs	r3, r5, r3
 80003e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ec:	e78f      	b.n	800030e <__udivmoddi4+0x10e>
 80003ee:	f1c1 0720 	rsb	r7, r1, #32
 80003f2:	fa22 f807 	lsr.w	r8, r2, r7
 80003f6:	408b      	lsls	r3, r1
 80003f8:	fa05 f401 	lsl.w	r4, r5, r1
 80003fc:	ea48 0303 	orr.w	r3, r8, r3
 8000400:	fa20 fe07 	lsr.w	lr, r0, r7
 8000404:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000408:	40fd      	lsrs	r5, r7
 800040a:	ea4e 0e04 	orr.w	lr, lr, r4
 800040e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000412:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000416:	fb0c 5519 	mls	r5, ip, r9, r5
 800041a:	fa1f f883 	uxth.w	r8, r3
 800041e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000422:	fb09 f408 	mul.w	r4, r9, r8
 8000426:	42ac      	cmp	r4, r5
 8000428:	fa02 f201 	lsl.w	r2, r2, r1
 800042c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x244>
 8000432:	18ed      	adds	r5, r5, r3
 8000434:	f109 30ff 	add.w	r0, r9, #4294967295
 8000438:	d243      	bcs.n	80004c2 <__udivmoddi4+0x2c2>
 800043a:	42ac      	cmp	r4, r5
 800043c:	d941      	bls.n	80004c2 <__udivmoddi4+0x2c2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	441d      	add	r5, r3
 8000444:	1b2d      	subs	r5, r5, r4
 8000446:	fa1f fe8e 	uxth.w	lr, lr
 800044a:	fbb5 f0fc 	udiv	r0, r5, ip
 800044e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000452:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000456:	fb00 f808 	mul.w	r8, r0, r8
 800045a:	45a0      	cmp	r8, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x26e>
 800045e:	18e4      	adds	r4, r4, r3
 8000460:	f100 35ff 	add.w	r5, r0, #4294967295
 8000464:	d229      	bcs.n	80004ba <__udivmoddi4+0x2ba>
 8000466:	45a0      	cmp	r8, r4
 8000468:	d927      	bls.n	80004ba <__udivmoddi4+0x2ba>
 800046a:	3802      	subs	r0, #2
 800046c:	441c      	add	r4, r3
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fba0 8902 	umull	r8, r9, r0, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	46c6      	mov	lr, r8
 800047e:	464d      	mov	r5, r9
 8000480:	d315      	bcc.n	80004ae <__udivmoddi4+0x2ae>
 8000482:	d012      	beq.n	80004aa <__udivmoddi4+0x2aa>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x29c>
 8000486:	ebba 030e 	subs.w	r3, sl, lr
 800048a:	eb64 0405 	sbc.w	r4, r4, r5
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431f      	orrs	r7, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	6037      	str	r7, [r6, #0]
 800049a:	6074      	str	r4, [r6, #4]
 800049c:	2100      	movs	r1, #0
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6f8      	b.n	8000298 <__udivmoddi4+0x98>
 80004a6:	4690      	mov	r8, r2
 80004a8:	e6e0      	b.n	800026c <__udivmoddi4+0x6c>
 80004aa:	45c2      	cmp	sl, r8
 80004ac:	d2ea      	bcs.n	8000484 <__udivmoddi4+0x284>
 80004ae:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b2:	eb69 0503 	sbc.w	r5, r9, r3
 80004b6:	3801      	subs	r0, #1
 80004b8:	e7e4      	b.n	8000484 <__udivmoddi4+0x284>
 80004ba:	4628      	mov	r0, r5
 80004bc:	e7d7      	b.n	800046e <__udivmoddi4+0x26e>
 80004be:	4640      	mov	r0, r8
 80004c0:	e791      	b.n	80003e6 <__udivmoddi4+0x1e6>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e7be      	b.n	8000444 <__udivmoddi4+0x244>
 80004c6:	4601      	mov	r1, r0
 80004c8:	e778      	b.n	80003bc <__udivmoddi4+0x1bc>
 80004ca:	3802      	subs	r0, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	e745      	b.n	800035c <__udivmoddi4+0x15c>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xe6>
 80004d4:	f1a8 0802 	sub.w	r8, r8, #2
 80004d8:	443d      	add	r5, r7
 80004da:	e72b      	b.n	8000334 <__udivmoddi4+0x134>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004e4:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <HAL_Init+0x40>)
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <HAL_Init+0x40>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004f0:	4a0b      	ldr	r2, [pc, #44]	; (8000520 <HAL_Init+0x40>)
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <HAL_Init+0x40>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004fc:	4a08      	ldr	r2, [pc, #32]	; (8000520 <HAL_Init+0x40>)
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <HAL_Init+0x40>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000506:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000508:	2003      	movs	r0, #3
 800050a:	f000 f929 	bl	8000760 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800050e:	200f      	movs	r0, #15
 8000510:	f000 f808 	bl	8000524 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000514:	f003 fc4e 	bl	8003db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000518:	2300      	movs	r3, #0
}
 800051a:	4618      	mov	r0, r3
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	40023c00 	.word	0x40023c00

08000524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800052c:	4b12      	ldr	r3, [pc, #72]	; (8000578 <HAL_InitTick+0x54>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <HAL_InitTick+0x58>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	4619      	mov	r1, r3
 8000536:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053a:	fbb3 f3f1 	udiv	r3, r3, r1
 800053e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f941 	bl	80007ca <HAL_SYSTICK_Config>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800054e:	2301      	movs	r3, #1
 8000550:	e00e      	b.n	8000570 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b0f      	cmp	r3, #15
 8000556:	d80a      	bhi.n	800056e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000558:	2200      	movs	r2, #0
 800055a:	6879      	ldr	r1, [r7, #4]
 800055c:	f04f 30ff 	mov.w	r0, #4294967295
 8000560:	f000 f909 	bl	8000776 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000564:	4a06      	ldr	r2, [pc, #24]	; (8000580 <HAL_InitTick+0x5c>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800056a:	2300      	movs	r3, #0
 800056c:	e000      	b.n	8000570 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800056e:	2301      	movs	r3, #1
}
 8000570:	4618      	mov	r0, r3
 8000572:	3708      	adds	r7, #8
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	20000020 	.word	0x20000020
 800057c:	20000004 	.word	0x20000004
 8000580:	20000000 	.word	0x20000000

08000584 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000588:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <HAL_IncTick+0x20>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	461a      	mov	r2, r3
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <HAL_IncTick+0x24>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4413      	add	r3, r2
 8000594:	4a04      	ldr	r2, [pc, #16]	; (80005a8 <HAL_IncTick+0x24>)
 8000596:	6013      	str	r3, [r2, #0]
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20000004 	.word	0x20000004
 80005a8:	20003d98 	.word	0x20003d98

080005ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  return uwTick;
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <HAL_GetTick+0x14>)
 80005b2:	681b      	ldr	r3, [r3, #0]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20003d98 	.word	0x20003d98

080005c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f003 0307 	and.w	r3, r3, #7
 80005d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d4:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <__NVIC_SetPriorityGrouping+0x44>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005da:	68ba      	ldr	r2, [r7, #8]
 80005dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e0:	4013      	ands	r3, r2
 80005e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005f6:	4a04      	ldr	r2, [pc, #16]	; (8000608 <__NVIC_SetPriorityGrouping+0x44>)
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	60d3      	str	r3, [r2, #12]
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <__NVIC_GetPriorityGrouping+0x18>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	0a1b      	lsrs	r3, r3, #8
 8000616:	f003 0307 	and.w	r3, r3, #7
}
 800061a:	4618      	mov	r0, r3
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000636:	2b00      	cmp	r3, #0
 8000638:	db0b      	blt.n	8000652 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800063a:	4909      	ldr	r1, [pc, #36]	; (8000660 <__NVIC_EnableIRQ+0x38>)
 800063c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000640:	095b      	lsrs	r3, r3, #5
 8000642:	79fa      	ldrb	r2, [r7, #7]
 8000644:	f002 021f 	and.w	r2, r2, #31
 8000648:	2001      	movs	r0, #1
 800064a:	fa00 f202 	lsl.w	r2, r0, r2
 800064e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	e000e100 	.word	0xe000e100

08000664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	6039      	str	r1, [r7, #0]
 800066e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000674:	2b00      	cmp	r3, #0
 8000676:	db0a      	blt.n	800068e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	490d      	ldr	r1, [pc, #52]	; (80006b0 <__NVIC_SetPriority+0x4c>)
 800067a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067e:	683a      	ldr	r2, [r7, #0]
 8000680:	b2d2      	uxtb	r2, r2
 8000682:	0112      	lsls	r2, r2, #4
 8000684:	b2d2      	uxtb	r2, r2
 8000686:	440b      	add	r3, r1
 8000688:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800068c:	e00a      	b.n	80006a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068e:	4909      	ldr	r1, [pc, #36]	; (80006b4 <__NVIC_SetPriority+0x50>)
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	f003 030f 	and.w	r3, r3, #15
 8000696:	3b04      	subs	r3, #4
 8000698:	683a      	ldr	r2, [r7, #0]
 800069a:	b2d2      	uxtb	r2, r2
 800069c:	0112      	lsls	r2, r2, #4
 800069e:	b2d2      	uxtb	r2, r2
 80006a0:	440b      	add	r3, r1
 80006a2:	761a      	strb	r2, [r3, #24]
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	e000e100 	.word	0xe000e100
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b089      	sub	sp, #36	; 0x24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	f003 0307 	and.w	r3, r3, #7
 80006ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006cc:	69fb      	ldr	r3, [r7, #28]
 80006ce:	f1c3 0307 	rsb	r3, r3, #7
 80006d2:	2b04      	cmp	r3, #4
 80006d4:	bf28      	it	cs
 80006d6:	2304      	movcs	r3, #4
 80006d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	3304      	adds	r3, #4
 80006de:	2b06      	cmp	r3, #6
 80006e0:	d902      	bls.n	80006e8 <NVIC_EncodePriority+0x30>
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	3b03      	subs	r3, #3
 80006e6:	e000      	b.n	80006ea <NVIC_EncodePriority+0x32>
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ec:	2201      	movs	r2, #1
 80006ee:	69bb      	ldr	r3, [r7, #24]
 80006f0:	fa02 f303 	lsl.w	r3, r2, r3
 80006f4:	1e5a      	subs	r2, r3, #1
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	401a      	ands	r2, r3
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006fe:	2101      	movs	r1, #1
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	fa01 f303 	lsl.w	r3, r1, r3
 8000706:	1e59      	subs	r1, r3, #1
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070c:	4313      	orrs	r3, r2
         );
}
 800070e:	4618      	mov	r0, r3
 8000710:	3724      	adds	r7, #36	; 0x24
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
	...

0800071c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3b01      	subs	r3, #1
 8000728:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800072c:	d301      	bcc.n	8000732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800072e:	2301      	movs	r3, #1
 8000730:	e00f      	b.n	8000752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000732:	4a0a      	ldr	r2, [pc, #40]	; (800075c <SysTick_Config+0x40>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	3b01      	subs	r3, #1
 8000738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800073a:	210f      	movs	r1, #15
 800073c:	f04f 30ff 	mov.w	r0, #4294967295
 8000740:	f7ff ff90 	bl	8000664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <SysTick_Config+0x40>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074a:	4b04      	ldr	r3, [pc, #16]	; (800075c <SysTick_Config+0x40>)
 800074c:	2207      	movs	r2, #7
 800074e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	e000e010 	.word	0xe000e010

08000760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f7ff ff2b 	bl	80005c4 <__NVIC_SetPriorityGrouping>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000776:	b580      	push	{r7, lr}
 8000778:	b086      	sub	sp, #24
 800077a:	af00      	add	r7, sp, #0
 800077c:	4603      	mov	r3, r0
 800077e:	60b9      	str	r1, [r7, #8]
 8000780:	607a      	str	r2, [r7, #4]
 8000782:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000788:	f7ff ff40 	bl	800060c <__NVIC_GetPriorityGrouping>
 800078c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	68b9      	ldr	r1, [r7, #8]
 8000792:	6978      	ldr	r0, [r7, #20]
 8000794:	f7ff ff90 	bl	80006b8 <NVIC_EncodePriority>
 8000798:	4602      	mov	r2, r0
 800079a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800079e:	4611      	mov	r1, r2
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff5f 	bl	8000664 <__NVIC_SetPriority>
}
 80007a6:	bf00      	nop
 80007a8:	3718      	adds	r7, #24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b082      	sub	sp, #8
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	4603      	mov	r3, r0
 80007b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff33 	bl	8000628 <__NVIC_EnableIRQ>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b082      	sub	sp, #8
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f7ff ffa2 	bl	800071c <SysTick_Config>
 80007d8:	4603      	mov	r3, r0
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80007f0:	f7ff fedc 	bl	80005ac <HAL_GetTick>
 80007f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d101      	bne.n	8000800 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80007fc:	2301      	movs	r3, #1
 80007fe:	e099      	b.n	8000934 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2200      	movs	r2, #0
 8000804:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2202      	movs	r2, #2
 800080c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	6812      	ldr	r2, [r2, #0]
 8000818:	6812      	ldr	r2, [r2, #0]
 800081a:	f022 0201 	bic.w	r2, r2, #1
 800081e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000820:	e00f      	b.n	8000842 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000822:	f7ff fec3 	bl	80005ac <HAL_GetTick>
 8000826:	4602      	mov	r2, r0
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	2b05      	cmp	r3, #5
 800082e:	d908      	bls.n	8000842 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2220      	movs	r2, #32
 8000834:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2203      	movs	r2, #3
 800083a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800083e:	2303      	movs	r3, #3
 8000840:	e078      	b.n	8000934 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f003 0301 	and.w	r3, r3, #1
 800084c:	2b00      	cmp	r3, #0
 800084e:	d1e8      	bne.n	8000822 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000858:	697a      	ldr	r2, [r7, #20]
 800085a:	4b38      	ldr	r3, [pc, #224]	; (800093c <HAL_DMA_Init+0x158>)
 800085c:	4013      	ands	r3, r2
 800085e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	685a      	ldr	r2, [r3, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800086e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	691b      	ldr	r3, [r3, #16]
 8000874:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800087a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000886:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6a1b      	ldr	r3, [r3, #32]
 800088c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800088e:	697a      	ldr	r2, [r7, #20]
 8000890:	4313      	orrs	r3, r2
 8000892:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000898:	2b04      	cmp	r3, #4
 800089a:	d107      	bne.n	80008ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	4313      	orrs	r3, r2
 80008a6:	697a      	ldr	r2, [r7, #20]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	695b      	ldr	r3, [r3, #20]
 80008ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	f023 0307 	bic.w	r3, r3, #7
 80008c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c8:	697a      	ldr	r2, [r7, #20]
 80008ca:	4313      	orrs	r3, r2
 80008cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008d2:	2b04      	cmp	r3, #4
 80008d4:	d117      	bne.n	8000906 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008da:	697a      	ldr	r2, [r7, #20]
 80008dc:	4313      	orrs	r3, r2
 80008de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d00e      	beq.n	8000906 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f000 fb09 	bl	8000f00 <DMA_CheckFifoParam>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d008      	beq.n	8000906 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2240      	movs	r2, #64	; 0x40
 80008f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2201      	movs	r2, #1
 80008fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000902:	2301      	movs	r3, #1
 8000904:	e016      	b.n	8000934 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	697a      	ldr	r2, [r7, #20]
 800090c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f000 fac0 	bl	8000e94 <DMA_CalcBaseAndBitshift>
 8000914:	4603      	mov	r3, r0
 8000916:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800091c:	223f      	movs	r2, #63	; 0x3f
 800091e:	409a      	lsls	r2, r3
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2200      	movs	r2, #0
 8000928:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2201      	movs	r2, #1
 800092e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000932:	2300      	movs	r3, #0
}
 8000934:	4618      	mov	r0, r3
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	f010803f 	.word	0xf010803f

08000940 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
 800094c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800094e:	2300      	movs	r3, #0
 8000950:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000956:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800095e:	2b01      	cmp	r3, #1
 8000960:	d101      	bne.n	8000966 <HAL_DMA_Start_IT+0x26>
 8000962:	2302      	movs	r3, #2
 8000964:	e048      	b.n	80009f8 <HAL_DMA_Start_IT+0xb8>
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	2201      	movs	r2, #1
 800096a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000974:	b2db      	uxtb	r3, r3
 8000976:	2b01      	cmp	r3, #1
 8000978:	d137      	bne.n	80009ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	2202      	movs	r2, #2
 800097e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	2200      	movs	r2, #0
 8000986:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	687a      	ldr	r2, [r7, #4]
 800098c:	68b9      	ldr	r1, [r7, #8]
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f000 fa52 	bl	8000e38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000998:	223f      	movs	r2, #63	; 0x3f
 800099a:	409a      	lsls	r2, r3
 800099c:	693b      	ldr	r3, [r7, #16]
 800099e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	6812      	ldr	r2, [r2, #0]
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	f042 0216 	orr.w	r2, r2, #22
 80009ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	6812      	ldr	r2, [r2, #0]
 80009b8:	6952      	ldr	r2, [r2, #20]
 80009ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80009be:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d007      	beq.n	80009d8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	68fa      	ldr	r2, [r7, #12]
 80009ce:	6812      	ldr	r2, [r2, #0]
 80009d0:	6812      	ldr	r2, [r2, #0]
 80009d2:	f042 0208 	orr.w	r2, r2, #8
 80009d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	68fa      	ldr	r2, [r7, #12]
 80009de:	6812      	ldr	r2, [r2, #0]
 80009e0:	6812      	ldr	r2, [r2, #0]
 80009e2:	f042 0201 	orr.w	r2, r2, #1
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	e005      	b.n	80009f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	2200      	movs	r2, #0
 80009ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80009f2:	2302      	movs	r3, #2
 80009f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80009f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000a0e:	f7ff fdcd 	bl	80005ac <HAL_GetTick>
 8000a12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d008      	beq.n	8000a32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2280      	movs	r2, #128	; 0x80
 8000a24:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e052      	b.n	8000ad8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	6812      	ldr	r2, [r2, #0]
 8000a3a:	6812      	ldr	r2, [r2, #0]
 8000a3c:	f022 0216 	bic.w	r2, r2, #22
 8000a40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	6812      	ldr	r2, [r2, #0]
 8000a4a:	6952      	ldr	r2, [r2, #20]
 8000a4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d103      	bne.n	8000a62 <HAL_DMA_Abort+0x62>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d007      	beq.n	8000a72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	6812      	ldr	r2, [r2, #0]
 8000a6a:	6812      	ldr	r2, [r2, #0]
 8000a6c:	f022 0208 	bic.w	r2, r2, #8
 8000a70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	6812      	ldr	r2, [r2, #0]
 8000a7a:	6812      	ldr	r2, [r2, #0]
 8000a7c:	f022 0201 	bic.w	r2, r2, #1
 8000a80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000a82:	e013      	b.n	8000aac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000a84:	f7ff fd92 	bl	80005ac <HAL_GetTick>
 8000a88:	4602      	mov	r2, r0
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	2b05      	cmp	r3, #5
 8000a90:	d90c      	bls.n	8000aac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2220      	movs	r2, #32
 8000a96:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	e015      	b.n	8000ad8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d1e4      	bne.n	8000a84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000abe:	223f      	movs	r2, #63	; 0x3f
 8000ac0:	409a      	lsls	r2, r3
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8000ad6:	2300      	movs	r3, #0
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3710      	adds	r7, #16
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d004      	beq.n	8000afe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2280      	movs	r2, #128	; 0x80
 8000af8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e00c      	b.n	8000b18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2205      	movs	r2, #5
 8000b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	6812      	ldr	r2, [r2, #0]
 8000b0e:	6812      	ldr	r2, [r2, #0]
 8000b10:	f022 0201 	bic.w	r2, r2, #1
 8000b14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000b16:	2300      	movs	r3, #0
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000b30:	4b92      	ldr	r3, [pc, #584]	; (8000d7c <HAL_DMA_IRQHandler+0x258>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a92      	ldr	r2, [pc, #584]	; (8000d80 <HAL_DMA_IRQHandler+0x25c>)
 8000b36:	fba2 2303 	umull	r2, r3, r2, r3
 8000b3a:	0a9b      	lsrs	r3, r3, #10
 8000b3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b4e:	2208      	movs	r2, #8
 8000b50:	409a      	lsls	r2, r3
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	4013      	ands	r3, r2
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d01a      	beq.n	8000b90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d013      	beq.n	8000b90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	687a      	ldr	r2, [r7, #4]
 8000b6e:	6812      	ldr	r2, [r2, #0]
 8000b70:	6812      	ldr	r2, [r2, #0]
 8000b72:	f022 0204 	bic.w	r2, r2, #4
 8000b76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b7c:	2208      	movs	r2, #8
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b88:	f043 0201 	orr.w	r2, r3, #1
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b94:	2201      	movs	r2, #1
 8000b96:	409a      	lsls	r2, r3
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d012      	beq.n	8000bc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d00b      	beq.n	8000bc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	409a      	lsls	r2, r3
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000bbe:	f043 0202 	orr.w	r2, r3, #2
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bca:	2204      	movs	r2, #4
 8000bcc:	409a      	lsls	r2, r3
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d012      	beq.n	8000bfc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d00b      	beq.n	8000bfc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000be8:	2204      	movs	r2, #4
 8000bea:	409a      	lsls	r2, r3
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000bf4:	f043 0204 	orr.w	r2, r3, #4
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c00:	2210      	movs	r2, #16
 8000c02:	409a      	lsls	r2, r3
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4013      	ands	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d043      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0308 	and.w	r3, r3, #8
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d03c      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c1e:	2210      	movs	r2, #16
 8000c20:	409a      	lsls	r2, r3
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d018      	beq.n	8000c66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d108      	bne.n	8000c54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d024      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	4798      	blx	r3
 8000c52:	e01f      	b.n	8000c94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d01b      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	4798      	blx	r3
 8000c64:	e016      	b.n	8000c94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d107      	bne.n	8000c84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	6812      	ldr	r2, [r2, #0]
 8000c7c:	6812      	ldr	r2, [r2, #0]
 8000c7e:	f022 0208 	bic.w	r2, r2, #8
 8000c82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c98:	2220      	movs	r2, #32
 8000c9a:	409a      	lsls	r2, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	f000 808e 	beq.w	8000dc2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0310 	and.w	r3, r3, #16
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	f000 8086 	beq.w	8000dc2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cba:	2220      	movs	r2, #32
 8000cbc:	409a      	lsls	r2, r3
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b05      	cmp	r3, #5
 8000ccc:	d136      	bne.n	8000d3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	6812      	ldr	r2, [r2, #0]
 8000cd6:	6812      	ldr	r2, [r2, #0]
 8000cd8:	f022 0216 	bic.w	r2, r2, #22
 8000cdc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	6812      	ldr	r2, [r2, #0]
 8000ce6:	6952      	ldr	r2, [r2, #20]
 8000ce8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000cec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d103      	bne.n	8000cfe <HAL_DMA_IRQHandler+0x1da>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d007      	beq.n	8000d0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	6812      	ldr	r2, [r2, #0]
 8000d06:	6812      	ldr	r2, [r2, #0]
 8000d08:	f022 0208 	bic.w	r2, r2, #8
 8000d0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d12:	223f      	movs	r2, #63	; 0x3f
 8000d14:	409a      	lsls	r2, r3
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2201      	movs	r2, #1
 8000d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d07d      	beq.n	8000e2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	4798      	blx	r3
        }
        return;
 8000d3a:	e078      	b.n	8000e2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d01c      	beq.n	8000d84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d108      	bne.n	8000d6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d030      	beq.n	8000dc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	4798      	blx	r3
 8000d68:	e02b      	b.n	8000dc2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d027      	beq.n	8000dc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	4798      	blx	r3
 8000d7a:	e022      	b.n	8000dc2 <HAL_DMA_IRQHandler+0x29e>
 8000d7c:	20000020 	.word	0x20000020
 8000d80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10f      	bne.n	8000db2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	6812      	ldr	r2, [r2, #0]
 8000d9a:	6812      	ldr	r2, [r2, #0]
 8000d9c:	f022 0210 	bic.w	r2, r2, #16
 8000da0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2200      	movs	r2, #0
 8000da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2201      	movs	r2, #1
 8000dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d003      	beq.n	8000dc2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d032      	beq.n	8000e30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d022      	beq.n	8000e1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2205      	movs	r2, #5
 8000dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	6812      	ldr	r2, [r2, #0]
 8000de6:	6812      	ldr	r2, [r2, #0]
 8000de8:	f022 0201 	bic.w	r2, r2, #1
 8000dec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	3301      	adds	r3, #1
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d807      	bhi.n	8000e0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f2      	bne.n	8000dee <HAL_DMA_IRQHandler+0x2ca>
 8000e08:	e000      	b.n	8000e0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8000e0a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2201      	movs	r2, #1
 8000e18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d005      	beq.n	8000e30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	4798      	blx	r3
 8000e2c:	e000      	b.n	8000e30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8000e2e:	bf00      	nop
    }
  }
}
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop

08000e38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	6812      	ldr	r2, [r2, #0]
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	683a      	ldr	r2, [r7, #0]
 8000e5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	2b40      	cmp	r3, #64	; 0x40
 8000e64:	d108      	bne.n	8000e78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8000e76:	e007      	b.n	8000e88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	68ba      	ldr	r2, [r7, #8]
 8000e7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	60da      	str	r2, [r3, #12]
}
 8000e88:	bf00      	nop
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr

08000e94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	3b10      	subs	r3, #16
 8000ea4:	4a14      	ldr	r2, [pc, #80]	; (8000ef8 <DMA_CalcBaseAndBitshift+0x64>)
 8000ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eaa:	091b      	lsrs	r3, r3, #4
 8000eac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000eae:	4a13      	ldr	r2, [pc, #76]	; (8000efc <DMA_CalcBaseAndBitshift+0x68>)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d909      	bls.n	8000ed6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000eca:	f023 0303 	bic.w	r3, r3, #3
 8000ece:	1d1a      	adds	r2, r3, #4
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	659a      	str	r2, [r3, #88]	; 0x58
 8000ed4:	e007      	b.n	8000ee6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000ede:	f023 0303 	bic.w	r3, r3, #3
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	aaaaaaab 	.word	0xaaaaaaab
 8000efc:	08004418 	.word	0x08004418

08000f00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d11f      	bne.n	8000f5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d855      	bhi.n	8000fcc <DMA_CheckFifoParam+0xcc>
 8000f20:	a201      	add	r2, pc, #4	; (adr r2, 8000f28 <DMA_CheckFifoParam+0x28>)
 8000f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f26:	bf00      	nop
 8000f28:	08000f39 	.word	0x08000f39
 8000f2c:	08000f4b 	.word	0x08000f4b
 8000f30:	08000f39 	.word	0x08000f39
 8000f34:	08000fcd 	.word	0x08000fcd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d045      	beq.n	8000fd0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f48:	e042      	b.n	8000fd0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000f52:	d13f      	bne.n	8000fd4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f58:	e03c      	b.n	8000fd4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f62:	d121      	bne.n	8000fa8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d836      	bhi.n	8000fd8 <DMA_CheckFifoParam+0xd8>
 8000f6a:	a201      	add	r2, pc, #4	; (adr r2, 8000f70 <DMA_CheckFifoParam+0x70>)
 8000f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f70:	08000f81 	.word	0x08000f81
 8000f74:	08000f87 	.word	0x08000f87
 8000f78:	08000f81 	.word	0x08000f81
 8000f7c:	08000f99 	.word	0x08000f99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	73fb      	strb	r3, [r7, #15]
      break;
 8000f84:	e02f      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d024      	beq.n	8000fdc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f96:	e021      	b.n	8000fdc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000fa0:	d11e      	bne.n	8000fe0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8000fa6:	e01b      	b.n	8000fe0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d902      	bls.n	8000fb4 <DMA_CheckFifoParam+0xb4>
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	d003      	beq.n	8000fba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8000fb2:	e018      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8000fb8:	e015      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00e      	beq.n	8000fe4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	73fb      	strb	r3, [r7, #15]
      break;
 8000fca:	e00b      	b.n	8000fe4 <DMA_CheckFifoParam+0xe4>
      break;
 8000fcc:	bf00      	nop
 8000fce:	e00a      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8000fd0:	bf00      	nop
 8000fd2:	e008      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8000fd4:	bf00      	nop
 8000fd6:	e006      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8000fd8:	bf00      	nop
 8000fda:	e004      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8000fdc:	bf00      	nop
 8000fde:	e002      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      break;   
 8000fe0:	bf00      	nop
 8000fe2:	e000      	b.n	8000fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8000fe4:	bf00      	nop
    }
  } 
  
  return status; 
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b089      	sub	sp, #36	; 0x24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
 800100e:	e16b      	b.n	80012e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001010:	2201      	movs	r2, #1
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	429a      	cmp	r2, r3
 800102a:	f040 815a 	bne.w	80012e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	2b02      	cmp	r3, #2
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x4a>
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b12      	cmp	r3, #18
 800103c:	d123      	bne.n	8001086 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	08da      	lsrs	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3208      	adds	r2, #8
 8001046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	220f      	movs	r2, #15
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43db      	mvns	r3, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4013      	ands	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	691a      	ldr	r2, [r3, #16]
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	f003 0307 	and.w	r3, r3, #7
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4313      	orrs	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	08da      	lsrs	r2, r3, #3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3208      	adds	r2, #8
 8001080:	69b9      	ldr	r1, [r7, #24]
 8001082:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	2203      	movs	r2, #3
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4013      	ands	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f003 0203 	and.w	r2, r3, #3
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d00b      	beq.n	80010da <HAL_GPIO_Init+0xe6>
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d007      	beq.n	80010da <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ce:	2b11      	cmp	r3, #17
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	2b12      	cmp	r3, #18
 80010d8:	d130      	bne.n	800113c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	68da      	ldr	r2, [r3, #12]
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001110:	2201      	movs	r2, #1
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	f003 0201 	and.w	r2, r3, #1
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	2203      	movs	r2, #3
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4013      	ands	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001174:	2b00      	cmp	r3, #0
 8001176:	f000 80b4 	beq.w	80012e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	4a5f      	ldr	r2, [pc, #380]	; (80012fc <HAL_GPIO_Init+0x308>)
 8001180:	4b5e      	ldr	r3, [pc, #376]	; (80012fc <HAL_GPIO_Init+0x308>)
 8001182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001184:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001188:	6453      	str	r3, [r2, #68]	; 0x44
 800118a:	4b5c      	ldr	r3, [pc, #368]	; (80012fc <HAL_GPIO_Init+0x308>)
 800118c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001196:	4a5a      	ldr	r2, [pc, #360]	; (8001300 <HAL_GPIO_Init+0x30c>)
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	089b      	lsrs	r3, r3, #2
 800119c:	3302      	adds	r3, #2
 800119e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f003 0303 	and.w	r3, r3, #3
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	220f      	movs	r2, #15
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a51      	ldr	r2, [pc, #324]	; (8001304 <HAL_GPIO_Init+0x310>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d02b      	beq.n	800121a <HAL_GPIO_Init+0x226>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a50      	ldr	r2, [pc, #320]	; (8001308 <HAL_GPIO_Init+0x314>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d025      	beq.n	8001216 <HAL_GPIO_Init+0x222>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a4f      	ldr	r2, [pc, #316]	; (800130c <HAL_GPIO_Init+0x318>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d01f      	beq.n	8001212 <HAL_GPIO_Init+0x21e>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a4e      	ldr	r2, [pc, #312]	; (8001310 <HAL_GPIO_Init+0x31c>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d019      	beq.n	800120e <HAL_GPIO_Init+0x21a>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a4d      	ldr	r2, [pc, #308]	; (8001314 <HAL_GPIO_Init+0x320>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d013      	beq.n	800120a <HAL_GPIO_Init+0x216>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a4c      	ldr	r2, [pc, #304]	; (8001318 <HAL_GPIO_Init+0x324>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d00d      	beq.n	8001206 <HAL_GPIO_Init+0x212>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a4b      	ldr	r2, [pc, #300]	; (800131c <HAL_GPIO_Init+0x328>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d007      	beq.n	8001202 <HAL_GPIO_Init+0x20e>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a4a      	ldr	r2, [pc, #296]	; (8001320 <HAL_GPIO_Init+0x32c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d101      	bne.n	80011fe <HAL_GPIO_Init+0x20a>
 80011fa:	2307      	movs	r3, #7
 80011fc:	e00e      	b.n	800121c <HAL_GPIO_Init+0x228>
 80011fe:	2308      	movs	r3, #8
 8001200:	e00c      	b.n	800121c <HAL_GPIO_Init+0x228>
 8001202:	2306      	movs	r3, #6
 8001204:	e00a      	b.n	800121c <HAL_GPIO_Init+0x228>
 8001206:	2305      	movs	r3, #5
 8001208:	e008      	b.n	800121c <HAL_GPIO_Init+0x228>
 800120a:	2304      	movs	r3, #4
 800120c:	e006      	b.n	800121c <HAL_GPIO_Init+0x228>
 800120e:	2303      	movs	r3, #3
 8001210:	e004      	b.n	800121c <HAL_GPIO_Init+0x228>
 8001212:	2302      	movs	r3, #2
 8001214:	e002      	b.n	800121c <HAL_GPIO_Init+0x228>
 8001216:	2301      	movs	r3, #1
 8001218:	e000      	b.n	800121c <HAL_GPIO_Init+0x228>
 800121a:	2300      	movs	r3, #0
 800121c:	69fa      	ldr	r2, [r7, #28]
 800121e:	f002 0203 	and.w	r2, r2, #3
 8001222:	0092      	lsls	r2, r2, #2
 8001224:	4093      	lsls	r3, r2
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4313      	orrs	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800122c:	4934      	ldr	r1, [pc, #208]	; (8001300 <HAL_GPIO_Init+0x30c>)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	089b      	lsrs	r3, r3, #2
 8001232:	3302      	adds	r3, #2
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800123a:	4b3a      	ldr	r3, [pc, #232]	; (8001324 <HAL_GPIO_Init+0x330>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	43db      	mvns	r3, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4013      	ands	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	4313      	orrs	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800125e:	4a31      	ldr	r2, [pc, #196]	; (8001324 <HAL_GPIO_Init+0x330>)
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001264:	4b2f      	ldr	r3, [pc, #188]	; (8001324 <HAL_GPIO_Init+0x330>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	43db      	mvns	r3, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4013      	ands	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001288:	4a26      	ldr	r2, [pc, #152]	; (8001324 <HAL_GPIO_Init+0x330>)
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800128e:	4b25      	ldr	r3, [pc, #148]	; (8001324 <HAL_GPIO_Init+0x330>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	43db      	mvns	r3, r3
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4013      	ands	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012b2:	4a1c      	ldr	r2, [pc, #112]	; (8001324 <HAL_GPIO_Init+0x330>)
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <HAL_GPIO_Init+0x330>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4013      	ands	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012dc:	4a11      	ldr	r2, [pc, #68]	; (8001324 <HAL_GPIO_Init+0x330>)
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	3301      	adds	r3, #1
 80012e6:	61fb      	str	r3, [r7, #28]
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	2b0f      	cmp	r3, #15
 80012ec:	f67f ae90 	bls.w	8001010 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012f0:	bf00      	nop
 80012f2:	3724      	adds	r7, #36	; 0x24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40023800 	.word	0x40023800
 8001300:	40013800 	.word	0x40013800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400
 800130c:	40020800 	.word	0x40020800
 8001310:	40020c00 	.word	0x40020c00
 8001314:	40021000 	.word	0x40021000
 8001318:	40021400 	.word	0x40021400
 800131c:	40021800 	.word	0x40021800
 8001320:	40021c00 	.word	0x40021c00
 8001324:	40013c00 	.word	0x40013c00

08001328 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e22d      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d075      	beq.n	8001432 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001346:	4ba3      	ldr	r3, [pc, #652]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 030c 	and.w	r3, r3, #12
 800134e:	2b04      	cmp	r3, #4
 8001350:	d00c      	beq.n	800136c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001352:	4ba0      	ldr	r3, [pc, #640]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800135a:	2b08      	cmp	r3, #8
 800135c:	d112      	bne.n	8001384 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800135e:	4b9d      	ldr	r3, [pc, #628]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001366:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800136a:	d10b      	bne.n	8001384 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800136c:	4b99      	ldr	r3, [pc, #612]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d05b      	beq.n	8001430 <HAL_RCC_OscConfig+0x108>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d157      	bne.n	8001430 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e208      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800138c:	d106      	bne.n	800139c <HAL_RCC_OscConfig+0x74>
 800138e:	4a91      	ldr	r2, [pc, #580]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001390:	4b90      	ldr	r3, [pc, #576]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	e01d      	b.n	80013d8 <HAL_RCC_OscConfig+0xb0>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013a4:	d10c      	bne.n	80013c0 <HAL_RCC_OscConfig+0x98>
 80013a6:	4a8b      	ldr	r2, [pc, #556]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013a8:	4b8a      	ldr	r3, [pc, #552]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b0:	6013      	str	r3, [r2, #0]
 80013b2:	4a88      	ldr	r2, [pc, #544]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013b4:	4b87      	ldr	r3, [pc, #540]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e00b      	b.n	80013d8 <HAL_RCC_OscConfig+0xb0>
 80013c0:	4a84      	ldr	r2, [pc, #528]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013c2:	4b84      	ldr	r3, [pc, #528]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ca:	6013      	str	r3, [r2, #0]
 80013cc:	4a81      	ldr	r2, [pc, #516]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013ce:	4b81      	ldr	r3, [pc, #516]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d013      	beq.n	8001408 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e0:	f7ff f8e4 	bl	80005ac <HAL_GetTick>
 80013e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013e8:	f7ff f8e0 	bl	80005ac <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b64      	cmp	r3, #100	; 0x64
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e1cd      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fa:	4b76      	ldr	r3, [pc, #472]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0f0      	beq.n	80013e8 <HAL_RCC_OscConfig+0xc0>
 8001406:	e014      	b.n	8001432 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001408:	f7ff f8d0 	bl	80005ac <HAL_GetTick>
 800140c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001410:	f7ff f8cc 	bl	80005ac <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b64      	cmp	r3, #100	; 0x64
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e1b9      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001422:	4b6c      	ldr	r3, [pc, #432]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1f0      	bne.n	8001410 <HAL_RCC_OscConfig+0xe8>
 800142e:	e000      	b.n	8001432 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001430:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d063      	beq.n	8001506 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800143e:	4b65      	ldr	r3, [pc, #404]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
 8001446:	2b00      	cmp	r3, #0
 8001448:	d00b      	beq.n	8001462 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800144a:	4b62      	ldr	r3, [pc, #392]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001452:	2b08      	cmp	r3, #8
 8001454:	d11c      	bne.n	8001490 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001456:	4b5f      	ldr	r3, [pc, #380]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d116      	bne.n	8001490 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001462:	4b5c      	ldr	r3, [pc, #368]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d005      	beq.n	800147a <HAL_RCC_OscConfig+0x152>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d001      	beq.n	800147a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e18d      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147a:	4956      	ldr	r1, [pc, #344]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800147c:	4b55      	ldr	r3, [pc, #340]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	4313      	orrs	r3, r2
 800148c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800148e:	e03a      	b.n	8001506 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d020      	beq.n	80014da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001498:	4b4f      	ldr	r3, [pc, #316]	; (80015d8 <HAL_RCC_OscConfig+0x2b0>)
 800149a:	2201      	movs	r2, #1
 800149c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149e:	f7ff f885 	bl	80005ac <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a6:	f7ff f881 	bl	80005ac <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e16e      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b8:	4b46      	ldr	r3, [pc, #280]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c4:	4943      	ldr	r1, [pc, #268]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80014c6:	4b43      	ldr	r3, [pc, #268]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4313      	orrs	r3, r2
 80014d6:	600b      	str	r3, [r1, #0]
 80014d8:	e015      	b.n	8001506 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014da:	4b3f      	ldr	r3, [pc, #252]	; (80015d8 <HAL_RCC_OscConfig+0x2b0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e0:	f7ff f864 	bl	80005ac <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014e8:	f7ff f860 	bl	80005ac <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e14d      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014fa:	4b36      	ldr	r3, [pc, #216]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f0      	bne.n	80014e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	2b00      	cmp	r3, #0
 8001510:	d030      	beq.n	8001574 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d016      	beq.n	8001548 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800151a:	4b30      	ldr	r3, [pc, #192]	; (80015dc <HAL_RCC_OscConfig+0x2b4>)
 800151c:	2201      	movs	r2, #1
 800151e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001520:	f7ff f844 	bl	80005ac <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001528:	f7ff f840 	bl	80005ac <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e12d      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800153a:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800153c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0f0      	beq.n	8001528 <HAL_RCC_OscConfig+0x200>
 8001546:	e015      	b.n	8001574 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001548:	4b24      	ldr	r3, [pc, #144]	; (80015dc <HAL_RCC_OscConfig+0x2b4>)
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800154e:	f7ff f82d 	bl	80005ac <HAL_GetTick>
 8001552:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001554:	e008      	b.n	8001568 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001556:	f7ff f829 	bl	80005ac <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e116      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800156a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1f0      	bne.n	8001556 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	2b00      	cmp	r3, #0
 800157e:	f000 80a0 	beq.w	80016c2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001582:	2300      	movs	r3, #0
 8001584:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001586:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10f      	bne.n	80015b2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4a0f      	ldr	r2, [pc, #60]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 8001598:	4b0e      	ldr	r3, [pc, #56]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	; 0x40
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80015ae:	2301      	movs	r3, #1
 80015b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <HAL_RCC_OscConfig+0x2b8>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d121      	bne.n	8001602 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015be:	4a08      	ldr	r2, [pc, #32]	; (80015e0 <HAL_RCC_OscConfig+0x2b8>)
 80015c0:	4b07      	ldr	r3, [pc, #28]	; (80015e0 <HAL_RCC_OscConfig+0x2b8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ca:	f7fe ffef 	bl	80005ac <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d0:	e011      	b.n	80015f6 <HAL_RCC_OscConfig+0x2ce>
 80015d2:	bf00      	nop
 80015d4:	40023800 	.word	0x40023800
 80015d8:	42470000 	.word	0x42470000
 80015dc:	42470e80 	.word	0x42470e80
 80015e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015e4:	f7fe ffe2 	bl	80005ac <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e0cf      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f6:	4b6a      	ldr	r3, [pc, #424]	; (80017a0 <HAL_RCC_OscConfig+0x478>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0f0      	beq.n	80015e4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d106      	bne.n	8001618 <HAL_RCC_OscConfig+0x2f0>
 800160a:	4a66      	ldr	r2, [pc, #408]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800160c:	4b65      	ldr	r3, [pc, #404]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800160e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6713      	str	r3, [r2, #112]	; 0x70
 8001616:	e01c      	b.n	8001652 <HAL_RCC_OscConfig+0x32a>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	2b05      	cmp	r3, #5
 800161e:	d10c      	bne.n	800163a <HAL_RCC_OscConfig+0x312>
 8001620:	4a60      	ldr	r2, [pc, #384]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001622:	4b60      	ldr	r3, [pc, #384]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001626:	f043 0304 	orr.w	r3, r3, #4
 800162a:	6713      	str	r3, [r2, #112]	; 0x70
 800162c:	4a5d      	ldr	r2, [pc, #372]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800162e:	4b5d      	ldr	r3, [pc, #372]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	6713      	str	r3, [r2, #112]	; 0x70
 8001638:	e00b      	b.n	8001652 <HAL_RCC_OscConfig+0x32a>
 800163a:	4a5a      	ldr	r2, [pc, #360]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800163c:	4b59      	ldr	r3, [pc, #356]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001640:	f023 0301 	bic.w	r3, r3, #1
 8001644:	6713      	str	r3, [r2, #112]	; 0x70
 8001646:	4a57      	ldr	r2, [pc, #348]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001648:	4b56      	ldr	r3, [pc, #344]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800164a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164c:	f023 0304 	bic.w	r3, r3, #4
 8001650:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d015      	beq.n	8001686 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800165a:	f7fe ffa7 	bl	80005ac <HAL_GetTick>
 800165e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001660:	e00a      	b.n	8001678 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001662:	f7fe ffa3 	bl	80005ac <HAL_GetTick>
 8001666:	4602      	mov	r2, r0
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001670:	4293      	cmp	r3, r2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e08e      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001678:	4b4a      	ldr	r3, [pc, #296]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800167a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0ee      	beq.n	8001662 <HAL_RCC_OscConfig+0x33a>
 8001684:	e014      	b.n	80016b0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001686:	f7fe ff91 	bl	80005ac <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800168c:	e00a      	b.n	80016a4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800168e:	f7fe ff8d 	bl	80005ac <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	f241 3288 	movw	r2, #5000	; 0x1388
 800169c:	4293      	cmp	r3, r2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e078      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a4:	4b3f      	ldr	r3, [pc, #252]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 80016a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1ee      	bne.n	800168e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016b0:	7dfb      	ldrb	r3, [r7, #23]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d105      	bne.n	80016c2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b6:	4a3b      	ldr	r2, [pc, #236]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 80016b8:	4b3a      	ldr	r3, [pc, #232]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d064      	beq.n	8001794 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016ca:	4b36      	ldr	r3, [pc, #216]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f003 030c 	and.w	r3, r3, #12
 80016d2:	2b08      	cmp	r3, #8
 80016d4:	d05c      	beq.n	8001790 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d141      	bne.n	8001762 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016de:	4b32      	ldr	r3, [pc, #200]	; (80017a8 <HAL_RCC_OscConfig+0x480>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e4:	f7fe ff62 	bl	80005ac <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ec:	f7fe ff5e 	bl	80005ac <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e04b      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fe:	4b29      	ldr	r3, [pc, #164]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1f0      	bne.n	80016ec <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800170a:	4926      	ldr	r1, [pc, #152]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69da      	ldr	r2, [r3, #28]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	431a      	orrs	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	019b      	lsls	r3, r3, #6
 800171c:	431a      	orrs	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	3b01      	subs	r3, #1
 8001726:	041b      	lsls	r3, r3, #16
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172e:	061b      	lsls	r3, r3, #24
 8001730:	4313      	orrs	r3, r2
 8001732:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001734:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <HAL_RCC_OscConfig+0x480>)
 8001736:	2201      	movs	r2, #1
 8001738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173a:	f7fe ff37 	bl	80005ac <HAL_GetTick>
 800173e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001742:	f7fe ff33 	bl	80005ac <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e020      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001754:	4b13      	ldr	r3, [pc, #76]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0f0      	beq.n	8001742 <HAL_RCC_OscConfig+0x41a>
 8001760:	e018      	b.n	8001794 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001762:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <HAL_RCC_OscConfig+0x480>)
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001768:	f7fe ff20 	bl	80005ac <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001770:	f7fe ff1c 	bl	80005ac <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e009      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001782:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <HAL_RCC_OscConfig+0x47c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1f0      	bne.n	8001770 <HAL_RCC_OscConfig+0x448>
 800178e:	e001      	b.n	8001794 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40007000 	.word	0x40007000
 80017a4:	40023800 	.word	0x40023800
 80017a8:	42470060 	.word	0x42470060

080017ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0ca      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017c0:	4b67      	ldr	r3, [pc, #412]	; (8001960 <HAL_RCC_ClockConfig+0x1b4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 020f 	and.w	r2, r3, #15
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d20c      	bcs.n	80017e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ce:	4b64      	ldr	r3, [pc, #400]	; (8001960 <HAL_RCC_ClockConfig+0x1b4>)
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d6:	4b62      	ldr	r3, [pc, #392]	; (8001960 <HAL_RCC_ClockConfig+0x1b4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 020f 	and.w	r2, r3, #15
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d001      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e0b6      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d020      	beq.n	8001836 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d005      	beq.n	800180c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001800:	4a58      	ldr	r2, [pc, #352]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001802:	4b58      	ldr	r3, [pc, #352]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800180a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0308 	and.w	r3, r3, #8
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001818:	4a52      	ldr	r2, [pc, #328]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800181a:	4b52      	ldr	r3, [pc, #328]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001822:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001824:	494f      	ldr	r1, [pc, #316]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001826:	4b4f      	ldr	r3, [pc, #316]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	4313      	orrs	r3, r2
 8001834:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b00      	cmp	r3, #0
 8001840:	d044      	beq.n	80018cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d107      	bne.n	800185a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184a:	4b46      	ldr	r3, [pc, #280]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d119      	bne.n	800188a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e07d      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d003      	beq.n	800186a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001866:	2b03      	cmp	r3, #3
 8001868:	d107      	bne.n	800187a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800186a:	4b3e      	ldr	r3, [pc, #248]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d109      	bne.n	800188a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e06d      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800187a:	4b3a      	ldr	r3, [pc, #232]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e065      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800188a:	4936      	ldr	r1, [pc, #216]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800188c:	4b35      	ldr	r3, [pc, #212]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f023 0203 	bic.w	r2, r3, #3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4313      	orrs	r3, r2
 800189a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800189c:	f7fe fe86 	bl	80005ac <HAL_GetTick>
 80018a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a2:	e00a      	b.n	80018ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a4:	f7fe fe82 	bl	80005ac <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e04d      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ba:	4b2a      	ldr	r3, [pc, #168]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 020c 	and.w	r2, r3, #12
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d1eb      	bne.n	80018a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018cc:	4b24      	ldr	r3, [pc, #144]	; (8001960 <HAL_RCC_ClockConfig+0x1b4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 020f 	and.w	r2, r3, #15
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d90c      	bls.n	80018f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018da:	4b21      	ldr	r3, [pc, #132]	; (8001960 <HAL_RCC_ClockConfig+0x1b4>)
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e2:	4b1f      	ldr	r3, [pc, #124]	; (8001960 <HAL_RCC_ClockConfig+0x1b4>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 020f 	and.w	r2, r3, #15
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d001      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e030      	b.n	8001956 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0304 	and.w	r3, r3, #4
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d008      	beq.n	8001912 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001900:	4918      	ldr	r1, [pc, #96]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001902:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	4313      	orrs	r3, r2
 8001910:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d009      	beq.n	8001932 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800191e:	4911      	ldr	r1, [pc, #68]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001920:	4b10      	ldr	r3, [pc, #64]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691b      	ldr	r3, [r3, #16]
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4313      	orrs	r3, r2
 8001930:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001932:	f000 f81d 	bl	8001970 <HAL_RCC_GetSysClockFreq>
 8001936:	4601      	mov	r1, r0
 8001938:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	091b      	lsrs	r3, r3, #4
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	4a09      	ldr	r2, [pc, #36]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	5cd3      	ldrb	r3, [r2, r3]
 8001946:	fa21 f303 	lsr.w	r3, r1, r3
 800194a:	4a08      	ldr	r2, [pc, #32]	; (800196c <HAL_RCC_ClockConfig+0x1c0>)
 800194c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800194e:	200f      	movs	r0, #15
 8001950:	f7fe fde8 	bl	8000524 <HAL_InitTick>

  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023c00 	.word	0x40023c00
 8001964:	40023800 	.word	0x40023800
 8001968:	08004420 	.word	0x08004420
 800196c:	20000020 	.word	0x20000020

08001970 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001974:	b087      	sub	sp, #28
 8001976:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001978:	2200      	movs	r2, #0
 800197a:	60fa      	str	r2, [r7, #12]
 800197c:	2200      	movs	r2, #0
 800197e:	617a      	str	r2, [r7, #20]
 8001980:	2200      	movs	r2, #0
 8001982:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8001984:	2200      	movs	r2, #0
 8001986:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001988:	4a51      	ldr	r2, [pc, #324]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x160>)
 800198a:	6892      	ldr	r2, [r2, #8]
 800198c:	f002 020c 	and.w	r2, r2, #12
 8001990:	2a04      	cmp	r2, #4
 8001992:	d007      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x34>
 8001994:	2a08      	cmp	r2, #8
 8001996:	d008      	beq.n	80019aa <HAL_RCC_GetSysClockFreq+0x3a>
 8001998:	2a00      	cmp	r2, #0
 800199a:	f040 8090 	bne.w	8001abe <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800199e:	4b4d      	ldr	r3, [pc, #308]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x164>)
 80019a0:	613b      	str	r3, [r7, #16]
       break;
 80019a2:	e08f      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019a4:	4b4c      	ldr	r3, [pc, #304]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x168>)
 80019a6:	613b      	str	r3, [r7, #16]
      break;
 80019a8:	e08c      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019aa:	4a49      	ldr	r2, [pc, #292]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x160>)
 80019ac:	6852      	ldr	r2, [r2, #4]
 80019ae:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80019b2:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019b4:	4a46      	ldr	r2, [pc, #280]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x160>)
 80019b6:	6852      	ldr	r2, [r2, #4]
 80019b8:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80019bc:	2a00      	cmp	r2, #0
 80019be:	d023      	beq.n	8001a08 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c0:	4b43      	ldr	r3, [pc, #268]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x160>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	099b      	lsrs	r3, r3, #6
 80019c6:	f04f 0400 	mov.w	r4, #0
 80019ca:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	ea03 0301 	and.w	r3, r3, r1
 80019d6:	ea04 0402 	and.w	r4, r4, r2
 80019da:	4a3f      	ldr	r2, [pc, #252]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x168>)
 80019dc:	fb02 f104 	mul.w	r1, r2, r4
 80019e0:	2200      	movs	r2, #0
 80019e2:	fb02 f203 	mul.w	r2, r2, r3
 80019e6:	440a      	add	r2, r1
 80019e8:	493b      	ldr	r1, [pc, #236]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x168>)
 80019ea:	fba3 0101 	umull	r0, r1, r3, r1
 80019ee:	1853      	adds	r3, r2, r1
 80019f0:	4619      	mov	r1, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f04f 0400 	mov.w	r4, #0
 80019f8:	461a      	mov	r2, r3
 80019fa:	4623      	mov	r3, r4
 80019fc:	f7fe fbe8 	bl	80001d0 <__aeabi_uldivmod>
 8001a00:	4603      	mov	r3, r0
 8001a02:	460c      	mov	r4, r1
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	e04c      	b.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a08:	4a31      	ldr	r2, [pc, #196]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a0a:	6852      	ldr	r2, [r2, #4]
 8001a0c:	0992      	lsrs	r2, r2, #6
 8001a0e:	4611      	mov	r1, r2
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	f240 15ff 	movw	r5, #511	; 0x1ff
 8001a18:	f04f 0600 	mov.w	r6, #0
 8001a1c:	ea05 0501 	and.w	r5, r5, r1
 8001a20:	ea06 0602 	and.w	r6, r6, r2
 8001a24:	4629      	mov	r1, r5
 8001a26:	4632      	mov	r2, r6
 8001a28:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8001a2c:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8001a30:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8001a34:	4651      	mov	r1, sl
 8001a36:	465a      	mov	r2, fp
 8001a38:	46aa      	mov	sl, r5
 8001a3a:	46b3      	mov	fp, r6
 8001a3c:	4655      	mov	r5, sl
 8001a3e:	465e      	mov	r6, fp
 8001a40:	1b4d      	subs	r5, r1, r5
 8001a42:	eb62 0606 	sbc.w	r6, r2, r6
 8001a46:	4629      	mov	r1, r5
 8001a48:	4632      	mov	r2, r6
 8001a4a:	0194      	lsls	r4, r2, #6
 8001a4c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a50:	018b      	lsls	r3, r1, #6
 8001a52:	1a5b      	subs	r3, r3, r1
 8001a54:	eb64 0402 	sbc.w	r4, r4, r2
 8001a58:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001a5c:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001a60:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001a64:	4643      	mov	r3, r8
 8001a66:	464c      	mov	r4, r9
 8001a68:	4655      	mov	r5, sl
 8001a6a:	465e      	mov	r6, fp
 8001a6c:	18ed      	adds	r5, r5, r3
 8001a6e:	eb46 0604 	adc.w	r6, r6, r4
 8001a72:	462b      	mov	r3, r5
 8001a74:	4634      	mov	r4, r6
 8001a76:	02a2      	lsls	r2, r4, #10
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001a80:	607a      	str	r2, [r7, #4]
 8001a82:	029b      	lsls	r3, r3, #10
 8001a84:	603b      	str	r3, [r7, #0]
 8001a86:	e897 0018 	ldmia.w	r7, {r3, r4}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	4621      	mov	r1, r4
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f04f 0400 	mov.w	r4, #0
 8001a94:	461a      	mov	r2, r3
 8001a96:	4623      	mov	r3, r4
 8001a98:	f7fe fb9a 	bl	80001d0 <__aeabi_uldivmod>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	460c      	mov	r4, r1
 8001aa0:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x160>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	0c1b      	lsrs	r3, r3, #16
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	3301      	adds	r3, #1
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	613b      	str	r3, [r7, #16]
      break;
 8001abc:	e002      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001abe:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x164>)
 8001ac0:	613b      	str	r3, [r7, #16]
      break;
 8001ac2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ac4:	693b      	ldr	r3, [r7, #16]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	371c      	adds	r7, #28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	00f42400 	.word	0x00f42400
 8001ad8:	017d7840 	.word	0x017d7840

08001adc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ae0:	4b03      	ldr	r3, [pc, #12]	; (8001af0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	20000020 	.word	0x20000020

08001af4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001af8:	f7ff fff0 	bl	8001adc <HAL_RCC_GetHCLKFreq>
 8001afc:	4601      	mov	r1, r0
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	0a9b      	lsrs	r3, r3, #10
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	4a03      	ldr	r2, [pc, #12]	; (8001b18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b0a:	5cd3      	ldrb	r3, [r2, r3]
 8001b0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	08004430 	.word	0x08004430

08001b1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b20:	f7ff ffdc 	bl	8001adc <HAL_RCC_GetHCLKFreq>
 8001b24:	4601      	mov	r1, r0
 8001b26:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	0b5b      	lsrs	r3, r3, #13
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	4a03      	ldr	r2, [pc, #12]	; (8001b40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b32:	5cd3      	ldrb	r3, [r2, r3]
 8001b34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	08004430 	.word	0x08004430

08001b44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e03f      	b.n	8001bd6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d106      	bne.n	8001b70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f002 fb2e 	bl	80041cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2224      	movs	r2, #36	; 0x24
 8001b74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6812      	ldr	r2, [r2, #0]
 8001b80:	68d2      	ldr	r2, [r2, #12]
 8001b82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f000 fc8f 	bl	80024ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6812      	ldr	r2, [r2, #0]
 8001b96:	6912      	ldr	r2, [r2, #16]
 8001b98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	6952      	ldr	r2, [r2, #20]
 8001ba8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6812      	ldr	r2, [r2, #0]
 8001bb6:	68d2      	ldr	r2, [r2, #12]
 8001bb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2220      	movs	r2, #32
 8001bc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2220      	movs	r2, #32
 8001bd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	4613      	mov	r3, r2
 8001bec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b20      	cmp	r3, #32
 8001bf8:	d153      	bne.n	8001ca2 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <HAL_UART_Transmit_DMA+0x26>
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e04c      	b.n	8001ca4 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d101      	bne.n	8001c18 <HAL_UART_Transmit_DMA+0x38>
 8001c14:	2302      	movs	r3, #2
 8001c16:	e045      	b.n	8001ca4 <HAL_UART_Transmit_DMA+0xc4>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001c20:	68ba      	ldr	r2, [r7, #8]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	88fa      	ldrh	r2, [r7, #6]
 8001c2a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	88fa      	ldrh	r2, [r7, #6]
 8001c30:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2200      	movs	r2, #0
 8001c36:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2221      	movs	r2, #33	; 0x21
 8001c3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c44:	4a19      	ldr	r2, [pc, #100]	; (8001cac <HAL_UART_Transmit_DMA+0xcc>)
 8001c46:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	4a18      	ldr	r2, [pc, #96]	; (8001cb0 <HAL_UART_Transmit_DMA+0xd0>)
 8001c4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c54:	4a17      	ldr	r2, [pc, #92]	; (8001cb4 <HAL_UART_Transmit_DMA+0xd4>)
 8001c56:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	6819      	ldr	r1, [r3, #0]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	3304      	adds	r3, #4
 8001c74:	461a      	mov	r2, r3
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	f7fe fe62 	bl	8000940 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c84:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	6952      	ldr	r2, [r2, #20]
 8001c98:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c9c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	e000      	b.n	8001ca4 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8001ca2:	2302      	movs	r3, #2
  }
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	080020b9 	.word	0x080020b9
 8001cb0:	0800210b 	.word	0x0800210b
 8001cb4:	080021ab 	.word	0x080021ab

08001cb8 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b20      	cmp	r3, #32
 8001cd0:	d166      	bne.n	8001da0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d002      	beq.n	8001cde <HAL_UART_Receive_DMA+0x26>
 8001cd8:	88fb      	ldrh	r3, [r7, #6]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e05f      	b.n	8001da2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d101      	bne.n	8001cf0 <HAL_UART_Receive_DMA+0x38>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e058      	b.n	8001da2 <HAL_UART_Receive_DMA+0xea>
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001cf8:	68ba      	ldr	r2, [r7, #8]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	88fa      	ldrh	r2, [r7, #6]
 8001d02:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2200      	movs	r2, #0
 8001d08:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2222      	movs	r2, #34	; 0x22
 8001d0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d16:	4a25      	ldr	r2, [pc, #148]	; (8001dac <HAL_UART_Receive_DMA+0xf4>)
 8001d18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d1e:	4a24      	ldr	r2, [pc, #144]	; (8001db0 <HAL_UART_Receive_DMA+0xf8>)
 8001d20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d26:	4a23      	ldr	r2, [pc, #140]	; (8001db4 <HAL_UART_Receive_DMA+0xfc>)
 8001d28:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d2e:	2200      	movs	r2, #0
 8001d30:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8001d32:	f107 0308 	add.w	r3, r7, #8
 8001d36:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	3304      	adds	r3, #4
 8001d42:	4619      	mov	r1, r3
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	88fb      	ldrh	r3, [r7, #6]
 8001d4a:	f7fe fdf9 	bl	8000940 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	68d2      	ldr	r2, [r2, #12]
 8001d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d7a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	6952      	ldr	r2, [r2, #20]
 8001d86:	f042 0201 	orr.w	r2, r2, #1
 8001d8a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	6812      	ldr	r2, [r2, #0]
 8001d94:	6952      	ldr	r2, [r2, #20]
 8001d96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d9a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	e000      	b.n	8001da2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8001da0:	2302      	movs	r3, #2
  }
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	08002127 	.word	0x08002127
 8001db0:	0800218f 	.word	0x0800218f
 8001db4:	080021ab 	.word	0x080021ab

08001db8 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dce:	2b80      	cmp	r3, #128	; 0x80
 8001dd0:	bf0c      	ite	eq
 8001dd2:	2301      	moveq	r3, #1
 8001dd4:	2300      	movne	r3, #0
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b21      	cmp	r3, #33	; 0x21
 8001de4:	d116      	bne.n	8001e14 <HAL_UART_DMAStop+0x5c>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d013      	beq.n	8001e14 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	6952      	ldr	r2, [r2, #20]
 8001df6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dfa:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d004      	beq.n	8001e0e <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fdf9 	bl	8000a00 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 fa15 	bl	800223e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e1e:	2b40      	cmp	r3, #64	; 0x40
 8001e20:	bf0c      	ite	eq
 8001e22:	2301      	moveq	r3, #1
 8001e24:	2300      	movne	r3, #0
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b22      	cmp	r3, #34	; 0x22
 8001e34:	d116      	bne.n	8001e64 <HAL_UART_DMAStop+0xac>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d013      	beq.n	8001e64 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	6952      	ldr	r2, [r2, #20]
 8001e46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e4a:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d004      	beq.n	8001e5e <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fdd1 	bl	8000a00 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 fa03 	bl	800226a <UART_EndRxTransfer>
  }

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	f003 030f 	and.w	r3, r3, #15
 8001e9e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d10d      	bne.n	8001ec2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	f003 0320 	and.w	r3, r3, #32
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d008      	beq.n	8001ec2 <HAL_UART_IRQHandler+0x52>
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	f003 0320 	and.w	r3, r3, #32
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 fa74 	bl	80023a8 <UART_Receive_IT>
      return;
 8001ec0:	e0cc      	b.n	800205c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f000 80ab 	beq.w	8002020 <HAL_UART_IRQHandler+0x1b0>
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d105      	bne.n	8001ee0 <HAL_UART_IRQHandler+0x70>
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 80a0 	beq.w	8002020 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d00a      	beq.n	8001f00 <HAL_UART_IRQHandler+0x90>
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d005      	beq.n	8001f00 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ef8:	f043 0201 	orr.w	r2, r3, #1
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00a      	beq.n	8001f20 <HAL_UART_IRQHandler+0xb0>
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d005      	beq.n	8001f20 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f18:	f043 0202 	orr.w	r2, r3, #2
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00a      	beq.n	8001f40 <HAL_UART_IRQHandler+0xd0>
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d005      	beq.n	8001f40 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f38:	f043 0204 	orr.w	r2, r3, #4
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f003 0308 	and.w	r3, r3, #8
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d00a      	beq.n	8001f60 <HAL_UART_IRQHandler+0xf0>
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f58:	f043 0208 	orr.w	r2, r3, #8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d078      	beq.n	800205a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f003 0320 	and.w	r3, r3, #32
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <HAL_UART_IRQHandler+0x112>
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	f003 0320 	and.w	r3, r3, #32
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d002      	beq.n	8001f82 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 fa13 	bl	80023a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8c:	2b40      	cmp	r3, #64	; 0x40
 8001f8e:	bf0c      	ite	eq
 8001f90:	2301      	moveq	r3, #1
 8001f92:	2300      	movne	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f9c:	f003 0308 	and.w	r3, r3, #8
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d102      	bne.n	8001faa <HAL_UART_IRQHandler+0x13a>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d031      	beq.n	800200e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f95d 	bl	800226a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fba:	2b40      	cmp	r3, #64	; 0x40
 8001fbc:	d123      	bne.n	8002006 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6812      	ldr	r2, [r2, #0]
 8001fc6:	6952      	ldr	r2, [r2, #20]
 8001fc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fcc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d013      	beq.n	8001ffe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fda:	4a22      	ldr	r2, [pc, #136]	; (8002064 <HAL_UART_IRQHandler+0x1f4>)
 8001fdc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7fe fd7c 	bl	8000ae0 <HAL_DMA_Abort_IT>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d016      	beq.n	800201c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ffc:	e00e      	b.n	800201c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f850 	bl	80020a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002004:	e00a      	b.n	800201c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f84c 	bl	80020a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800200c:	e006      	b.n	800201c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f848 	bl	80020a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800201a:	e01e      	b.n	800205a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800201c:	bf00      	nop
    return;
 800201e:	e01c      	b.n	800205a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002026:	2b00      	cmp	r3, #0
 8002028:	d008      	beq.n	800203c <HAL_UART_IRQHandler+0x1cc>
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f94a 	bl	80022ce <UART_Transmit_IT>
    return;
 800203a:	e00f      	b.n	800205c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00a      	beq.n	800205c <HAL_UART_IRQHandler+0x1ec>
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204c:	2b00      	cmp	r3, #0
 800204e:	d005      	beq.n	800205c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f991 	bl	8002378 <UART_EndTransmit_IT>
    return;
 8002056:	bf00      	nop
 8002058:	e000      	b.n	800205c <HAL_UART_IRQHandler+0x1ec>
    return;
 800205a:	bf00      	nop
  }
}
 800205c:	3720      	adds	r7, #32
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	080022a7 	.word	0x080022a7

08002068 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d113      	bne.n	80020fc <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	6952      	ldr	r2, [r2, #20]
 80020e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020e8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	68d2      	ldr	r2, [r2, #12]
 80020f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020f8:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80020fa:	e002      	b.n	8002102 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f7ff ffb3 	bl	8002068 <HAL_UART_TxCpltCallback>
}
 8002102:	bf00      	nop
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002116:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f7ff ffaf 	bl	800207c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800211e:	bf00      	nop
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b084      	sub	sp, #16
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002132:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213e:	2b00      	cmp	r3, #0
 8002140:	d11e      	bne.n	8002180 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	6812      	ldr	r2, [r2, #0]
 8002150:	68d2      	ldr	r2, [r2, #12]
 8002152:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002156:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	6952      	ldr	r2, [r2, #20]
 8002162:	f022 0201 	bic.w	r2, r2, #1
 8002166:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	6952      	ldr	r2, [r2, #20]
 8002172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002176:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2220      	movs	r2, #32
 800217c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f001 ff81 	bl	8004088 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002186:	bf00      	nop
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b084      	sub	sp, #16
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f7ff ff77 	bl	8002090 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b084      	sub	sp, #16
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ba:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c6:	2b80      	cmp	r3, #128	; 0x80
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b21      	cmp	r3, #33	; 0x21
 80021dc:	d108      	bne.n	80021f0 <UART_DMAError+0x46>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d005      	beq.n	80021f0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2200      	movs	r2, #0
 80021e8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80021ea:	68b8      	ldr	r0, [r7, #8]
 80021ec:	f000 f827 	bl	800223e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021fa:	2b40      	cmp	r3, #64	; 0x40
 80021fc:	bf0c      	ite	eq
 80021fe:	2301      	moveq	r3, #1
 8002200:	2300      	movne	r3, #0
 8002202:	b2db      	uxtb	r3, r3
 8002204:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b22      	cmp	r3, #34	; 0x22
 8002210:	d108      	bne.n	8002224 <UART_DMAError+0x7a>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d005      	beq.n	8002224 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2200      	movs	r2, #0
 800221c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800221e:	68b8      	ldr	r0, [r7, #8]
 8002220:	f000 f823 	bl	800226a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002228:	f043 0210 	orr.w	r2, r3, #16
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002230:	68b8      	ldr	r0, [r7, #8]
 8002232:	f7ff ff37 	bl	80020a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6812      	ldr	r2, [r2, #0]
 800224e:	68d2      	ldr	r2, [r2, #12]
 8002250:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002254:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2220      	movs	r2, #32
 800225a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	68d2      	ldr	r2, [r2, #12]
 800227c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002280:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	6952      	ldr	r2, [r2, #20]
 800228c:	f022 0201 	bic.w	r2, r2, #1
 8002290:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2220      	movs	r2, #32
 8002296:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b084      	sub	sp, #16
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80022c0:	68f8      	ldr	r0, [r7, #12]
 80022c2:	f7ff feef 	bl	80020a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b085      	sub	sp, #20
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b21      	cmp	r3, #33	; 0x21
 80022e0:	d143      	bne.n	800236a <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ea:	d119      	bne.n	8002320 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	8812      	ldrh	r2, [r2, #0]
 80022fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022fe:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d105      	bne.n	8002314 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	1c9a      	adds	r2, r3, #2
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	621a      	str	r2, [r3, #32]
 8002312:	e00e      	b.n	8002332 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	1c5a      	adds	r2, r3, #1
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	621a      	str	r2, [r3, #32]
 800231e:	e008      	b.n	8002332 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	1c58      	adds	r0, r3, #1
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	6208      	str	r0, [r1, #32]
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002336:	b29b      	uxth	r3, r3
 8002338:	3b01      	subs	r3, #1
 800233a:	b29b      	uxth	r3, r3
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	4619      	mov	r1, r3
 8002340:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6812      	ldr	r2, [r2, #0]
 800234e:	68d2      	ldr	r2, [r2, #12]
 8002350:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002354:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6812      	ldr	r2, [r2, #0]
 800235e:	68d2      	ldr	r2, [r2, #12]
 8002360:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002364:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002366:	2300      	movs	r3, #0
 8002368:	e000      	b.n	800236c <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800236a:	2302      	movs	r3, #2
  }
}
 800236c:	4618      	mov	r0, r3
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6812      	ldr	r2, [r2, #0]
 8002388:	68d2      	ldr	r2, [r2, #12]
 800238a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800238e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2220      	movs	r2, #32
 8002394:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff fe65 	bl	8002068 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2b22      	cmp	r3, #34	; 0x22
 80023ba:	d171      	bne.n	80024a0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023c4:	d123      	bne.n	800240e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10e      	bne.n	80023f2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ea:	1c9a      	adds	r2, r3, #2
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28
 80023f0:	e029      	b.n	8002446 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	b29a      	uxth	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	629a      	str	r2, [r3, #40]	; 0x28
 800240c:	e01b      	b.n	8002446 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10a      	bne.n	800242c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241a:	1c59      	adds	r1, r3, #1
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6291      	str	r1, [r2, #40]	; 0x28
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6812      	ldr	r2, [r2, #0]
 8002424:	6852      	ldr	r2, [r2, #4]
 8002426:	b2d2      	uxtb	r2, r2
 8002428:	701a      	strb	r2, [r3, #0]
 800242a:	e00c      	b.n	8002446 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002430:	1c59      	adds	r1, r3, #1
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6291      	str	r1, [r2, #40]	; 0x28
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	6852      	ldr	r2, [r2, #4]
 800243c:	b2d2      	uxtb	r2, r2
 800243e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800244a:	b29b      	uxth	r3, r3
 800244c:	3b01      	subs	r3, #1
 800244e:	b29b      	uxth	r3, r3
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	4619      	mov	r1, r3
 8002454:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002456:	2b00      	cmp	r3, #0
 8002458:	d120      	bne.n	800249c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	68d2      	ldr	r2, [r2, #12]
 8002464:	f022 0220 	bic.w	r2, r2, #32
 8002468:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	6812      	ldr	r2, [r2, #0]
 8002472:	68d2      	ldr	r2, [r2, #12]
 8002474:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002478:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	6952      	ldr	r2, [r2, #20]
 8002484:	f022 0201 	bic.w	r2, r2, #1
 8002488:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2220      	movs	r2, #32
 800248e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f001 fdf8 	bl	8004088 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002498:	2300      	movs	r3, #0
 800249a:	e002      	b.n	80024a2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	e000      	b.n	80024a2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80024a0:	2302      	movs	r3, #2
  }
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	6912      	ldr	r2, [r2, #16]
 80024be:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	68d2      	ldr	r2, [r2, #12]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	431a      	orrs	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80024f0:	f023 030c 	bic.w	r3, r3, #12
 80024f4:	68f9      	ldr	r1, [r7, #12]
 80024f6:	430b      	orrs	r3, r1
 80024f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6812      	ldr	r2, [r2, #0]
 8002502:	6952      	ldr	r2, [r2, #20]
 8002504:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6992      	ldr	r2, [r2, #24]
 800250c:	430a      	orrs	r2, r1
 800250e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002518:	f040 80e4 	bne.w	80026e4 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4aab      	ldr	r2, [pc, #684]	; (80027d0 <UART_SetConfig+0x324>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d004      	beq.n	8002530 <UART_SetConfig+0x84>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4aaa      	ldr	r2, [pc, #680]	; (80027d4 <UART_SetConfig+0x328>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d16c      	bne.n	800260a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681c      	ldr	r4, [r3, #0]
 8002534:	f7ff faf2 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 8002538:	4602      	mov	r2, r0
 800253a:	4613      	mov	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	009a      	lsls	r2, r3, #2
 8002542:	441a      	add	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	fbb2 f3f3 	udiv	r3, r2, r3
 800254e:	4aa2      	ldr	r2, [pc, #648]	; (80027d8 <UART_SetConfig+0x32c>)
 8002550:	fba2 2303 	umull	r2, r3, r2, r3
 8002554:	095b      	lsrs	r3, r3, #5
 8002556:	011d      	lsls	r5, r3, #4
 8002558:	f7ff fae0 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 800255c:	4602      	mov	r2, r0
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	009a      	lsls	r2, r3, #2
 8002566:	441a      	add	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	fbb2 f6f3 	udiv	r6, r2, r3
 8002572:	f7ff fad3 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 8002576:	4602      	mov	r2, r0
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	009a      	lsls	r2, r3, #2
 8002580:	441a      	add	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	fbb2 f3f3 	udiv	r3, r2, r3
 800258c:	4a92      	ldr	r2, [pc, #584]	; (80027d8 <UART_SetConfig+0x32c>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	2264      	movs	r2, #100	; 0x64
 8002596:	fb02 f303 	mul.w	r3, r2, r3
 800259a:	1af3      	subs	r3, r6, r3
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	3332      	adds	r3, #50	; 0x32
 80025a0:	4a8d      	ldr	r2, [pc, #564]	; (80027d8 <UART_SetConfig+0x32c>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025ae:	441d      	add	r5, r3
 80025b0:	f7ff fab4 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 80025b4:	4602      	mov	r2, r0
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	009a      	lsls	r2, r3, #2
 80025be:	441a      	add	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80025ca:	f7ff faa7 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 80025ce:	4602      	mov	r2, r0
 80025d0:	4613      	mov	r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4413      	add	r3, r2
 80025d6:	009a      	lsls	r2, r3, #2
 80025d8:	441a      	add	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e4:	4a7c      	ldr	r2, [pc, #496]	; (80027d8 <UART_SetConfig+0x32c>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	2264      	movs	r2, #100	; 0x64
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	1af3      	subs	r3, r6, r3
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	3332      	adds	r3, #50	; 0x32
 80025f8:	4a77      	ldr	r2, [pc, #476]	; (80027d8 <UART_SetConfig+0x32c>)
 80025fa:	fba2 2303 	umull	r2, r3, r2, r3
 80025fe:	095b      	lsrs	r3, r3, #5
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	442b      	add	r3, r5
 8002606:	60a3      	str	r3, [r4, #8]
 8002608:	e154      	b.n	80028b4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681c      	ldr	r4, [r3, #0]
 800260e:	f7ff fa71 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8002612:	4602      	mov	r2, r0
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	009a      	lsls	r2, r3, #2
 800261c:	441a      	add	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	fbb2 f3f3 	udiv	r3, r2, r3
 8002628:	4a6b      	ldr	r2, [pc, #428]	; (80027d8 <UART_SetConfig+0x32c>)
 800262a:	fba2 2303 	umull	r2, r3, r2, r3
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	011d      	lsls	r5, r3, #4
 8002632:	f7ff fa5f 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8002636:	4602      	mov	r2, r0
 8002638:	4613      	mov	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4413      	add	r3, r2
 800263e:	009a      	lsls	r2, r3, #2
 8002640:	441a      	add	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fbb2 f6f3 	udiv	r6, r2, r3
 800264c:	f7ff fa52 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8002650:	4602      	mov	r2, r0
 8002652:	4613      	mov	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	009a      	lsls	r2, r3, #2
 800265a:	441a      	add	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	fbb2 f3f3 	udiv	r3, r2, r3
 8002666:	4a5c      	ldr	r2, [pc, #368]	; (80027d8 <UART_SetConfig+0x32c>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	095b      	lsrs	r3, r3, #5
 800266e:	2264      	movs	r2, #100	; 0x64
 8002670:	fb02 f303 	mul.w	r3, r2, r3
 8002674:	1af3      	subs	r3, r6, r3
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	3332      	adds	r3, #50	; 0x32
 800267a:	4a57      	ldr	r2, [pc, #348]	; (80027d8 <UART_SetConfig+0x32c>)
 800267c:	fba2 2303 	umull	r2, r3, r2, r3
 8002680:	095b      	lsrs	r3, r3, #5
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002688:	441d      	add	r5, r3
 800268a:	f7ff fa33 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 800268e:	4602      	mov	r2, r0
 8002690:	4613      	mov	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	009a      	lsls	r2, r3, #2
 8002698:	441a      	add	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80026a4:	f7ff fa26 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 80026a8:	4602      	mov	r2, r0
 80026aa:	4613      	mov	r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	009a      	lsls	r2, r3, #2
 80026b2:	441a      	add	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80026be:	4a46      	ldr	r2, [pc, #280]	; (80027d8 <UART_SetConfig+0x32c>)
 80026c0:	fba2 2303 	umull	r2, r3, r2, r3
 80026c4:	095b      	lsrs	r3, r3, #5
 80026c6:	2264      	movs	r2, #100	; 0x64
 80026c8:	fb02 f303 	mul.w	r3, r2, r3
 80026cc:	1af3      	subs	r3, r6, r3
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	3332      	adds	r3, #50	; 0x32
 80026d2:	4a41      	ldr	r2, [pc, #260]	; (80027d8 <UART_SetConfig+0x32c>)
 80026d4:	fba2 2303 	umull	r2, r3, r2, r3
 80026d8:	095b      	lsrs	r3, r3, #5
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	442b      	add	r3, r5
 80026e0:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80026e2:	e0e7      	b.n	80028b4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a39      	ldr	r2, [pc, #228]	; (80027d0 <UART_SetConfig+0x324>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d004      	beq.n	80026f8 <UART_SetConfig+0x24c>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a38      	ldr	r2, [pc, #224]	; (80027d4 <UART_SetConfig+0x328>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d171      	bne.n	80027dc <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681c      	ldr	r4, [r3, #0]
 80026fc:	f7ff fa0e 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 8002700:	4602      	mov	r2, r0
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	009a      	lsls	r2, r3, #2
 800270a:	441a      	add	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	fbb2 f3f3 	udiv	r3, r2, r3
 8002716:	4a30      	ldr	r2, [pc, #192]	; (80027d8 <UART_SetConfig+0x32c>)
 8002718:	fba2 2303 	umull	r2, r3, r2, r3
 800271c:	095b      	lsrs	r3, r3, #5
 800271e:	011d      	lsls	r5, r3, #4
 8002720:	f7ff f9fc 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 8002724:	4602      	mov	r2, r0
 8002726:	4613      	mov	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4413      	add	r3, r2
 800272c:	009a      	lsls	r2, r3, #2
 800272e:	441a      	add	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	fbb2 f6f3 	udiv	r6, r2, r3
 800273a:	f7ff f9ef 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 800273e:	4602      	mov	r2, r0
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	009a      	lsls	r2, r3, #2
 8002748:	441a      	add	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	fbb2 f3f3 	udiv	r3, r2, r3
 8002754:	4a20      	ldr	r2, [pc, #128]	; (80027d8 <UART_SetConfig+0x32c>)
 8002756:	fba2 2303 	umull	r2, r3, r2, r3
 800275a:	095b      	lsrs	r3, r3, #5
 800275c:	2264      	movs	r2, #100	; 0x64
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	1af3      	subs	r3, r6, r3
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	3332      	adds	r3, #50	; 0x32
 8002768:	4a1b      	ldr	r2, [pc, #108]	; (80027d8 <UART_SetConfig+0x32c>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002774:	441d      	add	r5, r3
 8002776:	f7ff f9d1 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 800277a:	4602      	mov	r2, r0
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	009a      	lsls	r2, r3, #2
 8002784:	441a      	add	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	fbb2 f6f3 	udiv	r6, r2, r3
 8002790:	f7ff f9c4 	bl	8001b1c <HAL_RCC_GetPCLK2Freq>
 8002794:	4602      	mov	r2, r0
 8002796:	4613      	mov	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	009a      	lsls	r2, r3, #2
 800279e:	441a      	add	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027aa:	4a0b      	ldr	r2, [pc, #44]	; (80027d8 <UART_SetConfig+0x32c>)
 80027ac:	fba2 2303 	umull	r2, r3, r2, r3
 80027b0:	095b      	lsrs	r3, r3, #5
 80027b2:	2264      	movs	r2, #100	; 0x64
 80027b4:	fb02 f303 	mul.w	r3, r2, r3
 80027b8:	1af3      	subs	r3, r6, r3
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	3332      	adds	r3, #50	; 0x32
 80027be:	4a06      	ldr	r2, [pc, #24]	; (80027d8 <UART_SetConfig+0x32c>)
 80027c0:	fba2 2303 	umull	r2, r3, r2, r3
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	442b      	add	r3, r5
 80027cc:	60a3      	str	r3, [r4, #8]
 80027ce:	e071      	b.n	80028b4 <UART_SetConfig+0x408>
 80027d0:	40011000 	.word	0x40011000
 80027d4:	40011400 	.word	0x40011400
 80027d8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681c      	ldr	r4, [r3, #0]
 80027e0:	f7ff f988 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 80027e4:	4602      	mov	r2, r0
 80027e6:	4613      	mov	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	009a      	lsls	r2, r3, #2
 80027ee:	441a      	add	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fa:	4a30      	ldr	r2, [pc, #192]	; (80028bc <UART_SetConfig+0x410>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	011d      	lsls	r5, r3, #4
 8002804:	f7ff f976 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8002808:	4602      	mov	r2, r0
 800280a:	4613      	mov	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	009a      	lsls	r2, r3, #2
 8002812:	441a      	add	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	fbb2 f6f3 	udiv	r6, r2, r3
 800281e:	f7ff f969 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8002822:	4602      	mov	r2, r0
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	009a      	lsls	r2, r3, #2
 800282c:	441a      	add	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	fbb2 f3f3 	udiv	r3, r2, r3
 8002838:	4a20      	ldr	r2, [pc, #128]	; (80028bc <UART_SetConfig+0x410>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	2264      	movs	r2, #100	; 0x64
 8002842:	fb02 f303 	mul.w	r3, r2, r3
 8002846:	1af3      	subs	r3, r6, r3
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	3332      	adds	r3, #50	; 0x32
 800284c:	4a1b      	ldr	r2, [pc, #108]	; (80028bc <UART_SetConfig+0x410>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002858:	441d      	add	r5, r3
 800285a:	f7ff f94b 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 800285e:	4602      	mov	r2, r0
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	009a      	lsls	r2, r3, #2
 8002868:	441a      	add	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	fbb2 f6f3 	udiv	r6, r2, r3
 8002874:	f7ff f93e 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8002878:	4602      	mov	r2, r0
 800287a:	4613      	mov	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4413      	add	r3, r2
 8002880:	009a      	lsls	r2, r3, #2
 8002882:	441a      	add	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	fbb2 f3f3 	udiv	r3, r2, r3
 800288e:	4a0b      	ldr	r2, [pc, #44]	; (80028bc <UART_SetConfig+0x410>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	2264      	movs	r2, #100	; 0x64
 8002898:	fb02 f303 	mul.w	r3, r2, r3
 800289c:	1af3      	subs	r3, r6, r3
 800289e:	011b      	lsls	r3, r3, #4
 80028a0:	3332      	adds	r3, #50	; 0x32
 80028a2:	4a06      	ldr	r2, [pc, #24]	; (80028bc <UART_SetConfig+0x410>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	442b      	add	r3, r5
 80028b0:	60a3      	str	r3, [r4, #8]
}
 80028b2:	e7ff      	b.n	80028b4 <UART_SetConfig+0x408>
 80028b4:	bf00      	nop
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028bc:	51eb851f 	.word	0x51eb851f

080028c0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80028ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028d2:	2b84      	cmp	r3, #132	; 0x84
 80028d4:	d005      	beq.n	80028e2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80028d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4413      	add	r3, r2
 80028de:	3303      	adds	r3, #3
 80028e0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80028e2:	68fb      	ldr	r3, [r7, #12]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80028f4:	f000 fe32 	bl	800355c <vTaskStartScheduler>
  
  return osOK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	bd80      	pop	{r7, pc}

080028fe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80028fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002900:	b087      	sub	sp, #28
 8002902:	af02      	add	r7, sp, #8
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685c      	ldr	r4, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002914:	b29e      	uxth	r6, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff ffcf 	bl	80028c0 <makeFreeRtosPriority>
 8002922:	4602      	mov	r2, r0
 8002924:	f107 030c 	add.w	r3, r7, #12
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	9200      	str	r2, [sp, #0]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	4632      	mov	r2, r6
 8002930:	4629      	mov	r1, r5
 8002932:	4620      	mov	r0, r4
 8002934:	f000 fcb4 	bl	80032a0 <xTaskCreate>
 8002938:	4603      	mov	r3, r0
 800293a:	2b01      	cmp	r3, #1
 800293c:	d001      	beq.n	8002942 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8002942:	68fb      	ldr	r3, [r7, #12]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800294c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <osDelay+0x16>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	e000      	b.n	8002964 <osDelay+0x18>
 8002962:	2301      	movs	r3, #1
 8002964:	4618      	mov	r0, r3
 8002966:	f000 fdc5 	bl	80034f4 <vTaskDelay>
  
  return osOK;
 800296a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800296c:	4618      	mov	r0, r3
 800296e:	3710      	adds	r7, #16
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002978:	f001 f8b0 	bl	8003adc <xTaskGetSchedulerState>
 800297c:	4603      	mov	r3, r0
 800297e:	2b01      	cmp	r3, #1
 8002980:	d001      	beq.n	8002986 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8002982:	f000 fa69 	bl	8002e58 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}

0800298a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f103 0208 	add.w	r2, r3, #8
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f04f 32ff 	mov.w	r2, #4294967295
 80029a2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f103 0208 	add.w	r2, r3, #8
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f103 0208 	add.w	r2, r3, #8
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	1c5a      	adds	r2, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	601a      	str	r2, [r3, #0]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a42:	d103      	bne.n	8002a4c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	e00c      	b.n	8002a66 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3308      	adds	r3, #8
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	e002      	b.n	8002a5a <vListInsert+0x2e>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d9f6      	bls.n	8002a54 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	683a      	ldr	r2, [r7, #0]
 8002a74:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	1c5a      	adds	r2, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	601a      	str	r2, [r3, #0]
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b085      	sub	sp, #20
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6892      	ldr	r2, [r2, #8]
 8002ab4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6852      	ldr	r2, [r2, #4]
 8002abe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d103      	bne.n	8002ad2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	1e5a      	subs	r2, r3, #1
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
	...

08002af4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	3b04      	subs	r3, #4
 8002b04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3b04      	subs	r3, #4
 8002b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f023 0201 	bic.w	r2, r3, #1
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	3b04      	subs	r3, #4
 8002b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b24:	4a0c      	ldr	r2, [pc, #48]	; (8002b58 <pxPortInitialiseStack+0x64>)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	3b14      	subs	r3, #20
 8002b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3b04      	subs	r3, #4
 8002b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f06f 0202 	mvn.w	r2, #2
 8002b42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	3b20      	subs	r3, #32
 8002b48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	08002b5d 	.word	0x08002b5d

08002b5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002b66:	4b11      	ldr	r3, [pc, #68]	; (8002bac <prvTaskExitError+0x50>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6e:	d009      	beq.n	8002b84 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	e7fe      	b.n	8002b82 <prvTaskExitError+0x26>
 8002b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b88:	f383 8811 	msr	BASEPRI, r3
 8002b8c:	f3bf 8f6f 	isb	sy
 8002b90:	f3bf 8f4f 	dsb	sy
 8002b94:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002b96:	bf00      	nop
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0fc      	beq.n	8002b98 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20000008 	.word	0x20000008

08002bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002bb0:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <pxCurrentTCBConst2>)
 8002bb2:	6819      	ldr	r1, [r3, #0]
 8002bb4:	6808      	ldr	r0, [r1, #0]
 8002bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bba:	f380 8809 	msr	PSP, r0
 8002bbe:	f3bf 8f6f 	isb	sy
 8002bc2:	f04f 0000 	mov.w	r0, #0
 8002bc6:	f380 8811 	msr	BASEPRI, r0
 8002bca:	4770      	bx	lr
 8002bcc:	f3af 8000 	nop.w

08002bd0 <pxCurrentTCBConst2>:
 8002bd0:	20003c6c 	.word	0x20003c6c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop

08002bd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002bd8:	4808      	ldr	r0, [pc, #32]	; (8002bfc <prvPortStartFirstTask+0x24>)
 8002bda:	6800      	ldr	r0, [r0, #0]
 8002bdc:	6800      	ldr	r0, [r0, #0]
 8002bde:	f380 8808 	msr	MSP, r0
 8002be2:	f04f 0000 	mov.w	r0, #0
 8002be6:	f380 8814 	msr	CONTROL, r0
 8002bea:	b662      	cpsie	i
 8002bec:	b661      	cpsie	f
 8002bee:	f3bf 8f4f 	dsb	sy
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	df00      	svc	0
 8002bf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002bfa:	bf00      	nop
 8002bfc:	e000ed08 	.word	0xe000ed08

08002c00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c06:	4b44      	ldr	r3, [pc, #272]	; (8002d18 <xPortStartScheduler+0x118>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a44      	ldr	r2, [pc, #272]	; (8002d1c <xPortStartScheduler+0x11c>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d109      	bne.n	8002c24 <xPortStartScheduler+0x24>
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	613b      	str	r3, [r7, #16]
 8002c22:	e7fe      	b.n	8002c22 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c24:	4b3c      	ldr	r3, [pc, #240]	; (8002d18 <xPortStartScheduler+0x118>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a3d      	ldr	r2, [pc, #244]	; (8002d20 <xPortStartScheduler+0x120>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d109      	bne.n	8002c42 <xPortStartScheduler+0x42>
 8002c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c32:	f383 8811 	msr	BASEPRI, r3
 8002c36:	f3bf 8f6f 	isb	sy
 8002c3a:	f3bf 8f4f 	dsb	sy
 8002c3e:	60fb      	str	r3, [r7, #12]
 8002c40:	e7fe      	b.n	8002c40 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c42:	4b38      	ldr	r3, [pc, #224]	; (8002d24 <xPortStartScheduler+0x124>)
 8002c44:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	22ff      	movs	r2, #255	; 0xff
 8002c52:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	4b30      	ldr	r3, [pc, #192]	; (8002d28 <xPortStartScheduler+0x128>)
 8002c68:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002c6a:	4b30      	ldr	r3, [pc, #192]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c70:	e009      	b.n	8002c86 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8002c72:	4b2e      	ldr	r3, [pc, #184]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	4a2c      	ldr	r2, [pc, #176]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002c7a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002c7c:	78fb      	ldrb	r3, [r7, #3]
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8e:	2b80      	cmp	r3, #128	; 0x80
 8002c90:	d0ef      	beq.n	8002c72 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002c92:	4b26      	ldr	r3, [pc, #152]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f1c3 0307 	rsb	r3, r3, #7
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d009      	beq.n	8002cb2 <xPortStartScheduler+0xb2>
 8002c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca2:	f383 8811 	msr	BASEPRI, r3
 8002ca6:	f3bf 8f6f 	isb	sy
 8002caa:	f3bf 8f4f 	dsb	sy
 8002cae:	60bb      	str	r3, [r7, #8]
 8002cb0:	e7fe      	b.n	8002cb0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002cb2:	4b1e      	ldr	r3, [pc, #120]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	021b      	lsls	r3, r3, #8
 8002cb8:	4a1c      	ldr	r2, [pc, #112]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002cba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002cbc:	4b1b      	ldr	r3, [pc, #108]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002cc4:	4a19      	ldr	r2, [pc, #100]	; (8002d2c <xPortStartScheduler+0x12c>)
 8002cc6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002cd0:	4a17      	ldr	r2, [pc, #92]	; (8002d30 <xPortStartScheduler+0x130>)
 8002cd2:	4b17      	ldr	r3, [pc, #92]	; (8002d30 <xPortStartScheduler+0x130>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cda:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002cdc:	4a14      	ldr	r2, [pc, #80]	; (8002d30 <xPortStartScheduler+0x130>)
 8002cde:	4b14      	ldr	r3, [pc, #80]	; (8002d30 <xPortStartScheduler+0x130>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002ce6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002ce8:	f000 f8d6 	bl	8002e98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002cec:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <xPortStartScheduler+0x134>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002cf2:	f000 f8f5 	bl	8002ee0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002cf6:	4a10      	ldr	r2, [pc, #64]	; (8002d38 <xPortStartScheduler+0x138>)
 8002cf8:	4b0f      	ldr	r3, [pc, #60]	; (8002d38 <xPortStartScheduler+0x138>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002d00:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002d02:	f7ff ff69 	bl	8002bd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002d06:	f000 fdd5 	bl	80038b4 <vTaskSwitchContext>
	prvTaskExitError();
 8002d0a:	f7ff ff27 	bl	8002b5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	e000ed00 	.word	0xe000ed00
 8002d1c:	410fc271 	.word	0x410fc271
 8002d20:	410fc270 	.word	0x410fc270
 8002d24:	e000e400 	.word	0xe000e400
 8002d28:	2000004c 	.word	0x2000004c
 8002d2c:	20000050 	.word	0x20000050
 8002d30:	e000ed20 	.word	0xe000ed20
 8002d34:	20000008 	.word	0x20000008
 8002d38:	e000ef34 	.word	0xe000ef34

08002d3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d46:	f383 8811 	msr	BASEPRI, r3
 8002d4a:	f3bf 8f6f 	isb	sy
 8002d4e:	f3bf 8f4f 	dsb	sy
 8002d52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002d54:	4b0e      	ldr	r3, [pc, #56]	; (8002d90 <vPortEnterCritical+0x54>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	4a0d      	ldr	r2, [pc, #52]	; (8002d90 <vPortEnterCritical+0x54>)
 8002d5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002d5e:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <vPortEnterCritical+0x54>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d10e      	bne.n	8002d84 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002d66:	4b0b      	ldr	r3, [pc, #44]	; (8002d94 <vPortEnterCritical+0x58>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d009      	beq.n	8002d84 <vPortEnterCritical+0x48>
 8002d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d74:	f383 8811 	msr	BASEPRI, r3
 8002d78:	f3bf 8f6f 	isb	sy
 8002d7c:	f3bf 8f4f 	dsb	sy
 8002d80:	603b      	str	r3, [r7, #0]
 8002d82:	e7fe      	b.n	8002d82 <vPortEnterCritical+0x46>
	}
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	20000008 	.word	0x20000008
 8002d94:	e000ed04 	.word	0xe000ed04

08002d98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002d9e:	4b11      	ldr	r3, [pc, #68]	; (8002de4 <vPortExitCritical+0x4c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d109      	bne.n	8002dba <vPortExitCritical+0x22>
 8002da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002daa:	f383 8811 	msr	BASEPRI, r3
 8002dae:	f3bf 8f6f 	isb	sy
 8002db2:	f3bf 8f4f 	dsb	sy
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	e7fe      	b.n	8002db8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8002dba:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <vPortExitCritical+0x4c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	4a08      	ldr	r2, [pc, #32]	; (8002de4 <vPortExitCritical+0x4c>)
 8002dc2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002dc4:	4b07      	ldr	r3, [pc, #28]	; (8002de4 <vPortExitCritical+0x4c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d104      	bne.n	8002dd6 <vPortExitCritical+0x3e>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20000008 	.word	0x20000008
	...

08002df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002df0:	f3ef 8009 	mrs	r0, PSP
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	4b15      	ldr	r3, [pc, #84]	; (8002e50 <pxCurrentTCBConst>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	f01e 0f10 	tst.w	lr, #16
 8002e00:	bf08      	it	eq
 8002e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e0a:	6010      	str	r0, [r2, #0]
 8002e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002e14:	f380 8811 	msr	BASEPRI, r0
 8002e18:	f3bf 8f4f 	dsb	sy
 8002e1c:	f3bf 8f6f 	isb	sy
 8002e20:	f000 fd48 	bl	80038b4 <vTaskSwitchContext>
 8002e24:	f04f 0000 	mov.w	r0, #0
 8002e28:	f380 8811 	msr	BASEPRI, r0
 8002e2c:	bc09      	pop	{r0, r3}
 8002e2e:	6819      	ldr	r1, [r3, #0]
 8002e30:	6808      	ldr	r0, [r1, #0]
 8002e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e36:	f01e 0f10 	tst.w	lr, #16
 8002e3a:	bf08      	it	eq
 8002e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002e40:	f380 8809 	msr	PSP, r0
 8002e44:	f3bf 8f6f 	isb	sy
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	f3af 8000 	nop.w

08002e50 <pxCurrentTCBConst>:
 8002e50:	20003c6c 	.word	0x20003c6c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002e54:	bf00      	nop
 8002e56:	bf00      	nop

08002e58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8002e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e62:	f383 8811 	msr	BASEPRI, r3
 8002e66:	f3bf 8f6f 	isb	sy
 8002e6a:	f3bf 8f4f 	dsb	sy
 8002e6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002e70:	f000 fc64 	bl	800373c <xTaskIncrementTick>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002e7a:	4b06      	ldr	r3, [pc, #24]	; (8002e94 <xPortSysTickHandler+0x3c>)
 8002e7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	2300      	movs	r3, #0
 8002e84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	e000ed04 	.word	0xe000ed04

08002e98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <vPortSetupTimerInterrupt+0x34>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	; (8002ed0 <vPortSetupTimerInterrupt+0x38>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002ea8:	4a0a      	ldr	r2, [pc, #40]	; (8002ed4 <vPortSetupTimerInterrupt+0x3c>)
 8002eaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ed8 <vPortSetupTimerInterrupt+0x40>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	490b      	ldr	r1, [pc, #44]	; (8002edc <vPortSetupTimerInterrupt+0x44>)
 8002eb0:	fba1 1303 	umull	r1, r3, r1, r3
 8002eb4:	099b      	lsrs	r3, r3, #6
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002eba:	4b04      	ldr	r3, [pc, #16]	; (8002ecc <vPortSetupTimerInterrupt+0x34>)
 8002ebc:	2207      	movs	r2, #7
 8002ebe:	601a      	str	r2, [r3, #0]
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	e000e010 	.word	0xe000e010
 8002ed0:	e000e018 	.word	0xe000e018
 8002ed4:	e000e014 	.word	0xe000e014
 8002ed8:	20000020 	.word	0x20000020
 8002edc:	10624dd3 	.word	0x10624dd3

08002ee0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002ee0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002ef0 <vPortEnableVFP+0x10>
 8002ee4:	6801      	ldr	r1, [r0, #0]
 8002ee6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002eea:	6001      	str	r1, [r0, #0]
 8002eec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002eee:	bf00      	nop
 8002ef0:	e000ed88 	.word	0xe000ed88

08002ef4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08a      	sub	sp, #40	; 0x28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002f00:	f000 fb72 	bl	80035e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002f04:	4b57      	ldr	r3, [pc, #348]	; (8003064 <pvPortMalloc+0x170>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002f0c:	f000 f90c 	bl	8003128 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002f10:	4b55      	ldr	r3, [pc, #340]	; (8003068 <pvPortMalloc+0x174>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4013      	ands	r3, r2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f040 808c 	bne.w	8003036 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01c      	beq.n	8002f5e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8002f24:	2208      	movs	r2, #8
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d013      	beq.n	8002f5e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f023 0307 	bic.w	r3, r3, #7
 8002f3c:	3308      	adds	r3, #8
 8002f3e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d009      	beq.n	8002f5e <pvPortMalloc+0x6a>
	__asm volatile
 8002f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f4e:	f383 8811 	msr	BASEPRI, r3
 8002f52:	f3bf 8f6f 	isb	sy
 8002f56:	f3bf 8f4f 	dsb	sy
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	e7fe      	b.n	8002f5c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d068      	beq.n	8003036 <pvPortMalloc+0x142>
 8002f64:	4b41      	ldr	r3, [pc, #260]	; (800306c <pvPortMalloc+0x178>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d863      	bhi.n	8003036 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002f6e:	4b40      	ldr	r3, [pc, #256]	; (8003070 <pvPortMalloc+0x17c>)
 8002f70:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002f72:	4b3f      	ldr	r3, [pc, #252]	; (8003070 <pvPortMalloc+0x17c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002f78:	e004      	b.n	8002f84 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d203      	bcs.n	8002f96 <pvPortMalloc+0xa2>
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f1      	bne.n	8002f7a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002f96:	4b33      	ldr	r3, [pc, #204]	; (8003064 <pvPortMalloc+0x170>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d04a      	beq.n	8003036 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2208      	movs	r2, #8
 8002fa6:	4413      	add	r3, r2
 8002fa8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	1ad2      	subs	r2, r2, r3
 8002fba:	2308      	movs	r3, #8
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d91e      	bls.n	8003000 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	f003 0307 	and.w	r3, r3, #7
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d009      	beq.n	8002fe8 <pvPortMalloc+0xf4>
 8002fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	e7fe      	b.n	8002fe6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	1ad2      	subs	r2, r2, r3
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002ffa:	69b8      	ldr	r0, [r7, #24]
 8002ffc:	f000 f8f6 	bl	80031ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003000:	4b1a      	ldr	r3, [pc, #104]	; (800306c <pvPortMalloc+0x178>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	4a18      	ldr	r2, [pc, #96]	; (800306c <pvPortMalloc+0x178>)
 800300c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800300e:	4b17      	ldr	r3, [pc, #92]	; (800306c <pvPortMalloc+0x178>)
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	4b18      	ldr	r3, [pc, #96]	; (8003074 <pvPortMalloc+0x180>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d203      	bcs.n	8003022 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800301a:	4b14      	ldr	r3, [pc, #80]	; (800306c <pvPortMalloc+0x178>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a15      	ldr	r2, [pc, #84]	; (8003074 <pvPortMalloc+0x180>)
 8003020:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	4b10      	ldr	r3, [pc, #64]	; (8003068 <pvPortMalloc+0x174>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	431a      	orrs	r2, r3
 800302c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003036:	f000 fae5 	bl	8003604 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	2b00      	cmp	r3, #0
 8003042:	d009      	beq.n	8003058 <pvPortMalloc+0x164>
 8003044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	e7fe      	b.n	8003056 <pvPortMalloc+0x162>
	return pvReturn;
 8003058:	69fb      	ldr	r3, [r7, #28]
}
 800305a:	4618      	mov	r0, r3
 800305c:	3728      	adds	r7, #40	; 0x28
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20003c5c 	.word	0x20003c5c
 8003068:	20003c68 	.word	0x20003c68
 800306c:	20003c60 	.word	0x20003c60
 8003070:	20003c54 	.word	0x20003c54
 8003074:	20003c64 	.word	0x20003c64

08003078 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d046      	beq.n	8003118 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800308a:	2308      	movs	r3, #8
 800308c:	425b      	negs	r3, r3
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	4413      	add	r3, r2
 8003092:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	4b20      	ldr	r3, [pc, #128]	; (8003120 <vPortFree+0xa8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d109      	bne.n	80030ba <vPortFree+0x42>
 80030a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030aa:	f383 8811 	msr	BASEPRI, r3
 80030ae:	f3bf 8f6f 	isb	sy
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	60fb      	str	r3, [r7, #12]
 80030b8:	e7fe      	b.n	80030b8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d009      	beq.n	80030d6 <vPortFree+0x5e>
 80030c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c6:	f383 8811 	msr	BASEPRI, r3
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	60bb      	str	r3, [r7, #8]
 80030d4:	e7fe      	b.n	80030d4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	4b11      	ldr	r3, [pc, #68]	; (8003120 <vPortFree+0xa8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4013      	ands	r3, r2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d019      	beq.n	8003118 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d115      	bne.n	8003118 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <vPortFree+0xa8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	401a      	ands	r2, r3
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80030fc:	f000 fa74 	bl	80035e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	4b07      	ldr	r3, [pc, #28]	; (8003124 <vPortFree+0xac>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4413      	add	r3, r2
 800310a:	4a06      	ldr	r2, [pc, #24]	; (8003124 <vPortFree+0xac>)
 800310c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800310e:	6938      	ldr	r0, [r7, #16]
 8003110:	f000 f86c 	bl	80031ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003114:	f000 fa76 	bl	8003604 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003118:	bf00      	nop
 800311a:	3718      	adds	r7, #24
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20003c68 	.word	0x20003c68
 8003124:	20003c60 	.word	0x20003c60

08003128 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800312e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003132:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003134:	4b27      	ldr	r3, [pc, #156]	; (80031d4 <prvHeapInit+0xac>)
 8003136:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00c      	beq.n	800315c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	3307      	adds	r3, #7
 8003146:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f023 0307 	bic.w	r3, r3, #7
 800314e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	4a1f      	ldr	r2, [pc, #124]	; (80031d4 <prvHeapInit+0xac>)
 8003158:	4413      	add	r3, r2
 800315a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003160:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <prvHeapInit+0xb0>)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003166:	4b1c      	ldr	r3, [pc, #112]	; (80031d8 <prvHeapInit+0xb0>)
 8003168:	2200      	movs	r2, #0
 800316a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	4413      	add	r3, r2
 8003172:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003174:	2208      	movs	r2, #8
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f023 0307 	bic.w	r3, r3, #7
 8003182:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4a15      	ldr	r2, [pc, #84]	; (80031dc <prvHeapInit+0xb4>)
 8003188:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800318a:	4b14      	ldr	r3, [pc, #80]	; (80031dc <prvHeapInit+0xb4>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2200      	movs	r2, #0
 8003190:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003192:	4b12      	ldr	r3, [pc, #72]	; (80031dc <prvHeapInit+0xb4>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	1ad2      	subs	r2, r2, r3
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <prvHeapInit+0xb4>)
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4a0a      	ldr	r2, [pc, #40]	; (80031e0 <prvHeapInit+0xb8>)
 80031b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	4a09      	ldr	r2, [pc, #36]	; (80031e4 <prvHeapInit+0xbc>)
 80031be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80031c0:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <prvHeapInit+0xc0>)
 80031c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80031c6:	601a      	str	r2, [r3, #0]
}
 80031c8:	bf00      	nop
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	20000054 	.word	0x20000054
 80031d8:	20003c54 	.word	0x20003c54
 80031dc:	20003c5c 	.word	0x20003c5c
 80031e0:	20003c64 	.word	0x20003c64
 80031e4:	20003c60 	.word	0x20003c60
 80031e8:	20003c68 	.word	0x20003c68

080031ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80031f4:	4b28      	ldr	r3, [pc, #160]	; (8003298 <prvInsertBlockIntoFreeList+0xac>)
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	e002      	b.n	8003200 <prvInsertBlockIntoFreeList+0x14>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	429a      	cmp	r2, r3
 8003208:	d3f7      	bcc.n	80031fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	441a      	add	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	429a      	cmp	r2, r3
 800321a:	d108      	bne.n	800322e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	441a      	add	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	68ba      	ldr	r2, [r7, #8]
 8003238:	441a      	add	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	429a      	cmp	r2, r3
 8003240:	d118      	bne.n	8003274 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	4b15      	ldr	r3, [pc, #84]	; (800329c <prvInsertBlockIntoFreeList+0xb0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	429a      	cmp	r2, r3
 800324c:	d00d      	beq.n	800326a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	441a      	add	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	e008      	b.n	800327c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800326a:	4b0c      	ldr	r3, [pc, #48]	; (800329c <prvInsertBlockIntoFreeList+0xb0>)
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	e003      	b.n	800327c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	429a      	cmp	r2, r3
 8003282:	d002      	beq.n	800328a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800328a:	bf00      	nop
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	20003c54 	.word	0x20003c54
 800329c:	20003c5c 	.word	0x20003c5c

080032a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08c      	sub	sp, #48	; 0x30
 80032a4:	af04      	add	r7, sp, #16
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	603b      	str	r3, [r7, #0]
 80032ac:	4613      	mov	r3, r2
 80032ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032b0:	88fb      	ldrh	r3, [r7, #6]
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff fe1d 	bl	8002ef4 <pvPortMalloc>
 80032ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00e      	beq.n	80032e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80032c2:	2054      	movs	r0, #84	; 0x54
 80032c4:	f7ff fe16 	bl	8002ef4 <pvPortMalloc>
 80032c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	631a      	str	r2, [r3, #48]	; 0x30
 80032d6:	e005      	b.n	80032e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80032d8:	6978      	ldr	r0, [r7, #20]
 80032da:	f7ff fecd 	bl	8003078 <vPortFree>
 80032de:	e001      	b.n	80032e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d013      	beq.n	8003312 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80032ea:	88fa      	ldrh	r2, [r7, #6]
 80032ec:	2300      	movs	r3, #0
 80032ee:	9303      	str	r3, [sp, #12]
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	9302      	str	r3, [sp, #8]
 80032f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f6:	9301      	str	r3, [sp, #4]
 80032f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f000 f80e 	bl	8003322 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003306:	69f8      	ldr	r0, [r7, #28]
 8003308:	f000 f88a 	bl	8003420 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800330c:	2301      	movs	r3, #1
 800330e:	61bb      	str	r3, [r7, #24]
 8003310:	e002      	b.n	8003318 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003312:	f04f 33ff 	mov.w	r3, #4294967295
 8003316:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003318:	69bb      	ldr	r3, [r7, #24]
	}
 800331a:	4618      	mov	r0, r3
 800331c:	3720      	adds	r7, #32
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b088      	sub	sp, #32
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
 800332e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003332:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800333a:	3b01      	subs	r3, #1
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	f023 0307 	bic.w	r3, r3, #7
 8003348:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	f003 0307 	and.w	r3, r3, #7
 8003350:	2b00      	cmp	r3, #0
 8003352:	d009      	beq.n	8003368 <prvInitialiseNewTask+0x46>
 8003354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003358:	f383 8811 	msr	BASEPRI, r3
 800335c:	f3bf 8f6f 	isb	sy
 8003360:	f3bf 8f4f 	dsb	sy
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	e7fe      	b.n	8003366 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003368:	2300      	movs	r3, #0
 800336a:	61fb      	str	r3, [r7, #28]
 800336c:	e012      	b.n	8003394 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	4413      	add	r3, r2
 8003374:	7819      	ldrb	r1, [r3, #0]
 8003376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	4413      	add	r3, r2
 800337c:	3334      	adds	r3, #52	; 0x34
 800337e:	460a      	mov	r2, r1
 8003380:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	4413      	add	r3, r2
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d006      	beq.n	800339c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	3301      	adds	r3, #1
 8003392:	61fb      	str	r3, [r7, #28]
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	2b0f      	cmp	r3, #15
 8003398:	d9e9      	bls.n	800336e <prvInitialiseNewTask+0x4c>
 800339a:	e000      	b.n	800339e <prvInitialiseNewTask+0x7c>
		{
			break;
 800339c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800339e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80033a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a8:	2b06      	cmp	r3, #6
 80033aa:	d901      	bls.n	80033b0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80033ac:	2306      	movs	r3, #6
 80033ae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80033b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033b4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80033b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033ba:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80033bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033be:	2200      	movs	r2, #0
 80033c0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80033c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033c4:	3304      	adds	r3, #4
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff faff 	bl	80029ca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80033cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ce:	3318      	adds	r3, #24
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fafa 	bl	80029ca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80033d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033da:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033de:	f1c3 0207 	rsb	r2, r3, #7
 80033e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80033e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80033ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ee:	2200      	movs	r2, #0
 80033f0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80033f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	68f9      	ldr	r1, [r7, #12]
 80033fe:	69b8      	ldr	r0, [r7, #24]
 8003400:	f7ff fb78 	bl	8002af4 <pxPortInitialiseStack>
 8003404:	4602      	mov	r2, r0
 8003406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003408:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800340a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340c:	2b00      	cmp	r3, #0
 800340e:	d002      	beq.n	8003416 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003412:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003416:	bf00      	nop
 8003418:	3720      	adds	r7, #32
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
	...

08003420 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003428:	f7ff fc88 	bl	8002d3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800342c:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <prvAddNewTaskToReadyList+0xb8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	3301      	adds	r3, #1
 8003432:	4a29      	ldr	r2, [pc, #164]	; (80034d8 <prvAddNewTaskToReadyList+0xb8>)
 8003434:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003436:	4b29      	ldr	r3, [pc, #164]	; (80034dc <prvAddNewTaskToReadyList+0xbc>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d109      	bne.n	8003452 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800343e:	4a27      	ldr	r2, [pc, #156]	; (80034dc <prvAddNewTaskToReadyList+0xbc>)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003444:	4b24      	ldr	r3, [pc, #144]	; (80034d8 <prvAddNewTaskToReadyList+0xb8>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d110      	bne.n	800346e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800344c:	f000 faa4 	bl	8003998 <prvInitialiseTaskLists>
 8003450:	e00d      	b.n	800346e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003452:	4b23      	ldr	r3, [pc, #140]	; (80034e0 <prvAddNewTaskToReadyList+0xc0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d109      	bne.n	800346e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800345a:	4b20      	ldr	r3, [pc, #128]	; (80034dc <prvAddNewTaskToReadyList+0xbc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	429a      	cmp	r2, r3
 8003466:	d802      	bhi.n	800346e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003468:	4a1c      	ldr	r2, [pc, #112]	; (80034dc <prvAddNewTaskToReadyList+0xbc>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800346e:	4b1d      	ldr	r3, [pc, #116]	; (80034e4 <prvAddNewTaskToReadyList+0xc4>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	4a1b      	ldr	r2, [pc, #108]	; (80034e4 <prvAddNewTaskToReadyList+0xc4>)
 8003476:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800347c:	2201      	movs	r2, #1
 800347e:	409a      	lsls	r2, r3
 8003480:	4b19      	ldr	r3, [pc, #100]	; (80034e8 <prvAddNewTaskToReadyList+0xc8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4313      	orrs	r3, r2
 8003486:	4a18      	ldr	r2, [pc, #96]	; (80034e8 <prvAddNewTaskToReadyList+0xc8>)
 8003488:	6013      	str	r3, [r2, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4a15      	ldr	r2, [pc, #84]	; (80034ec <prvAddNewTaskToReadyList+0xcc>)
 8003498:	441a      	add	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	3304      	adds	r3, #4
 800349e:	4619      	mov	r1, r3
 80034a0:	4610      	mov	r0, r2
 80034a2:	f7ff fa9f 	bl	80029e4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80034a6:	f7ff fc77 	bl	8002d98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80034aa:	4b0d      	ldr	r3, [pc, #52]	; (80034e0 <prvAddNewTaskToReadyList+0xc0>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00e      	beq.n	80034d0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80034b2:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <prvAddNewTaskToReadyList+0xbc>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	429a      	cmp	r2, r3
 80034be:	d207      	bcs.n	80034d0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80034c0:	4b0b      	ldr	r3, [pc, #44]	; (80034f0 <prvAddNewTaskToReadyList+0xd0>)
 80034c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80034d0:	bf00      	nop
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	20003d6c 	.word	0x20003d6c
 80034dc:	20003c6c 	.word	0x20003c6c
 80034e0:	20003d78 	.word	0x20003d78
 80034e4:	20003d88 	.word	0x20003d88
 80034e8:	20003d74 	.word	0x20003d74
 80034ec:	20003c70 	.word	0x20003c70
 80034f0:	e000ed04 	.word	0xe000ed04

080034f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80034fc:	2300      	movs	r3, #0
 80034fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d016      	beq.n	8003534 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003506:	4b13      	ldr	r3, [pc, #76]	; (8003554 <vTaskDelay+0x60>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d009      	beq.n	8003522 <vTaskDelay+0x2e>
 800350e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003512:	f383 8811 	msr	BASEPRI, r3
 8003516:	f3bf 8f6f 	isb	sy
 800351a:	f3bf 8f4f 	dsb	sy
 800351e:	60bb      	str	r3, [r7, #8]
 8003520:	e7fe      	b.n	8003520 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003522:	f000 f861 	bl	80035e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003526:	2100      	movs	r1, #0
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 faf5 	bl	8003b18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800352e:	f000 f869 	bl	8003604 <xTaskResumeAll>
 8003532:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d107      	bne.n	800354a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800353a:	4b07      	ldr	r3, [pc, #28]	; (8003558 <vTaskDelay+0x64>)
 800353c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	f3bf 8f4f 	dsb	sy
 8003546:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800354a:	bf00      	nop
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20003d94 	.word	0x20003d94
 8003558:	e000ed04 	.word	0xe000ed04

0800355c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003562:	4b1b      	ldr	r3, [pc, #108]	; (80035d0 <vTaskStartScheduler+0x74>)
 8003564:	9301      	str	r3, [sp, #4]
 8003566:	2300      	movs	r3, #0
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	2300      	movs	r3, #0
 800356c:	2280      	movs	r2, #128	; 0x80
 800356e:	4919      	ldr	r1, [pc, #100]	; (80035d4 <vTaskStartScheduler+0x78>)
 8003570:	4819      	ldr	r0, [pc, #100]	; (80035d8 <vTaskStartScheduler+0x7c>)
 8003572:	f7ff fe95 	bl	80032a0 <xTaskCreate>
 8003576:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d115      	bne.n	80035aa <vTaskStartScheduler+0x4e>
 800357e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003582:	f383 8811 	msr	BASEPRI, r3
 8003586:	f3bf 8f6f 	isb	sy
 800358a:	f3bf 8f4f 	dsb	sy
 800358e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003590:	4b12      	ldr	r3, [pc, #72]	; (80035dc <vTaskStartScheduler+0x80>)
 8003592:	f04f 32ff 	mov.w	r2, #4294967295
 8003596:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003598:	4b11      	ldr	r3, [pc, #68]	; (80035e0 <vTaskStartScheduler+0x84>)
 800359a:	2201      	movs	r2, #1
 800359c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800359e:	4b11      	ldr	r3, [pc, #68]	; (80035e4 <vTaskStartScheduler+0x88>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80035a4:	f7ff fb2c 	bl	8002c00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80035a8:	e00d      	b.n	80035c6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b0:	d109      	bne.n	80035c6 <vTaskStartScheduler+0x6a>
 80035b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b6:	f383 8811 	msr	BASEPRI, r3
 80035ba:	f3bf 8f6f 	isb	sy
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	607b      	str	r3, [r7, #4]
 80035c4:	e7fe      	b.n	80035c4 <vTaskStartScheduler+0x68>
}
 80035c6:	bf00      	nop
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	20003d90 	.word	0x20003d90
 80035d4:	080043f0 	.word	0x080043f0
 80035d8:	08003969 	.word	0x08003969
 80035dc:	20003d8c 	.word	0x20003d8c
 80035e0:	20003d78 	.word	0x20003d78
 80035e4:	20003d70 	.word	0x20003d70

080035e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <vTaskSuspendAll+0x18>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	4a03      	ldr	r2, [pc, #12]	; (8003600 <vTaskSuspendAll+0x18>)
 80035f4:	6013      	str	r3, [r2, #0]
}
 80035f6:	bf00      	nop
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	20003d94 	.word	0x20003d94

08003604 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003612:	4b41      	ldr	r3, [pc, #260]	; (8003718 <xTaskResumeAll+0x114>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d109      	bne.n	800362e <xTaskResumeAll+0x2a>
 800361a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800361e:	f383 8811 	msr	BASEPRI, r3
 8003622:	f3bf 8f6f 	isb	sy
 8003626:	f3bf 8f4f 	dsb	sy
 800362a:	603b      	str	r3, [r7, #0]
 800362c:	e7fe      	b.n	800362c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800362e:	f7ff fb85 	bl	8002d3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003632:	4b39      	ldr	r3, [pc, #228]	; (8003718 <xTaskResumeAll+0x114>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	3b01      	subs	r3, #1
 8003638:	4a37      	ldr	r2, [pc, #220]	; (8003718 <xTaskResumeAll+0x114>)
 800363a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800363c:	4b36      	ldr	r3, [pc, #216]	; (8003718 <xTaskResumeAll+0x114>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d161      	bne.n	8003708 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003644:	4b35      	ldr	r3, [pc, #212]	; (800371c <xTaskResumeAll+0x118>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d05d      	beq.n	8003708 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800364c:	e02e      	b.n	80036ac <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800364e:	4b34      	ldr	r3, [pc, #208]	; (8003720 <xTaskResumeAll+0x11c>)
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	3318      	adds	r3, #24
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff fa1f 	bl	8002a9e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	3304      	adds	r3, #4
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fa1a 	bl	8002a9e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366e:	2201      	movs	r2, #1
 8003670:	409a      	lsls	r2, r3
 8003672:	4b2c      	ldr	r3, [pc, #176]	; (8003724 <xTaskResumeAll+0x120>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4313      	orrs	r3, r2
 8003678:	4a2a      	ldr	r2, [pc, #168]	; (8003724 <xTaskResumeAll+0x120>)
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4a27      	ldr	r2, [pc, #156]	; (8003728 <xTaskResumeAll+0x124>)
 800368a:	441a      	add	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	3304      	adds	r3, #4
 8003690:	4619      	mov	r1, r3
 8003692:	4610      	mov	r0, r2
 8003694:	f7ff f9a6 	bl	80029e4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369c:	4b23      	ldr	r3, [pc, #140]	; (800372c <xTaskResumeAll+0x128>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d302      	bcc.n	80036ac <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80036a6:	4b22      	ldr	r3, [pc, #136]	; (8003730 <xTaskResumeAll+0x12c>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036ac:	4b1c      	ldr	r3, [pc, #112]	; (8003720 <xTaskResumeAll+0x11c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1cc      	bne.n	800364e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80036ba:	f000 f9e9 	bl	8003a90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80036be:	4b1d      	ldr	r3, [pc, #116]	; (8003734 <xTaskResumeAll+0x130>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d010      	beq.n	80036ec <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80036ca:	f000 f837 	bl	800373c <xTaskIncrementTick>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80036d4:	4b16      	ldr	r3, [pc, #88]	; (8003730 <xTaskResumeAll+0x12c>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3b01      	subs	r3, #1
 80036de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f1      	bne.n	80036ca <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80036e6:	4b13      	ldr	r3, [pc, #76]	; (8003734 <xTaskResumeAll+0x130>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80036ec:	4b10      	ldr	r3, [pc, #64]	; (8003730 <xTaskResumeAll+0x12c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d009      	beq.n	8003708 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80036f4:	2301      	movs	r3, #1
 80036f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80036f8:	4b0f      	ldr	r3, [pc, #60]	; (8003738 <xTaskResumeAll+0x134>)
 80036fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003708:	f7ff fb46 	bl	8002d98 <vPortExitCritical>

	return xAlreadyYielded;
 800370c:	68bb      	ldr	r3, [r7, #8]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20003d94 	.word	0x20003d94
 800371c:	20003d6c 	.word	0x20003d6c
 8003720:	20003d2c 	.word	0x20003d2c
 8003724:	20003d74 	.word	0x20003d74
 8003728:	20003c70 	.word	0x20003c70
 800372c:	20003c6c 	.word	0x20003c6c
 8003730:	20003d80 	.word	0x20003d80
 8003734:	20003d7c 	.word	0x20003d7c
 8003738:	e000ed04 	.word	0xe000ed04

0800373c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003746:	4b50      	ldr	r3, [pc, #320]	; (8003888 <xTaskIncrementTick+0x14c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	f040 808c 	bne.w	8003868 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003750:	4b4e      	ldr	r3, [pc, #312]	; (800388c <xTaskIncrementTick+0x150>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	3301      	adds	r3, #1
 8003756:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003758:	4a4c      	ldr	r2, [pc, #304]	; (800388c <xTaskIncrementTick+0x150>)
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d11f      	bne.n	80037a4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003764:	4b4a      	ldr	r3, [pc, #296]	; (8003890 <xTaskIncrementTick+0x154>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <xTaskIncrementTick+0x46>
 800376e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003772:	f383 8811 	msr	BASEPRI, r3
 8003776:	f3bf 8f6f 	isb	sy
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	603b      	str	r3, [r7, #0]
 8003780:	e7fe      	b.n	8003780 <xTaskIncrementTick+0x44>
 8003782:	4b43      	ldr	r3, [pc, #268]	; (8003890 <xTaskIncrementTick+0x154>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	4b42      	ldr	r3, [pc, #264]	; (8003894 <xTaskIncrementTick+0x158>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a40      	ldr	r2, [pc, #256]	; (8003890 <xTaskIncrementTick+0x154>)
 800378e:	6013      	str	r3, [r2, #0]
 8003790:	4a40      	ldr	r2, [pc, #256]	; (8003894 <xTaskIncrementTick+0x158>)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6013      	str	r3, [r2, #0]
 8003796:	4b40      	ldr	r3, [pc, #256]	; (8003898 <xTaskIncrementTick+0x15c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	3301      	adds	r3, #1
 800379c:	4a3e      	ldr	r2, [pc, #248]	; (8003898 <xTaskIncrementTick+0x15c>)
 800379e:	6013      	str	r3, [r2, #0]
 80037a0:	f000 f976 	bl	8003a90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80037a4:	4b3d      	ldr	r3, [pc, #244]	; (800389c <xTaskIncrementTick+0x160>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d34d      	bcc.n	800384a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037ae:	4b38      	ldr	r3, [pc, #224]	; (8003890 <xTaskIncrementTick+0x154>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <xTaskIncrementTick+0x80>
 80037b8:	2301      	movs	r3, #1
 80037ba:	e000      	b.n	80037be <xTaskIncrementTick+0x82>
 80037bc:	2300      	movs	r3, #0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d004      	beq.n	80037cc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037c2:	4b36      	ldr	r3, [pc, #216]	; (800389c <xTaskIncrementTick+0x160>)
 80037c4:	f04f 32ff 	mov.w	r2, #4294967295
 80037c8:	601a      	str	r2, [r3, #0]
					break;
 80037ca:	e03e      	b.n	800384a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80037cc:	4b30      	ldr	r3, [pc, #192]	; (8003890 <xTaskIncrementTick+0x154>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d203      	bcs.n	80037ec <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80037e4:	4a2d      	ldr	r2, [pc, #180]	; (800389c <xTaskIncrementTick+0x160>)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6013      	str	r3, [r2, #0]
						break;
 80037ea:	e02e      	b.n	800384a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	3304      	adds	r3, #4
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff f954 	bl	8002a9e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d004      	beq.n	8003808 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	3318      	adds	r3, #24
 8003802:	4618      	mov	r0, r3
 8003804:	f7ff f94b 	bl	8002a9e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	2201      	movs	r2, #1
 800380e:	409a      	lsls	r2, r3
 8003810:	4b23      	ldr	r3, [pc, #140]	; (80038a0 <xTaskIncrementTick+0x164>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4313      	orrs	r3, r2
 8003816:	4a22      	ldr	r2, [pc, #136]	; (80038a0 <xTaskIncrementTick+0x164>)
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4a1f      	ldr	r2, [pc, #124]	; (80038a4 <xTaskIncrementTick+0x168>)
 8003828:	441a      	add	r2, r3
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	3304      	adds	r3, #4
 800382e:	4619      	mov	r1, r3
 8003830:	4610      	mov	r0, r2
 8003832:	f7ff f8d7 	bl	80029e4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383a:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <xTaskIncrementTick+0x16c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003840:	429a      	cmp	r2, r3
 8003842:	d3b4      	bcc.n	80037ae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003844:	2301      	movs	r3, #1
 8003846:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003848:	e7b1      	b.n	80037ae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800384a:	4b17      	ldr	r3, [pc, #92]	; (80038a8 <xTaskIncrementTick+0x16c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003850:	4914      	ldr	r1, [pc, #80]	; (80038a4 <xTaskIncrementTick+0x168>)
 8003852:	4613      	mov	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4413      	add	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d907      	bls.n	8003872 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003862:	2301      	movs	r3, #1
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e004      	b.n	8003872 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003868:	4b10      	ldr	r3, [pc, #64]	; (80038ac <xTaskIncrementTick+0x170>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	3301      	adds	r3, #1
 800386e:	4a0f      	ldr	r2, [pc, #60]	; (80038ac <xTaskIncrementTick+0x170>)
 8003870:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003872:	4b0f      	ldr	r3, [pc, #60]	; (80038b0 <xTaskIncrementTick+0x174>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800387a:	2301      	movs	r3, #1
 800387c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800387e:	697b      	ldr	r3, [r7, #20]
}
 8003880:	4618      	mov	r0, r3
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	20003d94 	.word	0x20003d94
 800388c:	20003d70 	.word	0x20003d70
 8003890:	20003d24 	.word	0x20003d24
 8003894:	20003d28 	.word	0x20003d28
 8003898:	20003d84 	.word	0x20003d84
 800389c:	20003d8c 	.word	0x20003d8c
 80038a0:	20003d74 	.word	0x20003d74
 80038a4:	20003c70 	.word	0x20003c70
 80038a8:	20003c6c 	.word	0x20003c6c
 80038ac:	20003d7c 	.word	0x20003d7c
 80038b0:	20003d80 	.word	0x20003d80

080038b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80038ba:	4b26      	ldr	r3, [pc, #152]	; (8003954 <vTaskSwitchContext+0xa0>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80038c2:	4b25      	ldr	r3, [pc, #148]	; (8003958 <vTaskSwitchContext+0xa4>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80038c8:	e03e      	b.n	8003948 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80038ca:	4b23      	ldr	r3, [pc, #140]	; (8003958 <vTaskSwitchContext+0xa4>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80038d0:	4b22      	ldr	r3, [pc, #136]	; (800395c <vTaskSwitchContext+0xa8>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	fab3 f383 	clz	r3, r3
 80038dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80038de:	7afb      	ldrb	r3, [r7, #11]
 80038e0:	f1c3 031f 	rsb	r3, r3, #31
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	491e      	ldr	r1, [pc, #120]	; (8003960 <vTaskSwitchContext+0xac>)
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	4613      	mov	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	440b      	add	r3, r1
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d109      	bne.n	800390e <vTaskSwitchContext+0x5a>
	__asm volatile
 80038fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fe:	f383 8811 	msr	BASEPRI, r3
 8003902:	f3bf 8f6f 	isb	sy
 8003906:	f3bf 8f4f 	dsb	sy
 800390a:	607b      	str	r3, [r7, #4]
 800390c:	e7fe      	b.n	800390c <vTaskSwitchContext+0x58>
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4a11      	ldr	r2, [pc, #68]	; (8003960 <vTaskSwitchContext+0xac>)
 800391a:	4413      	add	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	605a      	str	r2, [r3, #4]
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	3308      	adds	r3, #8
 8003930:	429a      	cmp	r2, r3
 8003932:	d104      	bne.n	800393e <vTaskSwitchContext+0x8a>
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	605a      	str	r2, [r3, #4]
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	4a07      	ldr	r2, [pc, #28]	; (8003964 <vTaskSwitchContext+0xb0>)
 8003946:	6013      	str	r3, [r2, #0]
}
 8003948:	bf00      	nop
 800394a:	371c      	adds	r7, #28
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	20003d94 	.word	0x20003d94
 8003958:	20003d80 	.word	0x20003d80
 800395c:	20003d74 	.word	0x20003d74
 8003960:	20003c70 	.word	0x20003c70
 8003964:	20003c6c 	.word	0x20003c6c

08003968 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003970:	f000 f852 	bl	8003a18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <prvIdleTask+0x28>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d9f9      	bls.n	8003970 <prvIdleTask+0x8>
			{
				taskYIELD();
 800397c:	4b05      	ldr	r3, [pc, #20]	; (8003994 <prvIdleTask+0x2c>)
 800397e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	f3bf 8f4f 	dsb	sy
 8003988:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800398c:	e7f0      	b.n	8003970 <prvIdleTask+0x8>
 800398e:	bf00      	nop
 8003990:	20003c70 	.word	0x20003c70
 8003994:	e000ed04 	.word	0xe000ed04

08003998 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800399e:	2300      	movs	r3, #0
 80039a0:	607b      	str	r3, [r7, #4]
 80039a2:	e00c      	b.n	80039be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4a12      	ldr	r2, [pc, #72]	; (80039f8 <prvInitialiseTaskLists+0x60>)
 80039b0:	4413      	add	r3, r2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7fe ffe9 	bl	800298a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3301      	adds	r3, #1
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b06      	cmp	r3, #6
 80039c2:	d9ef      	bls.n	80039a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80039c4:	480d      	ldr	r0, [pc, #52]	; (80039fc <prvInitialiseTaskLists+0x64>)
 80039c6:	f7fe ffe0 	bl	800298a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80039ca:	480d      	ldr	r0, [pc, #52]	; (8003a00 <prvInitialiseTaskLists+0x68>)
 80039cc:	f7fe ffdd 	bl	800298a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80039d0:	480c      	ldr	r0, [pc, #48]	; (8003a04 <prvInitialiseTaskLists+0x6c>)
 80039d2:	f7fe ffda 	bl	800298a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80039d6:	480c      	ldr	r0, [pc, #48]	; (8003a08 <prvInitialiseTaskLists+0x70>)
 80039d8:	f7fe ffd7 	bl	800298a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80039dc:	480b      	ldr	r0, [pc, #44]	; (8003a0c <prvInitialiseTaskLists+0x74>)
 80039de:	f7fe ffd4 	bl	800298a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80039e2:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <prvInitialiseTaskLists+0x78>)
 80039e4:	4a05      	ldr	r2, [pc, #20]	; (80039fc <prvInitialiseTaskLists+0x64>)
 80039e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80039e8:	4b0a      	ldr	r3, [pc, #40]	; (8003a14 <prvInitialiseTaskLists+0x7c>)
 80039ea:	4a05      	ldr	r2, [pc, #20]	; (8003a00 <prvInitialiseTaskLists+0x68>)
 80039ec:	601a      	str	r2, [r3, #0]
}
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20003c70 	.word	0x20003c70
 80039fc:	20003cfc 	.word	0x20003cfc
 8003a00:	20003d10 	.word	0x20003d10
 8003a04:	20003d2c 	.word	0x20003d2c
 8003a08:	20003d40 	.word	0x20003d40
 8003a0c:	20003d58 	.word	0x20003d58
 8003a10:	20003d24 	.word	0x20003d24
 8003a14:	20003d28 	.word	0x20003d28

08003a18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a1e:	e019      	b.n	8003a54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003a20:	f7ff f98c 	bl	8002d3c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003a24:	4b0f      	ldr	r3, [pc, #60]	; (8003a64 <prvCheckTasksWaitingTermination+0x4c>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	3304      	adds	r3, #4
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff f834 	bl	8002a9e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003a36:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <prvCheckTasksWaitingTermination+0x50>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	4a0a      	ldr	r2, [pc, #40]	; (8003a68 <prvCheckTasksWaitingTermination+0x50>)
 8003a3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003a40:	4b0a      	ldr	r3, [pc, #40]	; (8003a6c <prvCheckTasksWaitingTermination+0x54>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	4a09      	ldr	r2, [pc, #36]	; (8003a6c <prvCheckTasksWaitingTermination+0x54>)
 8003a48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003a4a:	f7ff f9a5 	bl	8002d98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f80e 	bl	8003a70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <prvCheckTasksWaitingTermination+0x54>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1e1      	bne.n	8003a20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003a5c:	bf00      	nop
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	20003d40 	.word	0x20003d40
 8003a68:	20003d6c 	.word	0x20003d6c
 8003a6c:	20003d54 	.word	0x20003d54

08003a70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff fafb 	bl	8003078 <vPortFree>
			vPortFree( pxTCB );
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7ff faf8 	bl	8003078 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a88:	bf00      	nop
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a96:	4b0f      	ldr	r3, [pc, #60]	; (8003ad4 <prvResetNextTaskUnblockTime+0x44>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <prvResetNextTaskUnblockTime+0x14>
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <prvResetNextTaskUnblockTime+0x16>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d004      	beq.n	8003ab4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <prvResetNextTaskUnblockTime+0x48>)
 8003aac:	f04f 32ff 	mov.w	r2, #4294967295
 8003ab0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003ab2:	e008      	b.n	8003ac6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ab4:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <prvResetNextTaskUnblockTime+0x44>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	4a05      	ldr	r2, [pc, #20]	; (8003ad8 <prvResetNextTaskUnblockTime+0x48>)
 8003ac4:	6013      	str	r3, [r2, #0]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	20003d24 	.word	0x20003d24
 8003ad8:	20003d8c 	.word	0x20003d8c

08003adc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <xTaskGetSchedulerState+0x34>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d102      	bne.n	8003af0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003aea:	2301      	movs	r3, #1
 8003aec:	607b      	str	r3, [r7, #4]
 8003aee:	e008      	b.n	8003b02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003af0:	4b08      	ldr	r3, [pc, #32]	; (8003b14 <xTaskGetSchedulerState+0x38>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d102      	bne.n	8003afe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003af8:	2302      	movs	r3, #2
 8003afa:	607b      	str	r3, [r7, #4]
 8003afc:	e001      	b.n	8003b02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003afe:	2300      	movs	r3, #0
 8003b00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003b02:	687b      	ldr	r3, [r7, #4]
	}
 8003b04:	4618      	mov	r0, r3
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	20003d78 	.word	0x20003d78
 8003b14:	20003d94 	.word	0x20003d94

08003b18 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003b22:	4b29      	ldr	r3, [pc, #164]	; (8003bc8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b28:	4b28      	ldr	r3, [pc, #160]	; (8003bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7fe ffb5 	bl	8002a9e <uxListRemove>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10b      	bne.n	8003b52 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003b3a:	4b24      	ldr	r3, [pc, #144]	; (8003bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b40:	2201      	movs	r2, #1
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	43da      	mvns	r2, r3
 8003b48:	4b21      	ldr	r3, [pc, #132]	; (8003bd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	4a20      	ldr	r2, [pc, #128]	; (8003bd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003b50:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b58:	d10a      	bne.n	8003b70 <prvAddCurrentTaskToDelayedList+0x58>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d007      	beq.n	8003b70 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b60:	4b1a      	ldr	r3, [pc, #104]	; (8003bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	3304      	adds	r3, #4
 8003b66:	4619      	mov	r1, r3
 8003b68:	481a      	ldr	r0, [pc, #104]	; (8003bd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003b6a:	f7fe ff3b 	bl	80029e4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003b6e:	e026      	b.n	8003bbe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4413      	add	r3, r2
 8003b76:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003b78:	4b14      	ldr	r3, [pc, #80]	; (8003bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d209      	bcs.n	8003b9c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b88:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	; (8003bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	3304      	adds	r3, #4
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f7fe ff49 	bl	8002a2c <vListInsert>
}
 8003b9a:	e010      	b.n	8003bbe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <prvAddCurrentTaskToDelayedList+0xc4>)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	4b0a      	ldr	r3, [pc, #40]	; (8003bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4610      	mov	r0, r2
 8003baa:	f7fe ff3f 	bl	8002a2c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003bae:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68ba      	ldr	r2, [r7, #8]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d202      	bcs.n	8003bbe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003bb8:	4a09      	ldr	r2, [pc, #36]	; (8003be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	6013      	str	r3, [r2, #0]
}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20003d70 	.word	0x20003d70
 8003bcc:	20003c6c 	.word	0x20003c6c
 8003bd0:	20003d74 	.word	0x20003d74
 8003bd4:	20003d58 	.word	0x20003d58
 8003bd8:	20003d28 	.word	0x20003d28
 8003bdc:	20003d24 	.word	0x20003d24
 8003be0:	20003d8c 	.word	0x20003d8c

08003be4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	607b      	str	r3, [r7, #4]
 8003bee:	4a10      	ldr	r2, [pc, #64]	; (8003c30 <MX_DMA_Init+0x4c>)
 8003bf0:	4b0f      	ldr	r3, [pc, #60]	; (8003c30 <MX_DMA_Init+0x4c>)
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bfa:	4b0d      	ldr	r3, [pc, #52]	; (8003c30 <MX_DMA_Init+0x4c>)
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c02:	607b      	str	r3, [r7, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8003c06:	2200      	movs	r2, #0
 8003c08:	2105      	movs	r1, #5
 8003c0a:	203a      	movs	r0, #58	; 0x3a
 8003c0c:	f7fc fdb3 	bl	8000776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003c10:	203a      	movs	r0, #58	; 0x3a
 8003c12:	f7fc fdcc 	bl	80007ae <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8003c16:	2200      	movs	r2, #0
 8003c18:	2105      	movs	r1, #5
 8003c1a:	2046      	movs	r0, #70	; 0x46
 8003c1c:	f7fc fdab 	bl	8000776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003c20:	2046      	movs	r0, #70	; 0x46
 8003c22:	f7fc fdc4 	bl	80007ae <HAL_NVIC_EnableIRQ>

}
 8003c26:	bf00      	nop
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40023800 	.word	0x40023800

08003c34 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003c34:	b5b0      	push	{r4, r5, r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003c3a:	4b09      	ldr	r3, [pc, #36]	; (8003c60 <MX_FREERTOS_Init+0x2c>)
 8003c3c:	1d3c      	adds	r4, r7, #4
 8003c3e:	461d      	mov	r5, r3
 8003c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c44:	682b      	ldr	r3, [r5, #0]
 8003c46:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003c48:	1d3b      	adds	r3, r7, #4
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fe fe56 	bl	80028fe <osThreadCreate>
 8003c52:	4602      	mov	r2, r0
 8003c54:	4b03      	ldr	r3, [pc, #12]	; (8003c64 <MX_FREERTOS_Init+0x30>)
 8003c56:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8003c58:	bf00      	nop
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bdb0      	pop	{r4, r5, r7, pc}
 8003c60:	08004404 	.word	0x08004404
 8003c64:	20003d9c 	.word	0x20003d9c

08003c68 <StartDefaultTask>:
U8 test1[20] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19};
U8 test2[20] = {20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39};
extern DMA_HandleTypeDef hdma_usart1_tx;
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN StartDefaultTask */
	vUartBspInit ();
 8003c70:	f000 fa6c 	bl	800414c <vUartBspInit>
  /* Infinite loop */
  for(;;)
  {
//	  while(HAL_DMA_GetState(&hdma_usart1_tx) == HAL_DMA_STATE_BUSY)	osDelay(1);
	  				HAL_UART_Transmit_DMA (&huart1, test1, 20);
 8003c74:	2214      	movs	r2, #20
 8003c76:	4904      	ldr	r1, [pc, #16]	; (8003c88 <StartDefaultTask+0x20>)
 8003c78:	4804      	ldr	r0, [pc, #16]	; (8003c8c <StartDefaultTask+0x24>)
 8003c7a:	f7fd ffb1 	bl	8001be0 <HAL_UART_Transmit_DMA>
//	while(HAL_DMA_GetState(&hdma_usart1_tx) == HAL_DMA_STATE_BUSY)	osDelay(1);
//		  				HAL_UART_Transmit_DMA (&huart1, test1, 20);
//
//		while(HAL_DMA_GetState(&hdma_usart1_tx) == HAL_DMA_STATE_BUSY)	osDelay(1);
//		HAL_UART_Transmit_DMA (&huart1, test2, 20);
    osDelay(10);
 8003c7e:	200a      	movs	r0, #10
 8003c80:	f7fe fe64 	bl	800294c <osDelay>
	  				HAL_UART_Transmit_DMA (&huart1, test1, 20);
 8003c84:	e7f6      	b.n	8003c74 <StartDefaultTask+0xc>
 8003c86:	bf00      	nop
 8003c88:	2000000c 	.word	0x2000000c
 8003c8c:	20003ef4 	.word	0x20003ef4

08003c90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	607b      	str	r3, [r7, #4]
 8003c9a:	4a09      	ldr	r2, [pc, #36]	; (8003cc0 <MX_GPIO_Init+0x30>)
 8003c9c:	4b08      	ldr	r3, [pc, #32]	; (8003cc0 <MX_GPIO_Init+0x30>)
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca0:	f043 0301 	orr.w	r3, r3, #1
 8003ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ca6:	4b06      	ldr	r3, [pc, #24]	; (8003cc0 <MX_GPIO_Init+0x30>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	607b      	str	r3, [r7, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]

}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	40023800 	.word	0x40023800

08003cc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cc8:	f7fc fc0a 	bl	80004e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ccc:	f000 f80c 	bl	8003ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003cd0:	f7ff ffde 	bl	8003c90 <MX_GPIO_Init>
  MX_DMA_Init();
 8003cd4:	f7ff ff86 	bl	8003be4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003cd8:	f000 fa4e 	bl	8004178 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8003cdc:	f7ff ffaa 	bl	8003c34 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003ce0:	f7fe fe06 	bl	80028f0 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003ce4:	e7fe      	b.n	8003ce4 <main+0x20>
	...

08003ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b094      	sub	sp, #80	; 0x50
 8003cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cee:	f107 0320 	add.w	r3, r7, #32
 8003cf2:	2230      	movs	r2, #48	; 0x30
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 fb66 	bl	80043c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cfc:	f107 030c 	add.w	r3, r7, #12
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	605a      	str	r2, [r3, #4]
 8003d06:	609a      	str	r2, [r3, #8]
 8003d08:	60da      	str	r2, [r3, #12]
 8003d0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	4a22      	ldr	r2, [pc, #136]	; (8003d9c <SystemClock_Config+0xb4>)
 8003d12:	4b22      	ldr	r3, [pc, #136]	; (8003d9c <SystemClock_Config+0xb4>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d1a:	6413      	str	r3, [r2, #64]	; 0x40
 8003d1c:	4b1f      	ldr	r3, [pc, #124]	; (8003d9c <SystemClock_Config+0xb4>)
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d24:	60bb      	str	r3, [r7, #8]
 8003d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d28:	2300      	movs	r3, #0
 8003d2a:	607b      	str	r3, [r7, #4]
 8003d2c:	4a1c      	ldr	r2, [pc, #112]	; (8003da0 <SystemClock_Config+0xb8>)
 8003d2e:	4b1c      	ldr	r3, [pc, #112]	; (8003da0 <SystemClock_Config+0xb8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d36:	6013      	str	r3, [r2, #0]
 8003d38:	4b19      	ldr	r3, [pc, #100]	; (8003da0 <SystemClock_Config+0xb8>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d40:	607b      	str	r3, [r7, #4]
 8003d42:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d44:	2302      	movs	r3, #2
 8003d46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d4c:	2310      	movs	r3, #16
 8003d4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003d50:	2300      	movs	r3, #0
 8003d52:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d54:	f107 0320 	add.w	r3, r7, #32
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fd fae5 	bl	8001328 <HAL_RCC_OscConfig>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8003d64:	f000 f81e 	bl	8003da4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d68:	230f      	movs	r3, #15
 8003d6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d70:	2300      	movs	r3, #0
 8003d72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003d7c:	f107 030c 	add.w	r3, r7, #12
 8003d80:	2100      	movs	r1, #0
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fd fd12 	bl	80017ac <HAL_RCC_ClockConfig>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003d8e:	f000 f809 	bl	8003da4 <Error_Handler>
  }
}
 8003d92:	bf00      	nop
 8003d94:	3750      	adds	r7, #80	; 0x50
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	40007000 	.word	0x40007000

08003da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003da8:	bf00      	nop
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	607b      	str	r3, [r7, #4]
 8003dbe:	4a12      	ldr	r2, [pc, #72]	; (8003e08 <HAL_MspInit+0x54>)
 8003dc0:	4b11      	ldr	r3, [pc, #68]	; (8003e08 <HAL_MspInit+0x54>)
 8003dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003dca:	4b0f      	ldr	r3, [pc, #60]	; (8003e08 <HAL_MspInit+0x54>)
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dd2:	607b      	str	r3, [r7, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	603b      	str	r3, [r7, #0]
 8003dda:	4a0b      	ldr	r2, [pc, #44]	; (8003e08 <HAL_MspInit+0x54>)
 8003ddc:	4b0a      	ldr	r3, [pc, #40]	; (8003e08 <HAL_MspInit+0x54>)
 8003dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003de4:	6413      	str	r3, [r2, #64]	; 0x40
 8003de6:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <HAL_MspInit+0x54>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dee:	603b      	str	r3, [r7, #0]
 8003df0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003df2:	2200      	movs	r2, #0
 8003df4:	210f      	movs	r1, #15
 8003df6:	f06f 0001 	mvn.w	r0, #1
 8003dfa:	f7fc fcbc 	bl	8000776 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40023800 	.word	0x40023800

08003e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e10:	bf00      	nop
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e1e:	e7fe      	b.n	8003e1e <HardFault_Handler+0x4>

08003e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e24:	e7fe      	b.n	8003e24 <MemManage_Handler+0x4>

08003e26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e26:	b480      	push	{r7}
 8003e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e2a:	e7fe      	b.n	8003e2a <BusFault_Handler+0x4>

08003e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e30:	e7fe      	b.n	8003e30 <UsageFault_Handler+0x4>

08003e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e32:	b480      	push	{r7}
 8003e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e36:	bf00      	nop
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e44:	f7fc fb9e 	bl	8000584 <HAL_IncTick>
  osSystickHandler();
 8003e48:	f7fe fd94 	bl	8002974 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e4c:	bf00      	nop
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e54:	4807      	ldr	r0, [pc, #28]	; (8003e74 <USART1_IRQHandler+0x24>)
 8003e56:	f7fe f80b 	bl	8001e70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	if(__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE) != 0)
 8003e5a:	4b06      	ldr	r3, [pc, #24]	; (8003e74 <USART1_IRQHandler+0x24>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d102      	bne.n	8003e6e <USART1_IRQHandler+0x1e>
	{
		vUartRecvIDLE_CallBack (&huart1);
 8003e68:	4802      	ldr	r0, [pc, #8]	; (8003e74 <USART1_IRQHandler+0x24>)
 8003e6a:	f000 f923 	bl	80040b4 <vUartRecvIDLE_CallBack>
	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003e6e:	bf00      	nop
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20003ef4 	.word	0x20003ef4

08003e78 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003e7c:	4802      	ldr	r0, [pc, #8]	; (8003e88 <DMA2_Stream2_IRQHandler+0x10>)
 8003e7e:	f7fc fe51 	bl	8000b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003e82:	bf00      	nop
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20003e94 	.word	0x20003e94

08003e8c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003e90:	4802      	ldr	r0, [pc, #8]	; (8003e9c <DMA2_Stream7_IRQHandler+0x10>)
 8003e92:	f7fc fe47 	bl	8000b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003e96:	bf00      	nop
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	20003e34 	.word	0x20003e34

08003ea0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ea4:	4a16      	ldr	r2, [pc, #88]	; (8003f00 <SystemInit+0x60>)
 8003ea6:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <SystemInit+0x60>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003eb4:	4a13      	ldr	r2, [pc, #76]	; (8003f04 <SystemInit+0x64>)
 8003eb6:	4b13      	ldr	r3, [pc, #76]	; (8003f04 <SystemInit+0x64>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f043 0301 	orr.w	r3, r3, #1
 8003ebe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ec0:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <SystemInit+0x64>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003ec6:	4a0f      	ldr	r2, [pc, #60]	; (8003f04 <SystemInit+0x64>)
 8003ec8:	4b0e      	ldr	r3, [pc, #56]	; (8003f04 <SystemInit+0x64>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003ed6:	4b0b      	ldr	r3, [pc, #44]	; (8003f04 <SystemInit+0x64>)
 8003ed8:	4a0b      	ldr	r2, [pc, #44]	; (8003f08 <SystemInit+0x68>)
 8003eda:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003edc:	4a09      	ldr	r2, [pc, #36]	; (8003f04 <SystemInit+0x64>)
 8003ede:	4b09      	ldr	r3, [pc, #36]	; (8003f04 <SystemInit+0x64>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ee6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003ee8:	4b06      	ldr	r3, [pc, #24]	; (8003f04 <SystemInit+0x64>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003eee:	4b04      	ldr	r3, [pc, #16]	; (8003f00 <SystemInit+0x60>)
 8003ef0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ef4:	609a      	str	r2, [r3, #8]
#endif
}
 8003ef6:	bf00      	nop
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	e000ed00 	.word	0xe000ed00
 8003f04:	40023800 	.word	0x40023800
 8003f08:	24003010 	.word	0x24003010

08003f0c <ucFindOneFrame>:
  * @param[out]:
  * @return:
  * @others:
***************************************************************************/
U8 ucFindOneFrame (findFrame_T* pFindFrame, const U8* pData, U8 dataLen)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b087      	sub	sp, #28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	4613      	mov	r3, r2
 8003f18:	71fb      	strb	r3, [r7, #7]
	U8 srcLen = 0;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	75fb      	strb	r3, [r7, #23]

	if (pFindFrame->findFrameFlg == VALID)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	7a1b      	ldrb	r3, [r3, #8]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	f040 80a2 	bne.w	800406c <ucFindOneFrame+0x160>
	{
		return srcLen;
 8003f28:	7dfb      	ldrb	r3, [r7, #23]
 8003f2a:	e0a6      	b.n	800407a <ucFindOneFrame+0x16e>
	}

	while (dataLen--)
	{

		if (0 == pFindFrame->frameHeadFlg.bit.headId1Flg)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	799b      	ldrb	r3, [r3, #6]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d125      	bne.n	8003f86 <ucFindOneFrame+0x7a>
		{
			/**/
			if (pFindFrame->frameHead[FIRST_FRAME_HEAD_ID] == pData[srcLen++])
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	791a      	ldrb	r2, [r3, #4]
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
 8003f40:	1c59      	adds	r1, r3, #1
 8003f42:	75f9      	strb	r1, [r7, #23]
 8003f44:	4619      	mov	r1, r3
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	440b      	add	r3, r1
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d111      	bne.n	8003f74 <ucFindOneFrame+0x68>
			{
				pFindFrame->pRecvData[pFindFrame->recvdLen++] = pFindFrame->frameHead[FIRST_FRAME_HEAD_ID];
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	79db      	ldrb	r3, [r3, #7]
 8003f58:	1c59      	adds	r1, r3, #1
 8003f5a:	b2c8      	uxtb	r0, r1
 8003f5c:	68f9      	ldr	r1, [r7, #12]
 8003f5e:	71c8      	strb	r0, [r1, #7]
 8003f60:	4413      	add	r3, r2
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	7912      	ldrb	r2, [r2, #4]
 8003f66:	701a      	strb	r2, [r3, #0]
				pFindFrame->frameHeadFlg.bit.headId1Flg = 1;
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	7993      	ldrb	r3, [r2, #6]
 8003f6c:	f043 0301 	orr.w	r3, r3, #1
 8003f70:	7193      	strb	r3, [r2, #6]
 8003f72:	e078      	b.n	8004066 <ucFindOneFrame+0x15a>
			}
			else
			{
				pFindFrame->recvdLen = 0;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	71da      	strb	r2, [r3, #7]
				pFindFrame->frameHeadFlg.bit.headId1Flg = 0;
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	7993      	ldrb	r3, [r2, #6]
 8003f7e:	f36f 0300 	bfc	r3, #0, #1
 8003f82:	7193      	strb	r3, [r2, #6]
 8003f84:	e06f      	b.n	8004066 <ucFindOneFrame+0x15a>
			}

		}
		else if (0 == pFindFrame->frameHeadFlg.bit.headId2Flg)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	799b      	ldrb	r3, [r3, #6]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d12a      	bne.n	8003fea <ucFindOneFrame+0xde>
		{
			/**/
			if (pFindFrame->frameHead[SECOND_FRAME_HEAD_ID] == pData[srcLen++])
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	795a      	ldrb	r2, [r3, #5]
 8003f98:	7dfb      	ldrb	r3, [r7, #23]
 8003f9a:	1c59      	adds	r1, r3, #1
 8003f9c:	75f9      	strb	r1, [r7, #23]
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	440b      	add	r3, r1
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d111      	bne.n	8003fce <ucFindOneFrame+0xc2>
			{
				pFindFrame->pRecvData[pFindFrame->recvdLen++] = pFindFrame->frameHead[SECOND_FRAME_HEAD_ID];
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	79db      	ldrb	r3, [r3, #7]
 8003fb2:	1c59      	adds	r1, r3, #1
 8003fb4:	b2c8      	uxtb	r0, r1
 8003fb6:	68f9      	ldr	r1, [r7, #12]
 8003fb8:	71c8      	strb	r0, [r1, #7]
 8003fba:	4413      	add	r3, r2
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	7952      	ldrb	r2, [r2, #5]
 8003fc0:	701a      	strb	r2, [r3, #0]
				pFindFrame->frameHeadFlg.bit.headId2Flg = 1;
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	7993      	ldrb	r3, [r2, #6]
 8003fc6:	f043 0302 	orr.w	r3, r3, #2
 8003fca:	7193      	strb	r3, [r2, #6]
 8003fcc:	e04b      	b.n	8004066 <ucFindOneFrame+0x15a>
			}
			else
			{
				pFindFrame->recvdLen = 0;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	71da      	strb	r2, [r3, #7]
				pFindFrame->frameHeadFlg.bit.headId1Flg = 0;
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	7993      	ldrb	r3, [r2, #6]
 8003fd8:	f36f 0300 	bfc	r3, #0, #1
 8003fdc:	7193      	strb	r3, [r2, #6]
				pFindFrame->frameHeadFlg.bit.headId2Flg = 0;
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	7993      	ldrb	r3, [r2, #6]
 8003fe2:	f36f 0341 	bfc	r3, #1, #1
 8003fe6:	7193      	strb	r3, [r2, #6]
 8003fe8:	e03d      	b.n	8004066 <ucFindOneFrame+0x15a>
			}
		}
		else
		{
			/**/
			if (FRAME_LEN_ID == pFindFrame->recvdLen)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	79db      	ldrb	r3, [r3, #7]
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d117      	bne.n	8004022 <ucFindOneFrame+0x116>
			{
				pFindFrame->frameLen = pData[srcLen++] + 2 + 1;//+++
 8003ff2:	7dfb      	ldrb	r3, [r7, #23]
 8003ff4:	1c5a      	adds	r2, r3, #1
 8003ff6:	75fa      	strb	r2, [r7, #23]
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	3303      	adds	r3, #3
 8004002:	b2da      	uxtb	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	725a      	strb	r2, [r3, #9]
				pFindFrame->pRecvData[pFindFrame->recvdLen++] = pFindFrame->frameLen;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	79db      	ldrb	r3, [r3, #7]
 8004010:	1c59      	adds	r1, r3, #1
 8004012:	b2c8      	uxtb	r0, r1
 8004014:	68f9      	ldr	r1, [r7, #12]
 8004016:	71c8      	strb	r0, [r1, #7]
 8004018:	4413      	add	r3, r2
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	7a52      	ldrb	r2, [r2, #9]
 800401e:	701a      	strb	r2, [r3, #0]
 8004020:	e021      	b.n	8004066 <ucFindOneFrame+0x15a>
			}
			else
			{
				pFindFrame->pRecvData[pFindFrame->recvdLen++] = pData[srcLen++];
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	79db      	ldrb	r3, [r3, #7]
 800402a:	1c59      	adds	r1, r3, #1
 800402c:	b2c8      	uxtb	r0, r1
 800402e:	68f9      	ldr	r1, [r7, #12]
 8004030:	71c8      	strb	r0, [r1, #7]
 8004032:	441a      	add	r2, r3
 8004034:	7dfb      	ldrb	r3, [r7, #23]
 8004036:	1c59      	adds	r1, r3, #1
 8004038:	75f9      	strb	r1, [r7, #23]
 800403a:	4619      	mov	r1, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	440b      	add	r3, r1
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	7013      	strb	r3, [r2, #0]

				if (pFindFrame->recvdLen > pFindFrame->frameLen)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	79da      	ldrb	r2, [r3, #7]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	7a5b      	ldrb	r3, [r3, #9]
 800404c:	429a      	cmp	r2, r3
 800404e:	d90a      	bls.n	8004066 <ucFindOneFrame+0x15a>
				{
					pFindFrame->recvdLen = 0;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	71da      	strb	r2, [r3, #7]
					pFindFrame->frameHeadFlg.byte = 0;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	719a      	strb	r2, [r3, #6]
					pFindFrame->findFrameFlg = VALID;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2201      	movs	r2, #1
 8004060:	721a      	strb	r2, [r3, #8]

					return srcLen;
 8004062:	7dfb      	ldrb	r3, [r7, #23]
 8004064:	e009      	b.n	800407a <ucFindOneFrame+0x16e>
				}
			}
		}

		pFindFrame->findFrameFlg = INVALID;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	721a      	strb	r2, [r3, #8]
	while (dataLen--)
 800406c:	79fb      	ldrb	r3, [r7, #7]
 800406e:	1e5a      	subs	r2, r3, #1
 8004070:	71fa      	strb	r2, [r7, #7]
 8004072:	2b00      	cmp	r3, #0
 8004074:	f47f af5a 	bne.w	8003f2c <ucFindOneFrame+0x20>
	}

	return srcLen;
 8004078:	7dfb      	ldrb	r3, [r7, #23]
}
 800407a:	4618      	mov	r0, r3
 800407c:	371c      	adds	r7, #28
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
	...

08004088 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a05      	ldr	r2, [pc, #20]	; (80040ac <HAL_UART_RxCpltCallback+0x24>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d104      	bne.n	80040a4 <HAL_UART_RxCpltCallback+0x1c>
	HAL_UART_Receive_DMA(huart,uart1RecvBuffG,UART1_RECVBUFF_MAXLEN_M);
 800409a:	2280      	movs	r2, #128	; 0x80
 800409c:	4904      	ldr	r1, [pc, #16]	; (80040b0 <HAL_UART_RxCpltCallback+0x28>)
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fd fe0a 	bl	8001cb8 <HAL_UART_Receive_DMA>

}
 80040a4:	bf00      	nop
 80040a6:	3708      	adds	r7, #8
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	40011000 	.word	0x40011000
 80040b0:	20003db4 	.word	0x20003db4

080040b4 <vUartRecvIDLE_CallBack>:

U8 uart1RecvLen;

void vUartRecvIDLE_CallBack(UART_HandleTypeDef *huart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]

    U32 temp=0;
 80040bc:	2300      	movs	r3, #0
 80040be:	60fb      	str	r3, [r7, #12]

    if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0310 	and.w	r3, r3, #16
 80040ca:	2b10      	cmp	r3, #16
 80040cc:	d130      	bne.n	8004130 <vUartRecvIDLE_CallBack+0x7c>
    {

		__HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ce:	2300      	movs	r3, #0
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]



        if(huart->Instance == USART1)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a13      	ldr	r2, [pc, #76]	; (8004138 <vUartRecvIDLE_CallBack+0x84>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d120      	bne.n	8004130 <vUartRecvIDLE_CallBack+0x7c>
        {
			temp = huart->Instance->SR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60fb      	str	r3, [r7, #12]
			temp = huart->Instance->DR;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	60fb      	str	r3, [r7, #12]
			HAL_UART_DMAStop(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f7fd fe5a 	bl	8001db8 <HAL_UART_DMAStop>

//            if(rightJoyStickRecvHandle.recvFlag == INVALID)
            {
				uart1RecvLen =  UART1_RECVBUFF_MAXLEN_M - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8004104:	4b0d      	ldr	r3, [pc, #52]	; (800413c <vUartRecvIDLE_CallBack+0x88>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	b2da      	uxtb	r2, r3
 800410c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8004110:	1a9b      	subs	r3, r3, r2
 8004112:	b2da      	uxtb	r2, r3
 8004114:	4b0a      	ldr	r3, [pc, #40]	; (8004140 <vUartRecvIDLE_CallBack+0x8c>)
 8004116:	701a      	strb	r2, [r3, #0]
				{
	                memcpy(rightJoyStickRecvHandle.recvDataP,uart1RecvBuffG,RIGHT_JOYSTICK_RECV_DATA_LEN);
	                rightJoyStickRecvHandle.recvFlag = VALID;
				}*/

				ucFindOneFrame (&findFrame, uart1RecvBuffG, uart1RecvLen);
 8004118:	4b09      	ldr	r3, [pc, #36]	; (8004140 <vUartRecvIDLE_CallBack+0x8c>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	461a      	mov	r2, r3
 800411e:	4909      	ldr	r1, [pc, #36]	; (8004144 <vUartRecvIDLE_CallBack+0x90>)
 8004120:	4809      	ldr	r0, [pc, #36]	; (8004148 <vUartRecvIDLE_CallBack+0x94>)
 8004122:	f7ff fef3 	bl	8003f0c <ucFindOneFrame>
            }


//            memset(uart1RecvBuffG,0x00,UART1_RECVBUFF_MAXLEN_M);

			HAL_UART_Receive_DMA(huart,uart1RecvBuffG,UART1_RECVBUFF_MAXLEN_M);
 8004126:	2280      	movs	r2, #128	; 0x80
 8004128:	4906      	ldr	r1, [pc, #24]	; (8004144 <vUartRecvIDLE_CallBack+0x90>)
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fd fdc4 	bl	8001cb8 <HAL_UART_Receive_DMA>
        }


    }
}
 8004130:	bf00      	nop
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40011000 	.word	0x40011000
 800413c:	20003e94 	.word	0x20003e94
 8004140:	20003db0 	.word	0x20003db0
 8004144:	20003db4 	.word	0x20003db4
 8004148:	20000024 	.word	0x20000024

0800414c <vUartBspInit>:

void vUartBspInit (void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart1,UART_IT_IDLE);
 8004150:	4b07      	ldr	r3, [pc, #28]	; (8004170 <vUartBspInit+0x24>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a06      	ldr	r2, [pc, #24]	; (8004170 <vUartBspInit+0x24>)
 8004156:	6812      	ldr	r2, [r2, #0]
 8004158:	68d2      	ldr	r2, [r2, #12]
 800415a:	f042 0210 	orr.w	r2, r2, #16
 800415e:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart1,uart1RecvBuffG,UART1_RECVBUFF_MAXLEN_M);
 8004160:	2280      	movs	r2, #128	; 0x80
 8004162:	4904      	ldr	r1, [pc, #16]	; (8004174 <vUartBspInit+0x28>)
 8004164:	4802      	ldr	r0, [pc, #8]	; (8004170 <vUartBspInit+0x24>)
 8004166:	f7fd fda7 	bl	8001cb8 <HAL_UART_Receive_DMA>
}
 800416a:	bf00      	nop
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20003ef4 	.word	0x20003ef4
 8004174:	20003db4 	.word	0x20003db4

08004178 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800417c:	4b11      	ldr	r3, [pc, #68]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 800417e:	4a12      	ldr	r2, [pc, #72]	; (80041c8 <MX_USART1_UART_Init+0x50>)
 8004180:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004182:	4b10      	ldr	r3, [pc, #64]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 8004184:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004188:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800418a:	4b0e      	ldr	r3, [pc, #56]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 800418c:	2200      	movs	r2, #0
 800418e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004190:	4b0c      	ldr	r3, [pc, #48]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 8004192:	2200      	movs	r2, #0
 8004194:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004196:	4b0b      	ldr	r3, [pc, #44]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 8004198:	2200      	movs	r2, #0
 800419a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800419c:	4b09      	ldr	r3, [pc, #36]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 800419e:	220c      	movs	r2, #12
 80041a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041a2:	4b08      	ldr	r3, [pc, #32]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041a8:	4b06      	ldr	r3, [pc, #24]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80041ae:	4805      	ldr	r0, [pc, #20]	; (80041c4 <MX_USART1_UART_Init+0x4c>)
 80041b0:	f7fd fcc8 	bl	8001b44 <HAL_UART_Init>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80041ba:	f7ff fdf3 	bl	8003da4 <Error_Handler>
  }

}
 80041be:	bf00      	nop
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	20003ef4 	.word	0x20003ef4
 80041c8:	40011000 	.word	0x40011000

080041cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b08a      	sub	sp, #40	; 0x28
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d4:	f107 0314 	add.w	r3, r7, #20
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	605a      	str	r2, [r3, #4]
 80041de:	609a      	str	r2, [r3, #8]
 80041e0:	60da      	str	r2, [r3, #12]
 80041e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a49      	ldr	r2, [pc, #292]	; (8004310 <HAL_UART_MspInit+0x144>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	f040 808c 	bne.w	8004308 <HAL_UART_MspInit+0x13c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80041f0:	2300      	movs	r3, #0
 80041f2:	613b      	str	r3, [r7, #16]
 80041f4:	4a47      	ldr	r2, [pc, #284]	; (8004314 <HAL_UART_MspInit+0x148>)
 80041f6:	4b47      	ldr	r3, [pc, #284]	; (8004314 <HAL_UART_MspInit+0x148>)
 80041f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041fa:	f043 0310 	orr.w	r3, r3, #16
 80041fe:	6453      	str	r3, [r2, #68]	; 0x44
 8004200:	4b44      	ldr	r3, [pc, #272]	; (8004314 <HAL_UART_MspInit+0x148>)
 8004202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800420c:	2300      	movs	r3, #0
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	4a40      	ldr	r2, [pc, #256]	; (8004314 <HAL_UART_MspInit+0x148>)
 8004212:	4b40      	ldr	r3, [pc, #256]	; (8004314 <HAL_UART_MspInit+0x148>)
 8004214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6313      	str	r3, [r2, #48]	; 0x30
 800421c:	4b3d      	ldr	r3, [pc, #244]	; (8004314 <HAL_UART_MspInit+0x148>)
 800421e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004228:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800422c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800422e:	2302      	movs	r3, #2
 8004230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004232:	2301      	movs	r3, #1
 8004234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004236:	2303      	movs	r3, #3
 8004238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800423a:	2307      	movs	r3, #7
 800423c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800423e:	f107 0314 	add.w	r3, r7, #20
 8004242:	4619      	mov	r1, r3
 8004244:	4834      	ldr	r0, [pc, #208]	; (8004318 <HAL_UART_MspInit+0x14c>)
 8004246:	f7fc fed5 	bl	8000ff4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800424a:	4b34      	ldr	r3, [pc, #208]	; (800431c <HAL_UART_MspInit+0x150>)
 800424c:	4a34      	ldr	r2, [pc, #208]	; (8004320 <HAL_UART_MspInit+0x154>)
 800424e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004250:	4b32      	ldr	r3, [pc, #200]	; (800431c <HAL_UART_MspInit+0x150>)
 8004252:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004256:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004258:	4b30      	ldr	r3, [pc, #192]	; (800431c <HAL_UART_MspInit+0x150>)
 800425a:	2200      	movs	r2, #0
 800425c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800425e:	4b2f      	ldr	r3, [pc, #188]	; (800431c <HAL_UART_MspInit+0x150>)
 8004260:	2200      	movs	r2, #0
 8004262:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004264:	4b2d      	ldr	r3, [pc, #180]	; (800431c <HAL_UART_MspInit+0x150>)
 8004266:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800426a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800426c:	4b2b      	ldr	r3, [pc, #172]	; (800431c <HAL_UART_MspInit+0x150>)
 800426e:	2200      	movs	r2, #0
 8004270:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004272:	4b2a      	ldr	r3, [pc, #168]	; (800431c <HAL_UART_MspInit+0x150>)
 8004274:	2200      	movs	r2, #0
 8004276:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004278:	4b28      	ldr	r3, [pc, #160]	; (800431c <HAL_UART_MspInit+0x150>)
 800427a:	2200      	movs	r2, #0
 800427c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800427e:	4b27      	ldr	r3, [pc, #156]	; (800431c <HAL_UART_MspInit+0x150>)
 8004280:	2200      	movs	r2, #0
 8004282:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004284:	4b25      	ldr	r3, [pc, #148]	; (800431c <HAL_UART_MspInit+0x150>)
 8004286:	2200      	movs	r2, #0
 8004288:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800428a:	4824      	ldr	r0, [pc, #144]	; (800431c <HAL_UART_MspInit+0x150>)
 800428c:	f7fc faaa 	bl	80007e4 <HAL_DMA_Init>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8004296:	f7ff fd85 	bl	8003da4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a1f      	ldr	r2, [pc, #124]	; (800431c <HAL_UART_MspInit+0x150>)
 800429e:	635a      	str	r2, [r3, #52]	; 0x34
 80042a0:	4a1e      	ldr	r2, [pc, #120]	; (800431c <HAL_UART_MspInit+0x150>)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80042a6:	4b1f      	ldr	r3, [pc, #124]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042a8:	4a1f      	ldr	r2, [pc, #124]	; (8004328 <HAL_UART_MspInit+0x15c>)
 80042aa:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80042ac:	4b1d      	ldr	r3, [pc, #116]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80042b2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80042b4:	4b1b      	ldr	r3, [pc, #108]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042b6:	2240      	movs	r2, #64	; 0x40
 80042b8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042ba:	4b1a      	ldr	r3, [pc, #104]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042bc:	2200      	movs	r2, #0
 80042be:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80042c0:	4b18      	ldr	r3, [pc, #96]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042c6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80042c8:	4b16      	ldr	r3, [pc, #88]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80042ce:	4b15      	ldr	r3, [pc, #84]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80042d4:	4b13      	ldr	r3, [pc, #76]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80042da:	4b12      	ldr	r3, [pc, #72]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042dc:	2200      	movs	r2, #0
 80042de:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042e0:	4b10      	ldr	r3, [pc, #64]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80042e6:	480f      	ldr	r0, [pc, #60]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042e8:	f7fc fa7c 	bl	80007e4 <HAL_DMA_Init>
    {
//      Error_Handler();
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a0d      	ldr	r2, [pc, #52]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042f0:	631a      	str	r2, [r3, #48]	; 0x30
 80042f2:	4a0c      	ldr	r2, [pc, #48]	; (8004324 <HAL_UART_MspInit+0x158>)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80042f8:	2200      	movs	r2, #0
 80042fa:	2105      	movs	r1, #5
 80042fc:	2025      	movs	r0, #37	; 0x25
 80042fe:	f7fc fa3a 	bl	8000776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004302:	2025      	movs	r0, #37	; 0x25
 8004304:	f7fc fa53 	bl	80007ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004308:	bf00      	nop
 800430a:	3728      	adds	r7, #40	; 0x28
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40011000 	.word	0x40011000
 8004314:	40023800 	.word	0x40023800
 8004318:	40020000 	.word	0x40020000
 800431c:	20003e94 	.word	0x20003e94
 8004320:	40026440 	.word	0x40026440
 8004324:	20003e34 	.word	0x20003e34
 8004328:	400264b8 	.word	0x400264b8

0800432c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800432c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004364 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004330:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004332:	e003      	b.n	800433c <LoopCopyDataInit>

08004334 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004336:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004338:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800433a:	3104      	adds	r1, #4

0800433c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800433c:	480b      	ldr	r0, [pc, #44]	; (800436c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800433e:	4b0c      	ldr	r3, [pc, #48]	; (8004370 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004340:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004342:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004344:	d3f6      	bcc.n	8004334 <CopyDataInit>
  ldr  r2, =_sbss
 8004346:	4a0b      	ldr	r2, [pc, #44]	; (8004374 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004348:	e002      	b.n	8004350 <LoopFillZerobss>

0800434a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800434a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800434c:	f842 3b04 	str.w	r3, [r2], #4

08004350 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004350:	4b09      	ldr	r3, [pc, #36]	; (8004378 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004352:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004354:	d3f9      	bcc.n	800434a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004356:	f7ff fda3 	bl	8003ea0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800435a:	f000 f811 	bl	8004380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800435e:	f7ff fcb1 	bl	8003cc4 <main>
  bx  lr    
 8004362:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004364:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004368:	08004448 	.word	0x08004448
  ldr  r0, =_sdata
 800436c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004370:	20000030 	.word	0x20000030
  ldr  r2, =_sbss
 8004374:	20000030 	.word	0x20000030
  ldr  r3, = _ebss
 8004378:	20003f34 	.word	0x20003f34

0800437c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800437c:	e7fe      	b.n	800437c <ADC_IRQHandler>
	...

08004380 <__libc_init_array>:
 8004380:	b570      	push	{r4, r5, r6, lr}
 8004382:	4e0d      	ldr	r6, [pc, #52]	; (80043b8 <__libc_init_array+0x38>)
 8004384:	4c0d      	ldr	r4, [pc, #52]	; (80043bc <__libc_init_array+0x3c>)
 8004386:	1ba4      	subs	r4, r4, r6
 8004388:	10a4      	asrs	r4, r4, #2
 800438a:	2500      	movs	r5, #0
 800438c:	42a5      	cmp	r5, r4
 800438e:	d109      	bne.n	80043a4 <__libc_init_array+0x24>
 8004390:	4e0b      	ldr	r6, [pc, #44]	; (80043c0 <__libc_init_array+0x40>)
 8004392:	4c0c      	ldr	r4, [pc, #48]	; (80043c4 <__libc_init_array+0x44>)
 8004394:	f000 f820 	bl	80043d8 <_init>
 8004398:	1ba4      	subs	r4, r4, r6
 800439a:	10a4      	asrs	r4, r4, #2
 800439c:	2500      	movs	r5, #0
 800439e:	42a5      	cmp	r5, r4
 80043a0:	d105      	bne.n	80043ae <__libc_init_array+0x2e>
 80043a2:	bd70      	pop	{r4, r5, r6, pc}
 80043a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043a8:	4798      	blx	r3
 80043aa:	3501      	adds	r5, #1
 80043ac:	e7ee      	b.n	800438c <__libc_init_array+0xc>
 80043ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043b2:	4798      	blx	r3
 80043b4:	3501      	adds	r5, #1
 80043b6:	e7f2      	b.n	800439e <__libc_init_array+0x1e>
 80043b8:	08004440 	.word	0x08004440
 80043bc:	08004440 	.word	0x08004440
 80043c0:	08004440 	.word	0x08004440
 80043c4:	08004444 	.word	0x08004444

080043c8 <memset>:
 80043c8:	4402      	add	r2, r0
 80043ca:	4603      	mov	r3, r0
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d100      	bne.n	80043d2 <memset+0xa>
 80043d0:	4770      	bx	lr
 80043d2:	f803 1b01 	strb.w	r1, [r3], #1
 80043d6:	e7f9      	b.n	80043cc <memset+0x4>

080043d8 <_init>:
 80043d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043da:	bf00      	nop
 80043dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043de:	bc08      	pop	{r3}
 80043e0:	469e      	mov	lr, r3
 80043e2:	4770      	bx	lr

080043e4 <_fini>:
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	bf00      	nop
 80043e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ea:	bc08      	pop	{r3}
 80043ec:	469e      	mov	lr, r3
 80043ee:	4770      	bx	lr
