# RISC_processor
A simple RISC microprocessor developed in Verilog Hardware Description Language, simulated on Xilinx ISE and tested on Spartan3 FPGA. 

Contributors for this project:
[Sashank Bajaru](https://github.com/sashankbajaru) & [Nikhil Thatha](https://github.com/tnnikhil).
