// Seed: 2080349370
module module_0 (
    input uwire id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4
    , id_15,
    output wire id_5,
    input uwire id_6,
    input tri id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wor id_10,
    output tri1 id_11,
    input supply0 id_12,
    output tri1 id_13
);
  wire id_16;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output uwire id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
