

================================================================
== Vitis HLS Report for 'vscale_core_polyphase_Pipeline_loop_width_for_procpix'
================================================================
* Date:           Mon Aug 29 12:25:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.948 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       14|     1938|  78.750 ns|  10.901 us|   14|  1938|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width_for_procpix  |       12|     1936|        18|          1|          1|  0 ~ 1920|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   18|       -|      -|    -|
|Expression       |        -|    -|       0|    243|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    387|    -|
|Register         |        -|    -|    2737|    576|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    2737|   1206|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_8ns_12ns_24_4_1_U77  |mac_muladd_16s_8ns_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8ns_12ns_24_4_1_U78  |mac_muladd_16s_8ns_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8ns_12ns_24_4_1_U79  |mac_muladd_16s_8ns_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8ns_24s_25_4_1_U80   |mac_muladd_16s_8ns_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_24s_25_4_1_U81   |mac_muladd_16s_8ns_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_24s_25_4_1_U82   |mac_muladd_16s_8ns_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_25s_26_4_1_U83   |mac_muladd_16s_8ns_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_25s_26_4_1_U84   |mac_muladd_16s_8ns_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_25s_26_4_1_U85   |mac_muladd_16s_8ns_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_26_4_1_U86   |mac_muladd_16s_8ns_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_26_4_1_U87   |mac_muladd_16s_8ns_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_26_4_1_U88   |mac_muladd_16s_8ns_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_27_4_1_U89   |mac_muladd_16s_8ns_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_27_4_1_U90   |mac_muladd_16s_8ns_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_27_4_1_U91   |mac_muladd_16s_8ns_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U92   |mac_muladd_16s_8ns_27s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U93   |mac_muladd_16s_8ns_27s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U94   |mac_muladd_16s_8ns_27s_27_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_578_p2                       |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0                        |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_725                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_733                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_94                     |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_store_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln252_fu_572_p2                |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln352_1_fu_992_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln352_2_fu_1014_p2             |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln352_fu_970_p2                |      icmp|   0|  0|  10|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln260_1_fu_1076_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln260_2_fu_1110_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln260_fu_1042_p2                 |        or|   0|  0|   2|           1|           1|
    |PixArrayVal_val_V_16_fu_811_p3      |    select|   0|  0|   8|           1|           8|
    |PixArrayVal_val_V_17_fu_805_p3      |    select|   0|  0|   8|           1|           8|
    |PixArrayVal_val_V_fu_817_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln260_1_fu_1080_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln260_2_fu_1114_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln260_3_fu_1034_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln260_4_fu_1068_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln260_5_fu_1102_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln260_fu_1046_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln302_1_fu_784_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln302_2_fu_791_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln302_3_fu_798_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln302_fu_777_p3              |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_1_fu_1063_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_2_fu_1097_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_fu_1029_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 243|          76|         189|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |OutYUV_blk_n                                       |   9|          2|    1|          2|
    |PixArrayVal_val_V_30_reg_350                       |   9|          2|    8|         16|
    |PixArrayVal_val_V_31_reg_360                       |   9|          2|    8|         16|
    |PixArrayVal_val_V_32_reg_370                       |   9|          2|    8|         16|
    |SrcYUV_blk_n                                       |   9|          2|    1|          2|
    |ap_done_int                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13                           |   9|          2|    1|          2|
    |ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4      |   9|          2|    8|         16|
    |ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4      |   9|          2|    8|         16|
    |ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4      |   9|          2|    8|         16|
    |ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4         |  14|          3|    8|         24|
    |ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4         |  14|          3|    8|         24|
    |ap_phi_mux_PixArray_val_V_phi_fu_401_p4            |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429     |  14|          3|    8|         24|
    |ap_sig_allocacmp_x_1                               |   9|          2|   11|         22|
    |x_fu_122                                           |   9|          2|   11|         22|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 387|         84|  242|        628|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |LineBuf_val_V_1_addr_reg_1327                      |  11|   0|   11|          0|
    |LineBuf_val_V_2_addr_reg_1333                      |  11|   0|   11|          0|
    |LineBuf_val_V_3_addr_reg_1339                      |  11|   0|   11|          0|
    |LineBuf_val_V_4_addr_reg_1345                      |  11|   0|   11|          0|
    |LineBuf_val_V_5_addr_reg_1351                      |  11|   0|   11|          0|
    |LineBuf_val_V_addr_reg_1321                        |  11|   0|   11|          0|
    |LineBuf_val_V_addr_reg_1321_pp0_iter1_reg          |  11|   0|   11|          0|
    |PixArrayVal_val_V_16_reg_1518                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_17_reg_1513                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_18_reg_1357                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg        |   8|   0|    8|          0|
    |PixArrayVal_val_V_19_reg_1365                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg        |   8|   0|    8|          0|
    |PixArrayVal_val_V_20_reg_1373                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg        |   8|   0|    8|          0|
    |PixArrayVal_val_V_21_reg_1406                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_22_reg_1412                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_23_reg_1418                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_24_reg_1424                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_25_reg_1430                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_26_reg_1436                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_27_reg_1442                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_28_reg_1448                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_29_reg_1454                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_30_reg_350                       |   8|   0|    8|          0|
    |PixArrayVal_val_V_31_reg_360                       |   8|   0|    8|          0|
    |PixArrayVal_val_V_32_reg_370                       |   8|   0|    8|          0|
    |PixArrayVal_val_V_reg_1523                         |   8|   0|    8|          0|
    |PixArray_val_V_13_reg_1460                         |   8|   0|    8|          0|
    |PixArray_val_V_14_reg_1466                         |   8|   0|    8|          0|
    |PixArray_val_V_15_reg_1472                         |   8|   0|    8|          0|
    |PixArray_val_V_16_reg_1478                         |   8|   0|    8|          0|
    |PixArray_val_V_17_reg_1483                         |   8|   0|    8|          0|
    |PixArray_val_V_18_reg_1488                         |   8|   0|    8|          0|
    |PixArray_val_V_27_reg_540                          |   8|   0|    8|          0|
    |PixArray_val_V_28_reg_530                          |   8|   0|    8|          0|
    |PixArray_val_V_30_reg_510                          |   8|   0|    8|          0|
    |PixArray_val_V_31_reg_500                          |   8|   0|    8|          0|
    |PixArray_val_V_33_reg_480                          |   8|   0|    8|          0|
    |PixArray_val_V_34_reg_470                          |   8|   0|    8|          0|
    |PixArray_val_V_36_reg_450                          |   8|   0|    8|          0|
    |PixArray_val_V_37_reg_440                          |   8|   0|    8|          0|
    |PixArray_val_V_39_reg_418                          |   8|   0|    8|          0|
    |PixArray_val_V_40_reg_407                          |   8|   0|    8|          0|
    |PixArray_val_V_42_reg_550                          |   8|   0|    8|          0|
    |PixArray_val_V_43_reg_520                          |   8|   0|    8|          0|
    |PixArray_val_V_44_reg_490                          |   8|   0|    8|          0|
    |PixArray_val_V_45_reg_460                          |   8|   0|    8|          0|
    |PixArray_val_V_46_reg_429                          |   8|   0|    8|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_PixArrayVal_val_V_30_reg_350  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArrayVal_val_V_31_reg_360  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArrayVal_val_V_32_reg_370  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |icmp_ln252_reg_1317                                |   1|   0|    1|          0|
    |icmp_ln352_1_reg_1832                              |   1|   0|    1|          0|
    |icmp_ln352_2_reg_1848                              |   1|   0|    1|          0|
    |icmp_ln352_reg_1816                                |   1|   0|    1|          0|
    |idxprom11_i_cast_reg_1307                          |   6|   0|   64|         58|
    |p_Result_2_reg_1381                                |  24|   0|   24|          0|
    |select_ln302_1_reg_1498                            |  24|   0|   24|          0|
    |select_ln302_2_reg_1503                            |  24|   0|   24|          0|
    |select_ln302_3_reg_1508                            |  24|   0|   24|          0|
    |select_ln302_reg_1493                              |  24|   0|   24|          0|
    |sum_11_reg_1821                                    |  27|   0|   27|          0|
    |sum_17_reg_1837                                    |  27|   0|   27|          0|
    |sum_18_reg_1582                                    |  24|   0|   24|          0|
    |sum_19_reg_1639                                    |  25|   0|   25|          0|
    |sum_20_reg_1696                                    |  26|   0|   26|          0|
    |sum_21_reg_1738                                    |  26|   0|   26|          0|
    |sum_22_reg_1790                                    |  27|   0|   27|          0|
    |sum_23_reg_1587                                    |  24|   0|   24|          0|
    |sum_24_reg_1644                                    |  25|   0|   25|          0|
    |sum_25_reg_1701                                    |  26|   0|   26|          0|
    |sum_26_reg_1743                                    |  26|   0|   26|          0|
    |sum_27_reg_1795                                    |  27|   0|   27|          0|
    |sum_28_reg_1592                                    |  24|   0|   24|          0|
    |sum_29_reg_1649                                    |  25|   0|   25|          0|
    |sum_30_reg_1706                                    |  26|   0|   26|          0|
    |sum_31_reg_1748                                    |  26|   0|   26|          0|
    |sum_32_reg_1800                                    |  27|   0|   27|          0|
    |sum_reg_1805                                       |  27|   0|   27|          0|
    |tmp_2_reg_1826                                     |   1|   0|    1|          0|
    |tmp_4_reg_1842                                     |   1|   0|    1|          0|
    |tmp_reg_1810                                       |   1|   0|    1|          0|
    |x_fu_122                                           |  11|   0|   11|          0|
    |LineBuf_val_V_1_addr_reg_1327                      |  64|  32|   11|          0|
    |LineBuf_val_V_2_addr_reg_1333                      |  64|  32|   11|          0|
    |LineBuf_val_V_3_addr_reg_1339                      |  64|  32|   11|          0|
    |LineBuf_val_V_4_addr_reg_1345                      |  64|  32|   11|          0|
    |LineBuf_val_V_5_addr_reg_1351                      |  64|  32|   11|          0|
    |PixArray_val_V_30_reg_510                          |  64|  32|    8|          0|
    |PixArray_val_V_31_reg_500                          |  64|  32|    8|          0|
    |PixArray_val_V_33_reg_480                          |  64|  32|    8|          0|
    |PixArray_val_V_34_reg_470                          |  64|  32|    8|          0|
    |PixArray_val_V_36_reg_450                          |  64|  32|    8|          0|
    |PixArray_val_V_37_reg_440                          |  64|  32|    8|          0|
    |PixArray_val_V_39_reg_418                          |  64|  32|    8|          0|
    |PixArray_val_V_40_reg_407                          |  64|  32|    8|          0|
    |PixArray_val_V_43_reg_520                          |  64|  32|    8|          0|
    |PixArray_val_V_44_reg_490                          |  64|  32|    8|          0|
    |PixArray_val_V_45_reg_460                          |  64|  32|    8|          0|
    |PixArray_val_V_46_reg_429                          |  64|  32|    8|          0|
    |icmp_ln252_reg_1317                                |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |2737| 576| 1795|         58|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|SrcYUV_dout               |   in|   24|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_num_data_valid     |   in|    5|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_fifo_cap           |   in|    5|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_empty_n            |   in|    1|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_read               |  out|    1|     ap_fifo|                                                 SrcYUV|       pointer|
|OutYUV_din                |  out|   24|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_num_data_valid     |   in|    5|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_fifo_cap           |   in|    5|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_full_n             |   in|    1|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_write              |  out|    1|     ap_fifo|                                                 OutYUV|       pointer|
|FiltCoeff_5_address0      |  out|    6|   ap_memory|                                            FiltCoeff_5|         array|
|FiltCoeff_5_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_5|         array|
|FiltCoeff_5_q0            |   in|   16|   ap_memory|                                            FiltCoeff_5|         array|
|idxprom11_i               |   in|    6|     ap_none|                                            idxprom11_i|        scalar|
|FiltCoeff_4_address0      |  out|    6|   ap_memory|                                            FiltCoeff_4|         array|
|FiltCoeff_4_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_4|         array|
|FiltCoeff_4_q0            |   in|   16|   ap_memory|                                            FiltCoeff_4|         array|
|FiltCoeff_3_address0      |  out|    6|   ap_memory|                                            FiltCoeff_3|         array|
|FiltCoeff_3_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_3|         array|
|FiltCoeff_3_q0            |   in|   16|   ap_memory|                                            FiltCoeff_3|         array|
|FiltCoeff_2_address0      |  out|    6|   ap_memory|                                            FiltCoeff_2|         array|
|FiltCoeff_2_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_2|         array|
|FiltCoeff_2_q0            |   in|   16|   ap_memory|                                            FiltCoeff_2|         array|
|FiltCoeff_1_address0      |  out|    6|   ap_memory|                                            FiltCoeff_1|         array|
|FiltCoeff_1_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_1|         array|
|FiltCoeff_1_q0            |   in|   16|   ap_memory|                                            FiltCoeff_1|         array|
|FiltCoeff_address0        |  out|    6|   ap_memory|                                              FiltCoeff|         array|
|FiltCoeff_ce0             |  out|    1|   ap_memory|                                              FiltCoeff|         array|
|FiltCoeff_q0              |   in|   16|   ap_memory|                                              FiltCoeff|         array|
|InPixels                  |   in|   11|     ap_none|                                               InPixels|        scalar|
|OutputWriteEn_1           |   in|    1|     ap_none|                                        OutputWriteEn_1|        scalar|
|LineBuf_val_V_5_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_4_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_3_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_2_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_1_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_address0    |  out|   11|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_ce0         |  out|    1|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_we0         |  out|    1|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_d0          |  out|   24|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_address1    |  out|   11|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_ce1         |  out|    1|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_q1          |   in|   24|   ap_memory|                                          LineBuf_val_V|         array|
|brmerge                   |   in|    1|     ap_none|                                                brmerge|        scalar|
|cmp159                    |   in|    1|     ap_none|                                                 cmp159|        scalar|
|cmp119                    |   in|    1|     ap_none|                                                 cmp119|        scalar|
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 21 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp119_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp119"   --->   Operation 22 'read' 'cmp119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp159_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp159"   --->   Operation 23 'read' 'cmp159_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%brmerge_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge"   --->   Operation 24 'read' 'brmerge_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%OutputWriteEn_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %OutputWriteEn_1"   --->   Operation 25 'read' 'OutputWriteEn_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%InPixels_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %InPixels"   --->   Operation 26 'read' 'InPixels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idxprom11_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idxprom11_i"   --->   Operation 27 'read' 'idxprom11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%idxprom11_i_cast = zext i6 %idxprom11_i_read"   --->   Operation 28 'zext' 'idxprom11_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %SrcYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %OutYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body63"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln252 = icmp_eq  i11 %x_1, i11 %InPixels_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 40 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.63ns)   --->   "%x_2 = add i11 %x_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 41 'add' 'x_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %for.body63.split, void %for.inc209.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 42 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%idxprom6_i = zext i11 %x_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 43 'zext' 'idxprom6_i' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%LineBuf_val_V_addr = getelementptr i24 %LineBuf_val_V, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 44 'getelementptr' 'LineBuf_val_V_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%LineBufVal_V_1 = load i11 %LineBuf_val_V_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 45 'load' 'LineBufVal_V_1' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%LineBuf_val_V_1_addr = getelementptr i24 %LineBuf_val_V_1, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 46 'getelementptr' 'LineBuf_val_V_1_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%LineBuf_val_V_2_addr = getelementptr i24 %LineBuf_val_V_2, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 47 'getelementptr' 'LineBuf_val_V_2_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%LineBuf_val_V_3_addr = getelementptr i24 %LineBuf_val_V_3, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 48 'getelementptr' 'LineBuf_val_V_3_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%LineBuf_val_V_4_addr = getelementptr i24 %LineBuf_val_V_4, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 49 'getelementptr' 'LineBuf_val_V_4_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%LineBuf_val_V_5_addr = getelementptr i24 %LineBuf_val_V_5, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 50 'getelementptr' 'LineBuf_val_V_5_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %OutputWriteEn_1_read, void %for.inc206, void %for.body8.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:324]   --->   Operation 51 'br' 'br_ln324' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln252 = store i11 %x_2, i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 52 'store' 'store_ln252' <Predicate = (!icmp_ln252)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.body63" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 53 'br' 'br_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%LineBufVal_V_1 = load i11 %LineBuf_val_V_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 54 'load' 'LineBufVal_V_1' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_18 = trunc i24 %LineBufVal_V_1"   --->   Operation 55 'trunc' 'PixArrayVal_val_V_18' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_1, i32 8, i32 15"   --->   Operation 56 'partselect' 'PixArrayVal_val_V_19' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_1, i32 16, i32 23"   --->   Operation 57 'partselect' 'PixArrayVal_val_V_20' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%LineBufVal_V_2 = load i11 %LineBuf_val_V_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 58 'load' 'LineBufVal_V_2' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%LineBufVal_V_3 = load i11 %LineBuf_val_V_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 59 'load' 'LineBufVal_V_3' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%LineBufVal_V_4 = load i11 %LineBuf_val_V_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 60 'load' 'LineBufVal_V_4' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%LineBufVal_V_5 = load i11 %LineBuf_val_V_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 61 'load' 'LineBufVal_V_5' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%LineBufVal_V_6 = load i11 %LineBuf_val_V_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 62 'load' 'LineBufVal_V_6' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 63 [1/1] (2.05ns)   --->   "%p_Result_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %SrcYUV" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'p_Result_2' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%PixArray_val_V_20 = trunc i24 %p_Result_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'trunc' 'PixArray_val_V_20' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%PixArray_val_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Result_2, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'partselect' 'PixArray_val_V_21' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%PixArray_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Result_2, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'PixArray_val_V_19' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln296 = br void %arrayctor.loop.i14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:296]   --->   Operation 67 'br' 'br_ln296' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%FiltCoeff_addr = getelementptr i16 %FiltCoeff, i64 0, i64 %idxprom11_i_cast"   --->   Operation 68 'getelementptr' 'FiltCoeff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%LineBufVal_V_2 = load i11 %LineBuf_val_V_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 69 'load' 'LineBufVal_V_2' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_21 = trunc i24 %LineBufVal_V_2"   --->   Operation 70 'trunc' 'PixArrayVal_val_V_21' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_2, i32 8, i32 15"   --->   Operation 71 'partselect' 'PixArrayVal_val_V_22' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_2, i32 16, i32 23"   --->   Operation 72 'partselect' 'PixArrayVal_val_V_23' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%LineBufVal_V_3 = load i11 %LineBuf_val_V_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 73 'load' 'LineBufVal_V_3' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_24 = trunc i24 %LineBufVal_V_3"   --->   Operation 74 'trunc' 'PixArrayVal_val_V_24' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_3, i32 8, i32 15"   --->   Operation 75 'partselect' 'PixArrayVal_val_V_25' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_3, i32 16, i32 23"   --->   Operation 76 'partselect' 'PixArrayVal_val_V_26' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%LineBufVal_V_4 = load i11 %LineBuf_val_V_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 77 'load' 'LineBufVal_V_4' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_27 = trunc i24 %LineBufVal_V_4"   --->   Operation 78 'trunc' 'PixArrayVal_val_V_27' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_4, i32 8, i32 15"   --->   Operation 79 'partselect' 'PixArrayVal_val_V_28' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_4, i32 16, i32 23"   --->   Operation 80 'partselect' 'PixArrayVal_val_V_29' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%LineBufVal_V_5 = load i11 %LineBuf_val_V_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 81 'load' 'LineBufVal_V_5' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%PixArray_val_V_13 = trunc i24 %LineBufVal_V_5"   --->   Operation 82 'trunc' 'PixArray_val_V_13' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%PixArray_val_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_5, i32 8, i32 15"   --->   Operation 83 'partselect' 'PixArray_val_V_14' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%PixArray_val_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_5, i32 16, i32 23"   --->   Operation 84 'partselect' 'PixArray_val_V_15' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%LineBufVal_V_6 = load i11 %LineBuf_val_V_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 85 'load' 'LineBufVal_V_6' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%PixArray_val_V_16 = trunc i24 %LineBufVal_V_6"   --->   Operation 86 'trunc' 'PixArray_val_V_16' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%PixArray_val_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_6, i32 8, i32 15"   --->   Operation 87 'partselect' 'PixArray_val_V_17' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%PixArray_val_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_6, i32 16, i32 23"   --->   Operation 88 'partselect' 'PixArray_val_V_18' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln282 = br i1 %cmp119_read, void %arrayctor.loop.i14, void %for.inc143" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:282]   --->   Operation 89 'br' 'br_ln282' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln798 = store i24 %p_Result_2, i11 %LineBuf_val_V_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:798]   --->   Operation 90 'store' 'store_ln798' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_30 = phi i8 %PixArray_val_V_19, void %for.inc143, i8 %PixArrayVal_val_V_20, void %for.inc113"   --->   Operation 91 'phi' 'PixArrayVal_val_V_30' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_31 = phi i8 %PixArray_val_V_21, void %for.inc143, i8 %PixArrayVal_val_V_19, void %for.inc113"   --->   Operation 92 'phi' 'PixArrayVal_val_V_31' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_32 = phi i8 %PixArray_val_V_20, void %for.inc143, i8 %PixArrayVal_val_V_18, void %for.inc113"   --->   Operation 93 'phi' 'PixArrayVal_val_V_32' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%LineBufVal_V_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixArrayVal_val_V_30, i8 %PixArrayVal_val_V_31, i8 %PixArrayVal_val_V_32"   --->   Operation 94 'bitconcatenate' 'LineBufVal_V_7' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln302 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 95 'select' 'select_ln302' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln302_1 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 96 'select' 'select_ln302_1' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.69ns)   --->   "%select_ln302_2 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 97 'select' 'select_ln302_2' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.69ns)   --->   "%select_ln302_3 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 98 'select' 'select_ln302_3' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.24ns)   --->   "%PixArrayVal_val_V_17 = select i1 %cmp159_read, i8 %PixArrayVal_val_V_30, i8 %PixArrayVal_val_V_20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 99 'select' 'PixArrayVal_val_V_17' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.24ns)   --->   "%PixArrayVal_val_V_16 = select i1 %cmp159_read, i8 %PixArrayVal_val_V_31, i8 %PixArrayVal_val_V_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 100 'select' 'PixArrayVal_val_V_16' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.24ns)   --->   "%PixArrayVal_val_V = select i1 %cmp159_read, i8 %PixArrayVal_val_V_32, i8 %PixArrayVal_val_V_18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 101 'select' 'PixArrayVal_val_V' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%FiltCoeff_load = load i6 %FiltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 102 'load' 'FiltCoeff_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:255]   --->   Operation 103 'specpipeline' 'specpipeline_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 104 'specloopname' 'specloopname_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln276 = br i1 %brmerge_read, void %if.end202, void %for.inc113" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:276]   --->   Operation 105 'br' 'br_ln276' <Predicate = (!icmp_ln252)> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302, i11 %LineBuf_val_V_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 106 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302_1, i11 %LineBuf_val_V_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 107 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302_2, i11 %LineBuf_val_V_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 108 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302_3, i11 %LineBuf_val_V_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 109 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixArrayVal_val_V_17, i8 %PixArrayVal_val_V_16, i8 %PixArrayVal_val_V"   --->   Operation 110 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %p_Result_s, i11 %LineBuf_val_V_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 111 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln317 = br void %if.end202" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:317]   --->   Operation 112 'br' 'br_ln317' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.58>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%PixArray_val_V_25 = phi i8 %PixArray_val_V_15, void %arrayctor.loop.i14, i8 %PixArray_val_V_18, void %for.body63.split"   --->   Operation 113 'phi' 'PixArray_val_V_25' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%PixArray_val_V_24 = phi i8 %PixArray_val_V_14, void %arrayctor.loop.i14, i8 %PixArray_val_V_17, void %for.body63.split"   --->   Operation 114 'phi' 'PixArray_val_V_24' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%PixArray_val_V = phi i8 %PixArray_val_V_13, void %arrayctor.loop.i14, i8 %PixArray_val_V_16, void %for.body63.split"   --->   Operation 115 'phi' 'PixArray_val_V' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%FiltCoeff_load = load i6 %FiltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 116 'load' 'FiltCoeff_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %PixArray_val_V"   --->   Operation 117 'zext' 'zext_ln232' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i16 %FiltCoeff_load"   --->   Operation 118 'sext' 'sext_ln1540' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 119 [3/3] (1.05ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %sext_ln1540, i24 %zext_ln232"   --->   Operation 119 'mul' 'ret_V' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i8 %PixArray_val_V_24"   --->   Operation 120 'zext' 'zext_ln1540' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 121 [3/3] (1.05ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540"   --->   Operation 121 'mul' 'ret_V_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1540_6 = zext i8 %PixArray_val_V_25"   --->   Operation 122 'zext' 'zext_ln1540_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6"   --->   Operation 123 'mul' 'ret_V_12' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%FiltCoeff_1_addr = getelementptr i16 %FiltCoeff_1, i64 0, i64 %idxprom11_i_cast"   --->   Operation 124 'getelementptr' 'FiltCoeff_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%PixArray_val_V_40 = phi i8 %PixArrayVal_val_V_30, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_20, void %for.body63.split"   --->   Operation 125 'phi' 'PixArray_val_V_40' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%PixArray_val_V_39 = phi i8 %PixArrayVal_val_V_31, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_19, void %for.body63.split"   --->   Operation 126 'phi' 'PixArray_val_V_39' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%PixArray_val_V_46 = phi i8 %PixArrayVal_val_V_32, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_18, void %for.body63.split"   --->   Operation 127 'phi' 'PixArray_val_V_46' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%PixArray_val_V_37 = phi i8 %PixArrayVal_val_V_20, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_23, void %for.body63.split"   --->   Operation 128 'phi' 'PixArray_val_V_37' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%PixArray_val_V_36 = phi i8 %PixArrayVal_val_V_19, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_22, void %for.body63.split"   --->   Operation 129 'phi' 'PixArray_val_V_36' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%PixArray_val_V_45 = phi i8 %PixArrayVal_val_V_18, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_21, void %for.body63.split"   --->   Operation 130 'phi' 'PixArray_val_V_45' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%PixArray_val_V_34 = phi i8 %PixArrayVal_val_V_23, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_26, void %for.body63.split"   --->   Operation 131 'phi' 'PixArray_val_V_34' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%PixArray_val_V_33 = phi i8 %PixArrayVal_val_V_22, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_25, void %for.body63.split"   --->   Operation 132 'phi' 'PixArray_val_V_33' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%PixArray_val_V_44 = phi i8 %PixArrayVal_val_V_21, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_24, void %for.body63.split"   --->   Operation 133 'phi' 'PixArray_val_V_44' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%PixArray_val_V_31 = phi i8 %PixArrayVal_val_V_26, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_29, void %for.body63.split"   --->   Operation 134 'phi' 'PixArray_val_V_31' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%PixArray_val_V_30 = phi i8 %PixArrayVal_val_V_25, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_28, void %for.body63.split"   --->   Operation 135 'phi' 'PixArray_val_V_30' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%PixArray_val_V_43 = phi i8 %PixArrayVal_val_V_24, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_27, void %for.body63.split"   --->   Operation 136 'phi' 'PixArray_val_V_43' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%PixArray_val_V_28 = phi i8 %PixArrayVal_val_V_29, void %arrayctor.loop.i14, i8 %PixArray_val_V_15, void %for.body63.split"   --->   Operation 137 'phi' 'PixArray_val_V_28' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%PixArray_val_V_27 = phi i8 %PixArrayVal_val_V_28, void %arrayctor.loop.i14, i8 %PixArray_val_V_14, void %for.body63.split"   --->   Operation 138 'phi' 'PixArray_val_V_27' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%PixArray_val_V_42 = phi i8 %PixArrayVal_val_V_27, void %arrayctor.loop.i14, i8 %PixArray_val_V_13, void %for.body63.split"   --->   Operation 139 'phi' 'PixArray_val_V_42' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 140 [2/3] (1.05ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %sext_ln1540, i24 %zext_ln232"   --->   Operation 140 'mul' 'ret_V' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [2/2] (2.32ns)   --->   "%FiltCoeff_1_load = load i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 141 'load' 'FiltCoeff_1_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 142 [2/3] (1.05ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540"   --->   Operation 142 'mul' 'ret_V_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [2/3] (1.05ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6"   --->   Operation 143 'mul' 'ret_V_12' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.37>
ST_6 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %sext_ln1540, i24 %zext_ln232"   --->   Operation 144 'mul' 'ret_V' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/2] (2.32ns)   --->   "%FiltCoeff_1_load = load i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 145 'load' 'FiltCoeff_1_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i8 %PixArray_val_V_42"   --->   Operation 146 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i16 %FiltCoeff_1_load"   --->   Operation 147 'sext' 'sext_ln1540_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (1.05ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1"   --->   Operation 148 'mul' 'ret_V_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_18 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 149 'add' 'sum_18' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/3] (0.00ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540"   --->   Operation 150 'mul' 'ret_V_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1540_1 = zext i8 %PixArray_val_V_27"   --->   Operation 151 'zext' 'zext_ln1540_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1"   --->   Operation 152 'mul' 'ret_V_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_23 = add i24 %ret_V_6, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 153 'add' 'sum_23' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6"   --->   Operation 154 'mul' 'ret_V_12' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1540_7 = zext i8 %PixArray_val_V_28"   --->   Operation 155 'zext' 'zext_ln1540_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 156 [3/3] (1.05ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7"   --->   Operation 156 'mul' 'ret_V_13' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_28 = add i24 %ret_V_12, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 157 'add' 'sum_28' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%FiltCoeff_2_addr = getelementptr i16 %FiltCoeff_2, i64 0, i64 %idxprom11_i_cast"   --->   Operation 158 'getelementptr' 'FiltCoeff_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/3] (1.05ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1"   --->   Operation 159 'mul' 'ret_V_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [2/2] (2.32ns)   --->   "%FiltCoeff_2_load = load i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 160 'load' 'FiltCoeff_2_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_18 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 161 'add' 'sum_18' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 162 [2/3] (1.05ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1"   --->   Operation 162 'mul' 'ret_V_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 163 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_23 = add i24 %ret_V_6, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 163 'add' 'sum_23' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [2/3] (1.05ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7"   --->   Operation 164 'mul' 'ret_V_13' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_28 = add i24 %ret_V_12, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 165 'add' 'sum_28' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.37>
ST_8 : Operation 166 [1/3] (0.00ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1"   --->   Operation 166 'mul' 'ret_V_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into DSP with root node sum_19)   --->   "%sext_ln343 = sext i24 %ret_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 167 'sext' 'sext_ln343' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 168 [1/2] (2.32ns)   --->   "%FiltCoeff_2_load = load i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 168 'load' 'FiltCoeff_2_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i8 %PixArray_val_V_43"   --->   Operation 169 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i16 %FiltCoeff_2_load"   --->   Operation 170 'sext' 'sext_ln1540_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 171 [3/3] (1.05ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2"   --->   Operation 171 'mul' 'ret_V_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln349_1 = sext i24 %sum_18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 172 'sext' 'sext_ln349_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 173 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_19 = add i25 %sext_ln349_1, i25 %sext_ln343" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 173 'add' 'sum_19' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1"   --->   Operation 174 'mul' 'ret_V_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node sum_24)   --->   "%sext_ln343_4 = sext i24 %ret_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 175 'sext' 'sext_ln343_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1540_2 = zext i8 %PixArray_val_V_30"   --->   Operation 176 'zext' 'zext_ln1540_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 177 [3/3] (1.05ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2"   --->   Operation 177 'mul' 'ret_V_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln349_5 = sext i24 %sum_23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 178 'sext' 'sext_ln349_5' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 179 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_24 = add i25 %sext_ln349_5, i25 %sext_ln343_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 179 'add' 'sum_24' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7"   --->   Operation 180 'mul' 'ret_V_13' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node sum_29)   --->   "%sext_ln343_8 = sext i24 %ret_V_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 181 'sext' 'sext_ln343_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1540_8 = zext i8 %PixArray_val_V_31"   --->   Operation 182 'zext' 'zext_ln1540_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 183 [3/3] (1.05ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8"   --->   Operation 183 'mul' 'ret_V_14' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln349_9 = sext i24 %sum_28" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 184 'sext' 'sext_ln349_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_29 = add i25 %sext_ln349_9, i25 %sext_ln343_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 185 'add' 'sum_29' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%FiltCoeff_3_addr = getelementptr i16 %FiltCoeff_3, i64 0, i64 %idxprom11_i_cast"   --->   Operation 186 'getelementptr' 'FiltCoeff_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [2/3] (1.05ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2"   --->   Operation 187 'mul' 'ret_V_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [2/2] (2.32ns)   --->   "%FiltCoeff_3_load = load i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 188 'load' 'FiltCoeff_3_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 189 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_19 = add i25 %sext_ln349_1, i25 %sext_ln343" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 189 'add' 'sum_19' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 190 [2/3] (1.05ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2"   --->   Operation 190 'mul' 'ret_V_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_24 = add i25 %sext_ln349_5, i25 %sext_ln343_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 191 'add' 'sum_24' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 192 [2/3] (1.05ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8"   --->   Operation 192 'mul' 'ret_V_14' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_29 = add i25 %sext_ln349_9, i25 %sext_ln343_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 193 'add' 'sum_29' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.37>
ST_10 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2"   --->   Operation 194 'mul' 'ret_V_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node sum_20)   --->   "%sext_ln343_1 = sext i24 %ret_V_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 195 'sext' 'sext_ln343_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 196 [1/2] (2.32ns)   --->   "%FiltCoeff_3_load = load i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 196 'load' 'FiltCoeff_3_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i8 %PixArray_val_V_44"   --->   Operation 197 'zext' 'zext_ln232_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i16 %FiltCoeff_3_load"   --->   Operation 198 'sext' 'sext_ln1540_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 199 [3/3] (1.05ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3"   --->   Operation 199 'mul' 'ret_V_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln349_2 = sext i25 %sum_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 200 'sext' 'sext_ln349_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_20 = add i26 %sext_ln349_2, i26 %sext_ln343_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 201 'add' 'sum_20' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2"   --->   Operation 202 'mul' 'ret_V_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node sum_25)   --->   "%sext_ln343_5 = sext i24 %ret_V_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 203 'sext' 'sext_ln343_5' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1540_3 = zext i8 %PixArray_val_V_33"   --->   Operation 204 'zext' 'zext_ln1540_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 205 [3/3] (1.05ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3"   --->   Operation 205 'mul' 'ret_V_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln349_6 = sext i25 %sum_24" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 206 'sext' 'sext_ln349_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_25 = add i26 %sext_ln349_6, i26 %sext_ln343_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 207 'add' 'sum_25' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8"   --->   Operation 208 'mul' 'ret_V_14' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node sum_30)   --->   "%sext_ln343_9 = sext i24 %ret_V_14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 209 'sext' 'sext_ln343_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1540_9 = zext i8 %PixArray_val_V_34"   --->   Operation 210 'zext' 'zext_ln1540_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 211 [3/3] (1.05ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9"   --->   Operation 211 'mul' 'ret_V_15' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln349_10 = sext i25 %sum_29" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 212 'sext' 'sext_ln349_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_30 = add i26 %sext_ln349_10, i26 %sext_ln343_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 213 'add' 'sum_30' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%FiltCoeff_4_addr = getelementptr i16 %FiltCoeff_4, i64 0, i64 %idxprom11_i_cast"   --->   Operation 214 'getelementptr' 'FiltCoeff_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [2/3] (1.05ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3"   --->   Operation 215 'mul' 'ret_V_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 216 [2/2] (2.32ns)   --->   "%FiltCoeff_4_load = load i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 216 'load' 'FiltCoeff_4_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_20 = add i26 %sext_ln349_2, i26 %sext_ln343_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 217 'add' 'sum_20' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [2/3] (1.05ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3"   --->   Operation 218 'mul' 'ret_V_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_25 = add i26 %sext_ln349_6, i26 %sext_ln343_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 219 'add' 'sum_25' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9"   --->   Operation 220 'mul' 'ret_V_15' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 221 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_30 = add i26 %sext_ln349_10, i26 %sext_ln343_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 221 'add' 'sum_30' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.37>
ST_12 : Operation 222 [1/3] (0.00ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3"   --->   Operation 222 'mul' 'ret_V_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [1/1] (0.00ns) (grouped into DSP with root node sum_21)   --->   "%sext_ln343_2 = sext i24 %ret_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 223 'sext' 'sext_ln343_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 224 [1/2] (2.32ns)   --->   "%FiltCoeff_4_load = load i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 224 'load' 'FiltCoeff_4_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i8 %PixArray_val_V_45"   --->   Operation 225 'zext' 'zext_ln232_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i16 %FiltCoeff_4_load"   --->   Operation 226 'sext' 'sext_ln1540_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4"   --->   Operation 227 'mul' 'ret_V_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 228 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_21 = add i26 %sum_20, i26 %sext_ln343_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 228 'add' 'sum_21' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3"   --->   Operation 229 'mul' 'ret_V_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node sum_26)   --->   "%sext_ln343_6 = sext i24 %ret_V_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 230 'sext' 'sext_ln343_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1540_4 = zext i8 %PixArray_val_V_36"   --->   Operation 231 'zext' 'zext_ln1540_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4"   --->   Operation 232 'mul' 'ret_V_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 233 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_26 = add i26 %sum_25, i26 %sext_ln343_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 233 'add' 'sum_26' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9"   --->   Operation 234 'mul' 'ret_V_15' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 235 [1/1] (0.00ns) (grouped into DSP with root node sum_31)   --->   "%sext_ln343_10 = sext i24 %ret_V_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 235 'sext' 'sext_ln343_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1540_10 = zext i8 %PixArray_val_V_37"   --->   Operation 236 'zext' 'zext_ln1540_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10"   --->   Operation 237 'mul' 'ret_V_16' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 238 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_31 = add i26 %sum_30, i26 %sext_ln343_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 238 'add' 'sum_31' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%FiltCoeff_5_addr = getelementptr i16 %FiltCoeff_5, i64 0, i64 %idxprom11_i_cast"   --->   Operation 239 'getelementptr' 'FiltCoeff_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [2/3] (1.05ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4"   --->   Operation 241 'mul' 'ret_V_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 242 [2/2] (2.32ns)   --->   "%FiltCoeff_5_load = load i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 242 'load' 'FiltCoeff_5_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 243 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_21 = add i26 %sum_20, i26 %sext_ln343_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 243 'add' 'sum_21' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 244 [2/3] (1.05ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4"   --->   Operation 244 'mul' 'ret_V_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 245 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_26 = add i26 %sum_25, i26 %sext_ln343_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 245 'add' 'sum_26' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 246 [2/3] (1.05ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10"   --->   Operation 246 'mul' 'ret_V_16' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 247 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_31 = add i26 %sum_30, i26 %sext_ln343_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 247 'add' 'sum_31' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4"   --->   Operation 248 'mul' 'ret_V_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node sum_22)   --->   "%sext_ln343_3 = sext i24 %ret_V_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 249 'sext' 'sext_ln343_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 250 [1/2] (2.32ns)   --->   "%FiltCoeff_5_load = load i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 250 'load' 'FiltCoeff_5_load' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i8 %PixArray_val_V_46"   --->   Operation 251 'zext' 'zext_ln232_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i16 %FiltCoeff_5_load"   --->   Operation 252 'sext' 'sext_ln1540_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 253 [3/3] (1.05ns) (grouped into DSP with root node sum)   --->   "%ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5"   --->   Operation 253 'mul' 'ret_V_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln349_3 = sext i26 %sum_21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 254 'sext' 'sext_ln349_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 255 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_22 = add i27 %sext_ln349_3, i27 %sext_ln343_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 255 'add' 'sum_22' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4"   --->   Operation 256 'mul' 'ret_V_10' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 257 [1/1] (0.00ns) (grouped into DSP with root node sum_27)   --->   "%sext_ln343_7 = sext i24 %ret_V_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 257 'sext' 'sext_ln343_7' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1540_5 = zext i8 %PixArray_val_V_39"   --->   Operation 258 'zext' 'zext_ln1540_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 259 [3/3] (1.05ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5"   --->   Operation 259 'mul' 'ret_V_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln349_7 = sext i26 %sum_26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 260 'sext' 'sext_ln349_7' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 261 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_27 = add i27 %sext_ln349_7, i27 %sext_ln343_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 261 'add' 'sum_27' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10"   --->   Operation 262 'mul' 'ret_V_16' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node sum_32)   --->   "%sext_ln343_11 = sext i24 %ret_V_16" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 263 'sext' 'sext_ln343_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1540_11 = zext i8 %PixArray_val_V_40"   --->   Operation 264 'zext' 'zext_ln1540_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 265 [3/3] (1.05ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11"   --->   Operation 265 'mul' 'ret_V_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln349_11 = sext i26 %sum_31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 266 'sext' 'sext_ln349_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 267 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_32 = add i27 %sext_ln349_11, i27 %sext_ln343_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 267 'add' 'sum_32' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 268 [2/3] (1.05ns) (grouped into DSP with root node sum)   --->   "%ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5"   --->   Operation 268 'mul' 'ret_V_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 269 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_22 = add i27 %sext_ln349_3, i27 %sext_ln343_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 269 'add' 'sum_22' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5"   --->   Operation 270 'mul' 'ret_V_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 271 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_27 = add i27 %sext_ln349_7, i27 %sext_ln343_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 271 'add' 'sum_27' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 272 [2/3] (1.05ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11"   --->   Operation 272 'mul' 'ret_V_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_32 = add i27 %sext_ln349_11, i27 %sext_ln343_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 273 'add' 'sum_32' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node sum)   --->   "%ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5"   --->   Operation 274 'mul' 'ret_V_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 275 [1/1] (0.00ns) (grouped into DSP with root node sum)   --->   "%sext_ln349 = sext i24 %ret_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 275 'sext' 'sext_ln349' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_16 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum = add i27 %sum_22, i27 %sext_ln349" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 276 'add' 'sum' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5"   --->   Operation 277 'mul' 'ret_V_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 278 [1/1] (0.00ns) (grouped into DSP with root node sum_11)   --->   "%sext_ln349_4 = sext i24 %ret_V_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 278 'sext' 'sext_ln349_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_16 : Operation 279 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_11 = add i27 %sum_27, i27 %sext_ln349_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 279 'add' 'sum_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11"   --->   Operation 280 'mul' 'ret_V_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node sum_17)   --->   "%sext_ln349_8 = sext i24 %ret_V_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 281 'sext' 'sext_ln349_8' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_16 : Operation 282 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_17 = add i27 %sum_32, i27 %sext_ln349_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 282 'add' 'sum_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 283 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum = add i27 %sum_22, i27 %sext_ln349" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 283 'add' 'sum' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 284 'bitselect' 'tmp' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 285 'partselect' 'tmp_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (1.48ns)   --->   "%icmp_ln352 = icmp_sgt  i7 %tmp_1, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 286 'icmp' 'icmp_ln352' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_11 = add i27 %sum_27, i27 %sext_ln349_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 287 'add' 'sum_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_11, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 288 'bitselect' 'tmp_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_11, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 289 'partselect' 'tmp_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (1.48ns)   --->   "%icmp_ln352_1 = icmp_sgt  i7 %tmp_3, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 290 'icmp' 'icmp_ln352_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_17 = add i27 %sum_32, i27 %sext_ln349_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 291 'add' 'sum_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_17, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 292 'bitselect' 'tmp_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_17, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 293 'partselect' 'tmp_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (1.48ns)   --->   "%icmp_ln352_2 = icmp_sgt  i7 %tmp_5, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 294 'icmp' 'icmp_ln352_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 313 'ret' 'ret_ln0' <Predicate = (icmp_ln252)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.30>
ST_18 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum, i32 12, i32 19"   --->   Operation 295 'partselect' 'trunc_ln2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%xor_ln260 = xor i1 %tmp, i1 1"   --->   Operation 296 'xor' 'xor_ln260' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%select_ln260_3 = select i1 %xor_ln260, i8 255, i8 0"   --->   Operation 297 'select' 'select_ln260_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%or_ln260 = or i1 %tmp, i1 %icmp_ln352"   --->   Operation 298 'or' 'or_ln260' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260 = select i1 %or_ln260, i8 %select_ln260_3, i8 %trunc_ln2"   --->   Operation 299 'select' 'select_ln260' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%trunc_ln260_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_11, i32 12, i32 19"   --->   Operation 300 'partselect' 'trunc_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%xor_ln260_1 = xor i1 %tmp_2, i1 1"   --->   Operation 301 'xor' 'xor_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%select_ln260_4 = select i1 %xor_ln260_1, i8 255, i8 0"   --->   Operation 302 'select' 'select_ln260_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%or_ln260_1 = or i1 %tmp_2, i1 %icmp_ln352_1"   --->   Operation 303 'or' 'or_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260_1 = select i1 %or_ln260_1, i8 %select_ln260_4, i8 %trunc_ln260_1"   --->   Operation 304 'select' 'select_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%trunc_ln260_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_17, i32 12, i32 19"   --->   Operation 305 'partselect' 'trunc_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%xor_ln260_2 = xor i1 %tmp_4, i1 1"   --->   Operation 306 'xor' 'xor_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%select_ln260_5 = select i1 %xor_ln260_2, i8 255, i8 0"   --->   Operation 307 'select' 'select_ln260_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%or_ln260_2 = or i1 %tmp_4, i1 %icmp_ln352_2"   --->   Operation 308 'or' 'or_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260_2 = select i1 %or_ln260_2, i8 %select_ln260_5, i8 %trunc_ln260_2"   --->   Operation 309 'select' 'select_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln260_2, i8 %select_ln260_1, i8 %select_ln260" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 310 'bitconcatenate' 'p_0' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %OutYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 311 'write' 'write_ln174' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln328 = br void %for.inc206" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:328]   --->   Operation 312 'br' 'br_ln328' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FiltCoeff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ idxprom11_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FiltCoeff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ InPixels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutputWriteEn_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LineBuf_val_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ LineBuf_val_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ LineBuf_val_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ LineBuf_val_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ LineBuf_val_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ LineBuf_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brmerge]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp159]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp119]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SrcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OutYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100000000000000000]
cmp119_read           (read             ) [ 0111111111111111111]
cmp159_read           (read             ) [ 0111000000000000000]
brmerge_read          (read             ) [ 0111111111111111111]
OutputWriteEn_1_read  (read             ) [ 0111111111111111111]
InPixels_read         (read             ) [ 0000000000000000000]
idxprom11_i_read      (read             ) [ 0000000000000000000]
idxprom11_i_cast      (zext             ) [ 0111111111111100000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
x_1                   (load             ) [ 0000000000000000000]
icmp_ln252            (icmp             ) [ 0111111111111111111]
x_2                   (add              ) [ 0000000000000000000]
br_ln252              (br               ) [ 0000000000000000000]
idxprom6_i            (zext             ) [ 0000000000000000000]
LineBuf_val_V_addr    (getelementptr    ) [ 0111000000000000000]
LineBuf_val_V_1_addr  (getelementptr    ) [ 0111100000000000000]
LineBuf_val_V_2_addr  (getelementptr    ) [ 0111100000000000000]
LineBuf_val_V_3_addr  (getelementptr    ) [ 0111100000000000000]
LineBuf_val_V_4_addr  (getelementptr    ) [ 0111100000000000000]
LineBuf_val_V_5_addr  (getelementptr    ) [ 0111100000000000000]
br_ln324              (br               ) [ 0000000000000000000]
store_ln252           (store            ) [ 0000000000000000000]
br_ln252              (br               ) [ 0000000000000000000]
LineBufVal_V_1        (load             ) [ 0000000000000000000]
PixArrayVal_val_V_18  (trunc            ) [ 0111110000000000000]
PixArrayVal_val_V_19  (partselect       ) [ 0111110000000000000]
PixArrayVal_val_V_20  (partselect       ) [ 0111110000000000000]
p_Result_2            (read             ) [ 0101000000000000000]
PixArray_val_V_20     (trunc            ) [ 0111000000000000000]
PixArray_val_V_21     (partselect       ) [ 0111000000000000000]
PixArray_val_V_19     (partselect       ) [ 0111000000000000000]
br_ln296              (br               ) [ 0111000000000000000]
FiltCoeff_addr        (getelementptr    ) [ 0100100000000000000]
LineBufVal_V_2        (load             ) [ 0000000000000000000]
PixArrayVal_val_V_21  (trunc            ) [ 0100110000000000000]
PixArrayVal_val_V_22  (partselect       ) [ 0100110000000000000]
PixArrayVal_val_V_23  (partselect       ) [ 0100110000000000000]
LineBufVal_V_3        (load             ) [ 0000000000000000000]
PixArrayVal_val_V_24  (trunc            ) [ 0100110000000000000]
PixArrayVal_val_V_25  (partselect       ) [ 0100110000000000000]
PixArrayVal_val_V_26  (partselect       ) [ 0100110000000000000]
LineBufVal_V_4        (load             ) [ 0000000000000000000]
PixArrayVal_val_V_27  (trunc            ) [ 0100110000000000000]
PixArrayVal_val_V_28  (partselect       ) [ 0100110000000000000]
PixArrayVal_val_V_29  (partselect       ) [ 0100110000000000000]
LineBufVal_V_5        (load             ) [ 0000000000000000000]
PixArray_val_V_13     (trunc            ) [ 0100110000000000000]
PixArray_val_V_14     (partselect       ) [ 0100110000000000000]
PixArray_val_V_15     (partselect       ) [ 0100110000000000000]
LineBufVal_V_6        (load             ) [ 0000000000000000000]
PixArray_val_V_16     (trunc            ) [ 0100100000000000000]
PixArray_val_V_17     (partselect       ) [ 0100100000000000000]
PixArray_val_V_18     (partselect       ) [ 0100100000000000000]
br_ln282              (br               ) [ 0000000000000000000]
store_ln798           (store            ) [ 0000000000000000000]
PixArrayVal_val_V_30  (phi              ) [ 0101110000000000000]
PixArrayVal_val_V_31  (phi              ) [ 0101110000000000000]
PixArrayVal_val_V_32  (phi              ) [ 0101110000000000000]
LineBufVal_V_7        (bitconcatenate   ) [ 0000000000000000000]
select_ln302          (select           ) [ 0100100000000000000]
select_ln302_1        (select           ) [ 0100100000000000000]
select_ln302_2        (select           ) [ 0100100000000000000]
select_ln302_3        (select           ) [ 0100100000000000000]
PixArrayVal_val_V_17  (select           ) [ 0100100000000000000]
PixArrayVal_val_V_16  (select           ) [ 0100100000000000000]
PixArrayVal_val_V     (select           ) [ 0100100000000000000]
specpipeline_ln255    (specpipeline     ) [ 0000000000000000000]
specloopname_ln252    (specloopname     ) [ 0000000000000000000]
br_ln276              (br               ) [ 0100110000000000000]
store_ln315           (store            ) [ 0000000000000000000]
store_ln315           (store            ) [ 0000000000000000000]
store_ln315           (store            ) [ 0000000000000000000]
store_ln315           (store            ) [ 0000000000000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000000000]
store_ln315           (store            ) [ 0000000000000000000]
br_ln317              (br               ) [ 0100110000000000000]
PixArray_val_V_25     (phi              ) [ 0100100000000000000]
PixArray_val_V_24     (phi              ) [ 0100100000000000000]
PixArray_val_V        (phi              ) [ 0100100000000000000]
FiltCoeff_load        (load             ) [ 0000000000000000000]
zext_ln232            (zext             ) [ 0100011000000000000]
sext_ln1540           (sext             ) [ 0100011000000000000]
zext_ln1540           (zext             ) [ 0100011000000000000]
zext_ln1540_6         (zext             ) [ 0100011000000000000]
FiltCoeff_1_addr      (getelementptr    ) [ 0100001000000000000]
PixArray_val_V_40     (phi              ) [ 0100011111111110000]
PixArray_val_V_39     (phi              ) [ 0100011111111110000]
PixArray_val_V_46     (phi              ) [ 0100011111111110000]
PixArray_val_V_37     (phi              ) [ 0100011111111000000]
PixArray_val_V_36     (phi              ) [ 0100011111111000000]
PixArray_val_V_45     (phi              ) [ 0100011111111000000]
PixArray_val_V_34     (phi              ) [ 0100011111100000000]
PixArray_val_V_33     (phi              ) [ 0100011111100000000]
PixArray_val_V_44     (phi              ) [ 0100011111100000000]
PixArray_val_V_31     (phi              ) [ 0100011110000000000]
PixArray_val_V_30     (phi              ) [ 0100011110000000000]
PixArray_val_V_43     (phi              ) [ 0100011110000000000]
PixArray_val_V_28     (phi              ) [ 0100011000000000000]
PixArray_val_V_27     (phi              ) [ 0100011000000000000]
PixArray_val_V_42     (phi              ) [ 0100011000000000000]
ret_V                 (mul              ) [ 0100000100000000000]
FiltCoeff_1_load      (load             ) [ 0000000000000000000]
zext_ln232_1          (zext             ) [ 0100000110000000000]
sext_ln1540_1         (sext             ) [ 0100000110000000000]
ret_V_6               (mul              ) [ 0100000100000000000]
zext_ln1540_1         (zext             ) [ 0100000110000000000]
ret_V_12              (mul              ) [ 0100000100000000000]
zext_ln1540_7         (zext             ) [ 0100000110000000000]
FiltCoeff_2_addr      (getelementptr    ) [ 0100000010000000000]
sum_18                (add              ) [ 0100000010000000000]
sum_23                (add              ) [ 0100000010000000000]
sum_28                (add              ) [ 0100000010000000000]
ret_V_1               (mul              ) [ 0000000000000000000]
sext_ln343            (sext             ) [ 0100000001000000000]
FiltCoeff_2_load      (load             ) [ 0000000000000000000]
zext_ln232_2          (zext             ) [ 0100000001100000000]
sext_ln1540_2         (sext             ) [ 0100000001100000000]
sext_ln349_1          (sext             ) [ 0100000001000000000]
ret_V_7               (mul              ) [ 0000000000000000000]
sext_ln343_4          (sext             ) [ 0100000001000000000]
zext_ln1540_2         (zext             ) [ 0100000001100000000]
sext_ln349_5          (sext             ) [ 0100000001000000000]
ret_V_13              (mul              ) [ 0000000000000000000]
sext_ln343_8          (sext             ) [ 0100000001000000000]
zext_ln1540_8         (zext             ) [ 0100000001100000000]
sext_ln349_9          (sext             ) [ 0100000001000000000]
FiltCoeff_3_addr      (getelementptr    ) [ 0100000000100000000]
sum_19                (add              ) [ 0100000000100000000]
sum_24                (add              ) [ 0100000000100000000]
sum_29                (add              ) [ 0100000000100000000]
ret_V_2               (mul              ) [ 0000000000000000000]
sext_ln343_1          (sext             ) [ 0100000000010000000]
FiltCoeff_3_load      (load             ) [ 0000000000000000000]
zext_ln232_3          (zext             ) [ 0100000000011000000]
sext_ln1540_3         (sext             ) [ 0100000000011000000]
sext_ln349_2          (sext             ) [ 0100000000010000000]
ret_V_8               (mul              ) [ 0000000000000000000]
sext_ln343_5          (sext             ) [ 0100000000010000000]
zext_ln1540_3         (zext             ) [ 0100000000011000000]
sext_ln349_6          (sext             ) [ 0100000000010000000]
ret_V_14              (mul              ) [ 0000000000000000000]
sext_ln343_9          (sext             ) [ 0100000000010000000]
zext_ln1540_9         (zext             ) [ 0100000000011000000]
sext_ln349_10         (sext             ) [ 0100000000010000000]
FiltCoeff_4_addr      (getelementptr    ) [ 0100000000001000000]
sum_20                (add              ) [ 0100000000001100000]
sum_25                (add              ) [ 0100000000001100000]
sum_30                (add              ) [ 0100000000001100000]
ret_V_3               (mul              ) [ 0000000000000000000]
sext_ln343_2          (sext             ) [ 0100000000000100000]
FiltCoeff_4_load      (load             ) [ 0000000000000000000]
zext_ln232_4          (zext             ) [ 0100000000000110000]
sext_ln1540_4         (sext             ) [ 0100000000000110000]
ret_V_9               (mul              ) [ 0000000000000000000]
sext_ln343_6          (sext             ) [ 0100000000000100000]
zext_ln1540_4         (zext             ) [ 0100000000000110000]
ret_V_15              (mul              ) [ 0000000000000000000]
sext_ln343_10         (sext             ) [ 0100000000000100000]
zext_ln1540_10        (zext             ) [ 0100000000000110000]
FiltCoeff_5_addr      (getelementptr    ) [ 0100000000000010000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000]
sum_21                (add              ) [ 0100000000000010000]
sum_26                (add              ) [ 0100000000000010000]
sum_31                (add              ) [ 0100000000000010000]
ret_V_4               (mul              ) [ 0000000000000000000]
sext_ln343_3          (sext             ) [ 0100000000000001000]
FiltCoeff_5_load      (load             ) [ 0000000000000000000]
zext_ln232_5          (zext             ) [ 0100000000000001100]
sext_ln1540_5         (sext             ) [ 0100000000000001100]
sext_ln349_3          (sext             ) [ 0100000000000001000]
ret_V_10              (mul              ) [ 0000000000000000000]
sext_ln343_7          (sext             ) [ 0100000000000001000]
zext_ln1540_5         (zext             ) [ 0100000000000001100]
sext_ln349_7          (sext             ) [ 0100000000000001000]
ret_V_16              (mul              ) [ 0000000000000000000]
sext_ln343_11         (sext             ) [ 0100000000000001000]
zext_ln1540_11        (zext             ) [ 0100000000000001100]
sext_ln349_11         (sext             ) [ 0100000000000001000]
sum_22                (add              ) [ 0100000000000000110]
sum_27                (add              ) [ 0100000000000000110]
sum_32                (add              ) [ 0100000000000000110]
ret_V_5               (mul              ) [ 0000000000000000000]
sext_ln349            (sext             ) [ 0100000000000000010]
ret_V_11              (mul              ) [ 0000000000000000000]
sext_ln349_4          (sext             ) [ 0100000000000000010]
ret_V_17              (mul              ) [ 0000000000000000000]
sext_ln349_8          (sext             ) [ 0100000000000000010]
sum                   (add              ) [ 0100000000000000001]
tmp                   (bitselect        ) [ 0100000000000000001]
tmp_1                 (partselect       ) [ 0000000000000000000]
icmp_ln352            (icmp             ) [ 0100000000000000001]
sum_11                (add              ) [ 0100000000000000001]
tmp_2                 (bitselect        ) [ 0100000000000000001]
tmp_3                 (partselect       ) [ 0000000000000000000]
icmp_ln352_1          (icmp             ) [ 0100000000000000001]
sum_17                (add              ) [ 0100000000000000001]
tmp_4                 (bitselect        ) [ 0100000000000000001]
tmp_5                 (partselect       ) [ 0000000000000000000]
icmp_ln352_2          (icmp             ) [ 0100000000000000001]
trunc_ln2             (partselect       ) [ 0000000000000000000]
xor_ln260             (xor              ) [ 0000000000000000000]
select_ln260_3        (select           ) [ 0000000000000000000]
or_ln260              (or               ) [ 0000000000000000000]
select_ln260          (select           ) [ 0000000000000000000]
trunc_ln260_1         (partselect       ) [ 0000000000000000000]
xor_ln260_1           (xor              ) [ 0000000000000000000]
select_ln260_4        (select           ) [ 0000000000000000000]
or_ln260_1            (or               ) [ 0000000000000000000]
select_ln260_1        (select           ) [ 0000000000000000000]
trunc_ln260_2         (partselect       ) [ 0000000000000000000]
xor_ln260_2           (xor              ) [ 0000000000000000000]
select_ln260_5        (select           ) [ 0000000000000000000]
or_ln260_2            (or               ) [ 0000000000000000000]
select_ln260_2        (select           ) [ 0000000000000000000]
p_0                   (bitconcatenate   ) [ 0000000000000000000]
write_ln174           (write            ) [ 0000000000000000000]
br_ln328              (br               ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FiltCoeff_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idxprom11_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom11_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FiltCoeff_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FiltCoeff_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FiltCoeff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FiltCoeff_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FiltCoeff">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="InPixels">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InPixels"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OutputWriteEn_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputWriteEn_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="LineBuf_val_V_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineBuf_val_V_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="LineBuf_val_V_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineBuf_val_V_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="LineBuf_val_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineBuf_val_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="LineBuf_val_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineBuf_val_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="LineBuf_val_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineBuf_val_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="LineBuf_val_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineBuf_val_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="brmerge">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cmp159">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp159"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cmp119">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp119"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="SrcYUV">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SrcYUV"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="OutYUV">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutYUV"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="x_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp119_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp119_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cmp159_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp159_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="brmerge_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="OutputWriteEn_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutputWriteEn_1_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="InPixels_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InPixels_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="idxprom11_i_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom11_i_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_2_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln174_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="0" index="2" bw="24" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/18 "/>
</bind>
</comp>

<comp id="175" class="1004" name="LineBuf_val_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="11" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuf_val_V_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="2"/>
<pin id="184" dir="0" index="1" bw="24" slack="1"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_1/1 store_ln798/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="LineBuf_val_V_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuf_val_V_1_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="LineBuf_val_V_2_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuf_val_V_2_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="LineBuf_val_V_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="24" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuf_val_V_3_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="LineBuf_val_V_4_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuf_val_V_4_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="LineBuf_val_V_5_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuf_val_V_5_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="3"/>
<pin id="229" dir="0" index="1" bw="24" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="1"/>
<pin id="232" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="233" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="235" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_2/2 store_ln315/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="3"/>
<pin id="238" dir="0" index="1" bw="24" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="1"/>
<pin id="241" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_3/2 store_ln315/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="3"/>
<pin id="247" dir="0" index="1" bw="24" slack="1"/>
<pin id="248" dir="0" index="2" bw="0" slack="1"/>
<pin id="250" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="251" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="253" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_4/2 store_ln315/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="3"/>
<pin id="256" dir="0" index="1" bw="24" slack="1"/>
<pin id="257" dir="0" index="2" bw="0" slack="1"/>
<pin id="259" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="260" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="262" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_5/2 store_ln315/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="3"/>
<pin id="265" dir="0" index="1" bw="24" slack="1"/>
<pin id="266" dir="0" index="2" bw="0" slack="1"/>
<pin id="268" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="269" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="271" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_6/2 store_ln315/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="FiltCoeff_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="2"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_addr/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeff_load/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="FiltCoeff_1_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="4"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_1_addr/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeff_1_load/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="FiltCoeff_2_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="6"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_2_addr/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeff_2_load/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="FiltCoeff_3_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="8"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_3_addr/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeff_3_load/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="FiltCoeff_4_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="10"/>
<pin id="328" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_4_addr/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeff_4_load/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="FiltCoeff_5_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="6" slack="12"/>
<pin id="341" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_5_addr/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeff_5_load/13 "/>
</bind>
</comp>

<comp id="350" class="1005" name="PixArrayVal_val_V_30_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="2"/>
<pin id="352" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_30 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="PixArrayVal_val_V_30_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="8" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArrayVal_val_V_30/3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="PixArrayVal_val_V_31_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2"/>
<pin id="362" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_31 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="PixArrayVal_val_V_31_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="8" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArrayVal_val_V_31/3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="PixArrayVal_val_V_32_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_32 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="PixArrayVal_val_V_32_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="8" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArrayVal_val_V_32/3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="PixArray_val_V_25_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="382" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="PixArray_val_V_25 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="PixArray_val_V_25_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="8" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_25/4 "/>
</bind>
</comp>

<comp id="389" class="1005" name="PixArray_val_V_24_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="391" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="PixArray_val_V_24 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="PixArray_val_V_24_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="8" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_24/4 "/>
</bind>
</comp>

<comp id="398" class="1005" name="PixArray_val_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="400" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="PixArray_val_V (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="PixArray_val_V_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="8" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V/4 "/>
</bind>
</comp>

<comp id="407" class="1005" name="PixArray_val_V_40_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="9"/>
<pin id="409" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="PixArray_val_V_40 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="PixArray_val_V_40_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="8" slack="3"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_40/5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="PixArray_val_V_39_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="9"/>
<pin id="420" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="PixArray_val_V_39 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="PixArray_val_V_39_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="8" slack="3"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_39/5 "/>
</bind>
</comp>

<comp id="429" class="1005" name="PixArray_val_V_46_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="9"/>
<pin id="431" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="PixArray_val_V_46 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="PixArray_val_V_46_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="2"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="8" slack="3"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_46/5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="PixArray_val_V_37_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="7"/>
<pin id="442" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="PixArray_val_V_37 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="PixArray_val_V_37_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="3"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="8" slack="2"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_37/5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="PixArray_val_V_36_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="7"/>
<pin id="452" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="PixArray_val_V_36 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="PixArray_val_V_36_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="3"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="8" slack="2"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_36/5 "/>
</bind>
</comp>

<comp id="460" class="1005" name="PixArray_val_V_45_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="7"/>
<pin id="462" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="PixArray_val_V_45 (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="PixArray_val_V_45_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="3"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="8" slack="2"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_45/5 "/>
</bind>
</comp>

<comp id="470" class="1005" name="PixArray_val_V_34_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="5"/>
<pin id="472" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="PixArray_val_V_34 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="PixArray_val_V_34_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="8" slack="2"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_34/5 "/>
</bind>
</comp>

<comp id="480" class="1005" name="PixArray_val_V_33_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="5"/>
<pin id="482" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="PixArray_val_V_33 (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="PixArray_val_V_33_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="2"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="8" slack="2"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_33/5 "/>
</bind>
</comp>

<comp id="490" class="1005" name="PixArray_val_V_44_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="5"/>
<pin id="492" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="PixArray_val_V_44 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="PixArray_val_V_44_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="2"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="8" slack="2"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_44/5 "/>
</bind>
</comp>

<comp id="500" class="1005" name="PixArray_val_V_31_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="3"/>
<pin id="502" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_31 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="PixArray_val_V_31_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="2"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="8" slack="2"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_31/5 "/>
</bind>
</comp>

<comp id="510" class="1005" name="PixArray_val_V_30_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="3"/>
<pin id="512" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_30 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="PixArray_val_V_30_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="2"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="8" slack="2"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_30/5 "/>
</bind>
</comp>

<comp id="520" class="1005" name="PixArray_val_V_43_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="3"/>
<pin id="522" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_43 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="PixArray_val_V_43_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="2"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="8" slack="2"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_43/5 "/>
</bind>
</comp>

<comp id="530" class="1005" name="PixArray_val_V_28_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="1"/>
<pin id="532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_28 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="PixArray_val_V_28_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="2"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="8" slack="2"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_28/5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="PixArray_val_V_27_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_27 (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="PixArray_val_V_27_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="8" slack="2"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_27/5 "/>
</bind>
</comp>

<comp id="550" class="1005" name="PixArray_val_V_42_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_42 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="PixArray_val_V_42_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="2"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="8" slack="2"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="PixArray_val_V_42/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="idxprom11_i_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom11_i_cast/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln0_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="x_1_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln252_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="0" index="1" bw="11" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="x_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="idxprom6_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom6_i/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln252_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="PixArrayVal_val_V_18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="24" slack="0"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArrayVal_val_V_18/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="PixArrayVal_val_V_19_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="24" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="0" index="3" bw="5" slack="0"/>
<pin id="608" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_19/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="PixArrayVal_val_V_20_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="24" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="6" slack="0"/>
<pin id="618" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_20/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="PixArray_val_V_20_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="24" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArray_val_V_20/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="PixArray_val_V_21_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="24" slack="0"/>
<pin id="630" dir="0" index="2" bw="5" slack="0"/>
<pin id="631" dir="0" index="3" bw="5" slack="0"/>
<pin id="632" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArray_val_V_21/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="PixArray_val_V_19_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="24" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArray_val_V_19/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="PixArrayVal_val_V_21_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="24" slack="0"/>
<pin id="649" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArrayVal_val_V_21/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="PixArrayVal_val_V_22_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="24" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="0" index="3" bw="5" slack="0"/>
<pin id="656" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_22/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="PixArrayVal_val_V_23_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="24" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="0" index="3" bw="6" slack="0"/>
<pin id="666" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_23/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="PixArrayVal_val_V_24_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="0"/>
<pin id="673" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArrayVal_val_V_24/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="PixArrayVal_val_V_25_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="24" slack="0"/>
<pin id="678" dir="0" index="2" bw="5" slack="0"/>
<pin id="679" dir="0" index="3" bw="5" slack="0"/>
<pin id="680" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_25/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="PixArrayVal_val_V_26_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="24" slack="0"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="0" index="3" bw="6" slack="0"/>
<pin id="690" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_26/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="PixArrayVal_val_V_27_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="24" slack="0"/>
<pin id="697" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArrayVal_val_V_27/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="PixArrayVal_val_V_28_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="24" slack="0"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="0" index="3" bw="5" slack="0"/>
<pin id="704" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_28/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="PixArrayVal_val_V_29_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="24" slack="0"/>
<pin id="712" dir="0" index="2" bw="6" slack="0"/>
<pin id="713" dir="0" index="3" bw="6" slack="0"/>
<pin id="714" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArrayVal_val_V_29/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="PixArray_val_V_13_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="24" slack="0"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArray_val_V_13/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="PixArray_val_V_14_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="24" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="0" index="3" bw="5" slack="0"/>
<pin id="728" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArray_val_V_14/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="PixArray_val_V_15_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="24" slack="0"/>
<pin id="736" dir="0" index="2" bw="6" slack="0"/>
<pin id="737" dir="0" index="3" bw="6" slack="0"/>
<pin id="738" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArray_val_V_15/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="PixArray_val_V_16_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="24" slack="0"/>
<pin id="745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixArray_val_V_16/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="PixArray_val_V_17_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="24" slack="0"/>
<pin id="750" dir="0" index="2" bw="5" slack="0"/>
<pin id="751" dir="0" index="3" bw="5" slack="0"/>
<pin id="752" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArray_val_V_17/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="PixArray_val_V_18_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="24" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixArray_val_V_18/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="LineBufVal_V_7_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="24" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="0" index="2" bw="8" slack="0"/>
<pin id="771" dir="0" index="3" bw="8" slack="0"/>
<pin id="772" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="LineBufVal_V_7/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln302_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="2"/>
<pin id="779" dir="0" index="1" bw="24" slack="0"/>
<pin id="780" dir="0" index="2" bw="24" slack="0"/>
<pin id="781" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln302_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="2"/>
<pin id="786" dir="0" index="1" bw="24" slack="0"/>
<pin id="787" dir="0" index="2" bw="24" slack="0"/>
<pin id="788" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln302_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="2"/>
<pin id="793" dir="0" index="1" bw="24" slack="0"/>
<pin id="794" dir="0" index="2" bw="24" slack="0"/>
<pin id="795" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_2/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln302_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="2"/>
<pin id="800" dir="0" index="1" bw="24" slack="0"/>
<pin id="801" dir="0" index="2" bw="24" slack="0"/>
<pin id="802" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_3/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="PixArrayVal_val_V_17_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="2"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="0" index="2" bw="8" slack="1"/>
<pin id="809" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixArrayVal_val_V_17/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="PixArrayVal_val_V_16_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="2"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="0" index="2" bw="8" slack="1"/>
<pin id="815" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixArrayVal_val_V_16/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="PixArrayVal_val_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="2"/>
<pin id="819" dir="0" index="1" bw="8" slack="0"/>
<pin id="820" dir="0" index="2" bw="8" slack="1"/>
<pin id="821" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixArrayVal_val_V/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_Result_s_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="24" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="1"/>
<pin id="826" dir="0" index="2" bw="8" slack="1"/>
<pin id="827" dir="0" index="3" bw="8" slack="1"/>
<pin id="828" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln232_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln1540_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln1540_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln1540_6_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_6/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln232_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sext_ln1540_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="0"/>
<pin id="853" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_1/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln1540_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_1/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln1540_7_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_7/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln232_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="3"/>
<pin id="865" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln1540_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_2/8 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln349_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="24" slack="1"/>
<pin id="873" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_1/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1540_2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="3"/>
<pin id="876" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_2/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln349_5_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="24" slack="1"/>
<pin id="880" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_5/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln1540_8_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="3"/>
<pin id="883" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_8/8 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sext_ln349_9_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="24" slack="1"/>
<pin id="887" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_9/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln232_3_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="5"/>
<pin id="890" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_3/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln1540_3_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="0"/>
<pin id="894" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_3/10 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sext_ln349_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="25" slack="1"/>
<pin id="898" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_2/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln1540_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="5"/>
<pin id="901" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_3/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln349_6_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="25" slack="1"/>
<pin id="905" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_6/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln1540_9_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="5"/>
<pin id="908" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_9/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln349_10_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="25" slack="1"/>
<pin id="912" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_10/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln232_4_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="7"/>
<pin id="915" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_4/12 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln1540_4_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_4/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln1540_4_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="7"/>
<pin id="923" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_4/12 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln1540_10_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="7"/>
<pin id="927" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_10/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln232_5_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="9"/>
<pin id="931" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_5/14 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln1540_5_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="0"/>
<pin id="935" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_5/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln349_3_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="26" slack="1"/>
<pin id="939" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_3/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln1540_5_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="9"/>
<pin id="942" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_5/14 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln349_7_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="26" slack="1"/>
<pin id="946" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_7/14 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln1540_11_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="9"/>
<pin id="949" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_11/14 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln349_11_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="26" slack="1"/>
<pin id="953" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln349_11/14 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="27" slack="0"/>
<pin id="957" dir="0" index="2" bw="6" slack="0"/>
<pin id="958" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="0"/>
<pin id="963" dir="0" index="1" bw="27" slack="0"/>
<pin id="964" dir="0" index="2" bw="6" slack="0"/>
<pin id="965" dir="0" index="3" bw="6" slack="0"/>
<pin id="966" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln352_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="7" slack="0"/>
<pin id="972" dir="0" index="1" bw="7" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/17 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="27" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="7" slack="0"/>
<pin id="985" dir="0" index="1" bw="27" slack="0"/>
<pin id="986" dir="0" index="2" bw="6" slack="0"/>
<pin id="987" dir="0" index="3" bw="6" slack="0"/>
<pin id="988" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln352_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="7" slack="0"/>
<pin id="994" dir="0" index="1" bw="7" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352_1/17 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="27" slack="0"/>
<pin id="1001" dir="0" index="2" bw="6" slack="0"/>
<pin id="1002" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_5_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="0"/>
<pin id="1007" dir="0" index="1" bw="27" slack="0"/>
<pin id="1008" dir="0" index="2" bw="6" slack="0"/>
<pin id="1009" dir="0" index="3" bw="6" slack="0"/>
<pin id="1010" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="icmp_ln352_2_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="7" slack="0"/>
<pin id="1016" dir="0" index="1" bw="7" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352_2/17 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="trunc_ln2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="27" slack="1"/>
<pin id="1023" dir="0" index="2" bw="5" slack="0"/>
<pin id="1024" dir="0" index="3" bw="6" slack="0"/>
<pin id="1025" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/18 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="xor_ln260_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln260/18 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="select_ln260_3_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="0"/>
<pin id="1037" dir="0" index="2" bw="8" slack="0"/>
<pin id="1038" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_3/18 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="or_ln260_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="0" index="1" bw="1" slack="1"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln260/18 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="select_ln260_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="0" index="2" bw="8" slack="0"/>
<pin id="1050" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260/18 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln260_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="27" slack="1"/>
<pin id="1057" dir="0" index="2" bw="5" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln260_1/18 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="xor_ln260_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln260_1/18 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="select_ln260_4_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="8" slack="0"/>
<pin id="1071" dir="0" index="2" bw="8" slack="0"/>
<pin id="1072" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_4/18 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="or_ln260_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="0" index="1" bw="1" slack="1"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln260_1/18 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="select_ln260_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="0"/>
<pin id="1083" dir="0" index="2" bw="8" slack="0"/>
<pin id="1084" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_1/18 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="trunc_ln260_2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="27" slack="1"/>
<pin id="1091" dir="0" index="2" bw="5" slack="0"/>
<pin id="1092" dir="0" index="3" bw="6" slack="0"/>
<pin id="1093" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln260_2/18 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="xor_ln260_2_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln260_2/18 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="select_ln260_5_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="0" index="2" bw="8" slack="0"/>
<pin id="1106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_5/18 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="or_ln260_2_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="0" index="1" bw="1" slack="1"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln260_2/18 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="select_ln260_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="8" slack="0"/>
<pin id="1117" dir="0" index="2" bw="8" slack="0"/>
<pin id="1118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_2/18 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_0_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="24" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126" dir="0" index="3" bw="8" slack="0"/>
<pin id="1127" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/18 "/>
</bind>
</comp>

<comp id="1133" class="1007" name="grp_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="0"/>
<pin id="1135" dir="0" index="1" bw="8" slack="0"/>
<pin id="1136" dir="0" index="2" bw="12" slack="0"/>
<pin id="1137" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V/4 sum_18/6 "/>
</bind>
</comp>

<comp id="1141" class="1007" name="grp_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="8" slack="0"/>
<pin id="1144" dir="0" index="2" bw="12" slack="0"/>
<pin id="1145" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_6/4 sum_23/6 "/>
</bind>
</comp>

<comp id="1149" class="1007" name="grp_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="8" slack="0"/>
<pin id="1152" dir="0" index="2" bw="12" slack="0"/>
<pin id="1153" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_12/4 sum_28/6 "/>
</bind>
</comp>

<comp id="1157" class="1007" name="grp_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="8" slack="0"/>
<pin id="1160" dir="0" index="2" bw="24" slack="0"/>
<pin id="1161" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_1/6 sext_ln343/8 sum_19/8 "/>
</bind>
</comp>

<comp id="1165" class="1007" name="grp_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="0" index="1" bw="8" slack="0"/>
<pin id="1168" dir="0" index="2" bw="24" slack="0"/>
<pin id="1169" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_7/6 sext_ln343_4/8 sum_24/8 "/>
</bind>
</comp>

<comp id="1173" class="1007" name="grp_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="16" slack="0"/>
<pin id="1175" dir="0" index="1" bw="8" slack="0"/>
<pin id="1176" dir="0" index="2" bw="24" slack="0"/>
<pin id="1177" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_13/6 sext_ln343_8/8 sum_29/8 "/>
</bind>
</comp>

<comp id="1181" class="1007" name="grp_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="0"/>
<pin id="1183" dir="0" index="1" bw="8" slack="0"/>
<pin id="1184" dir="0" index="2" bw="25" slack="0"/>
<pin id="1185" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2/8 sext_ln343_1/10 sum_20/10 "/>
</bind>
</comp>

<comp id="1189" class="1007" name="grp_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="0"/>
<pin id="1191" dir="0" index="1" bw="8" slack="0"/>
<pin id="1192" dir="0" index="2" bw="25" slack="0"/>
<pin id="1193" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_8/8 sext_ln343_5/10 sum_25/10 "/>
</bind>
</comp>

<comp id="1197" class="1007" name="grp_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="0"/>
<pin id="1199" dir="0" index="1" bw="8" slack="0"/>
<pin id="1200" dir="0" index="2" bw="25" slack="0"/>
<pin id="1201" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_14/8 sext_ln343_9/10 sum_30/10 "/>
</bind>
</comp>

<comp id="1205" class="1007" name="grp_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="0"/>
<pin id="1207" dir="0" index="1" bw="8" slack="0"/>
<pin id="1208" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1209" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_3/10 sext_ln343_2/12 sum_21/12 "/>
</bind>
</comp>

<comp id="1212" class="1007" name="grp_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="16" slack="0"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1216" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_9/10 sext_ln343_6/12 sum_26/12 "/>
</bind>
</comp>

<comp id="1219" class="1007" name="grp_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="0"/>
<pin id="1221" dir="0" index="1" bw="8" slack="0"/>
<pin id="1222" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1223" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_15/10 sext_ln343_10/12 sum_31/12 "/>
</bind>
</comp>

<comp id="1226" class="1007" name="grp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="0"/>
<pin id="1228" dir="0" index="1" bw="8" slack="0"/>
<pin id="1229" dir="0" index="2" bw="26" slack="0"/>
<pin id="1230" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_4/12 sext_ln343_3/14 sum_22/14 "/>
</bind>
</comp>

<comp id="1234" class="1007" name="grp_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="0"/>
<pin id="1236" dir="0" index="1" bw="8" slack="0"/>
<pin id="1237" dir="0" index="2" bw="26" slack="0"/>
<pin id="1238" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_10/12 sext_ln343_7/14 sum_27/14 "/>
</bind>
</comp>

<comp id="1242" class="1007" name="grp_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="0"/>
<pin id="1244" dir="0" index="1" bw="8" slack="0"/>
<pin id="1245" dir="0" index="2" bw="26" slack="0"/>
<pin id="1246" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_16/12 sext_ln343_11/14 sum_32/14 "/>
</bind>
</comp>

<comp id="1250" class="1007" name="grp_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="0"/>
<pin id="1252" dir="0" index="1" bw="8" slack="0"/>
<pin id="1253" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="1254" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_5/14 sext_ln349/16 sum/16 "/>
</bind>
</comp>

<comp id="1259" class="1007" name="grp_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="0"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="1263" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_11/14 sext_ln349_4/16 sum_11/16 "/>
</bind>
</comp>

<comp id="1268" class="1007" name="grp_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="0"/>
<pin id="1270" dir="0" index="1" bw="8" slack="0"/>
<pin id="1271" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="1272" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_17/14 sext_ln349_8/16 sum_17/16 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="x_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="11" slack="0"/>
<pin id="1279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1284" class="1005" name="cmp119_read_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="1"/>
<pin id="1286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp119_read "/>
</bind>
</comp>

<comp id="1288" class="1005" name="cmp159_read_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="2"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp159_read "/>
</bind>
</comp>

<comp id="1299" class="1005" name="brmerge_read_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_read "/>
</bind>
</comp>

<comp id="1303" class="1005" name="OutputWriteEn_1_read_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="2"/>
<pin id="1305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="OutputWriteEn_1_read "/>
</bind>
</comp>

<comp id="1307" class="1005" name="idxprom11_i_cast_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="64" slack="2"/>
<pin id="1309" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="idxprom11_i_cast "/>
</bind>
</comp>

<comp id="1317" class="1005" name="icmp_ln252_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="1"/>
<pin id="1319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln252 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="LineBuf_val_V_addr_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="11" slack="1"/>
<pin id="1323" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="LineBuf_val_V_addr "/>
</bind>
</comp>

<comp id="1327" class="1005" name="LineBuf_val_V_1_addr_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="11" slack="1"/>
<pin id="1329" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="LineBuf_val_V_1_addr "/>
</bind>
</comp>

<comp id="1333" class="1005" name="LineBuf_val_V_2_addr_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="11" slack="1"/>
<pin id="1335" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="LineBuf_val_V_2_addr "/>
</bind>
</comp>

<comp id="1339" class="1005" name="LineBuf_val_V_3_addr_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="11" slack="1"/>
<pin id="1341" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="LineBuf_val_V_3_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="LineBuf_val_V_4_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="11" slack="1"/>
<pin id="1347" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="LineBuf_val_V_4_addr "/>
</bind>
</comp>

<comp id="1351" class="1005" name="LineBuf_val_V_5_addr_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="11" slack="1"/>
<pin id="1353" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="LineBuf_val_V_5_addr "/>
</bind>
</comp>

<comp id="1357" class="1005" name="PixArrayVal_val_V_18_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="1"/>
<pin id="1359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_18 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="PixArrayVal_val_V_19_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="1"/>
<pin id="1367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_19 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="PixArrayVal_val_V_20_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="8" slack="1"/>
<pin id="1375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_20 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="p_Result_2_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="24" slack="1"/>
<pin id="1383" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="PixArray_val_V_20_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="1"/>
<pin id="1388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_20 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="PixArray_val_V_21_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="1"/>
<pin id="1393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_21 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="PixArray_val_V_19_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="1"/>
<pin id="1398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_19 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="FiltCoeff_addr_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="6" slack="1"/>
<pin id="1403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_addr "/>
</bind>
</comp>

<comp id="1406" class="1005" name="PixArrayVal_val_V_21_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="2"/>
<pin id="1408" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_21 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="PixArrayVal_val_V_22_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="2"/>
<pin id="1414" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_22 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="PixArrayVal_val_V_23_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="2"/>
<pin id="1420" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_23 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="PixArrayVal_val_V_24_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="2"/>
<pin id="1426" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_24 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="PixArrayVal_val_V_25_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="2"/>
<pin id="1432" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_25 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="PixArrayVal_val_V_26_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="2"/>
<pin id="1438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_26 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="PixArrayVal_val_V_27_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="8" slack="2"/>
<pin id="1444" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_27 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="PixArrayVal_val_V_28_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="8" slack="2"/>
<pin id="1450" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_28 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="PixArrayVal_val_V_29_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="2"/>
<pin id="1456" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_29 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="PixArray_val_V_13_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="1"/>
<pin id="1462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_13 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="PixArray_val_V_14_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="1"/>
<pin id="1468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_14 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="PixArray_val_V_15_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="1"/>
<pin id="1474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_15 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="PixArray_val_V_16_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_16 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="PixArray_val_V_17_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="1"/>
<pin id="1485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_17 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="PixArray_val_V_18_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="1"/>
<pin id="1490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArray_val_V_18 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="select_ln302_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="24" slack="1"/>
<pin id="1495" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="select_ln302_1_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="24" slack="1"/>
<pin id="1500" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="select_ln302_2_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="24" slack="1"/>
<pin id="1505" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_2 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="select_ln302_3_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="24" slack="1"/>
<pin id="1510" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_3 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="PixArrayVal_val_V_17_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="8" slack="1"/>
<pin id="1515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_17 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="PixArrayVal_val_V_16_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="8" slack="1"/>
<pin id="1520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V_16 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="PixArrayVal_val_V_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="8" slack="1"/>
<pin id="1525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayVal_val_V "/>
</bind>
</comp>

<comp id="1528" class="1005" name="zext_ln232_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="24" slack="1"/>
<pin id="1530" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="sext_ln1540_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="24" slack="1"/>
<pin id="1535" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="zext_ln1540_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="24" slack="1"/>
<pin id="1542" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="zext_ln1540_6_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="24" slack="1"/>
<pin id="1547" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_6 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="FiltCoeff_1_addr_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="6" slack="1"/>
<pin id="1552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_1_addr "/>
</bind>
</comp>

<comp id="1555" class="1005" name="zext_ln232_1_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="24" slack="1"/>
<pin id="1557" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_1 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="sext_ln1540_1_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="24" slack="1"/>
<pin id="1562" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="zext_ln1540_1_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="24" slack="1"/>
<pin id="1569" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_1 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="zext_ln1540_7_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="24" slack="1"/>
<pin id="1574" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_7 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="FiltCoeff_2_addr_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="6" slack="1"/>
<pin id="1579" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_2_addr "/>
</bind>
</comp>

<comp id="1582" class="1005" name="sum_18_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="24" slack="1"/>
<pin id="1584" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_18 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="sum_23_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="24" slack="1"/>
<pin id="1589" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_23 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="sum_28_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="24" slack="1"/>
<pin id="1594" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_28 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="zext_ln232_2_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="24" slack="1"/>
<pin id="1599" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_2 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="sext_ln1540_2_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="24" slack="1"/>
<pin id="1604" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_2 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="sext_ln349_1_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="25" slack="1"/>
<pin id="1611" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_1 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="zext_ln1540_2_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="24" slack="1"/>
<pin id="1616" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_2 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="sext_ln349_5_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="25" slack="1"/>
<pin id="1621" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_5 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="zext_ln1540_8_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="24" slack="1"/>
<pin id="1626" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_8 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="sext_ln349_9_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="25" slack="1"/>
<pin id="1631" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_9 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="FiltCoeff_3_addr_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="6" slack="1"/>
<pin id="1636" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_3_addr "/>
</bind>
</comp>

<comp id="1639" class="1005" name="sum_19_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="25" slack="1"/>
<pin id="1641" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_19 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="sum_24_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="25" slack="1"/>
<pin id="1646" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_24 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="sum_29_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="25" slack="1"/>
<pin id="1651" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_29 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="zext_ln232_3_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="24" slack="1"/>
<pin id="1656" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_3 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="sext_ln1540_3_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="24" slack="1"/>
<pin id="1661" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_3 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="sext_ln349_2_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="26" slack="1"/>
<pin id="1668" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_2 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="zext_ln1540_3_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="24" slack="1"/>
<pin id="1673" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_3 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="sext_ln349_6_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="26" slack="1"/>
<pin id="1678" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_6 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="zext_ln1540_9_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="24" slack="1"/>
<pin id="1683" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_9 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="sext_ln349_10_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="26" slack="1"/>
<pin id="1688" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_10 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="FiltCoeff_4_addr_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="6" slack="1"/>
<pin id="1693" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_4_addr "/>
</bind>
</comp>

<comp id="1696" class="1005" name="sum_20_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="26" slack="1"/>
<pin id="1698" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_20 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="sum_25_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="26" slack="1"/>
<pin id="1703" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_25 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="sum_30_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="26" slack="1"/>
<pin id="1708" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_30 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="zext_ln232_4_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="24" slack="1"/>
<pin id="1713" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_4 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="sext_ln1540_4_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="24" slack="1"/>
<pin id="1718" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_4 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="zext_ln1540_4_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="24" slack="1"/>
<pin id="1725" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_4 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="zext_ln1540_10_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="24" slack="1"/>
<pin id="1730" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_10 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="FiltCoeff_5_addr_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="6" slack="1"/>
<pin id="1735" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_5_addr "/>
</bind>
</comp>

<comp id="1738" class="1005" name="sum_21_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="26" slack="1"/>
<pin id="1740" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_21 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="sum_26_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="26" slack="1"/>
<pin id="1745" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_26 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="sum_31_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="26" slack="1"/>
<pin id="1750" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_31 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="zext_ln232_5_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="24" slack="1"/>
<pin id="1755" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_5 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="sext_ln1540_5_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="24" slack="1"/>
<pin id="1760" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_5 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="sext_ln349_3_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="27" slack="1"/>
<pin id="1767" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_3 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="zext_ln1540_5_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="24" slack="1"/>
<pin id="1772" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_5 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="sext_ln349_7_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="27" slack="1"/>
<pin id="1777" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_7 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="zext_ln1540_11_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="24" slack="1"/>
<pin id="1782" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_11 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="sext_ln349_11_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="27" slack="1"/>
<pin id="1787" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln349_11 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="sum_22_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="27" slack="1"/>
<pin id="1792" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_22 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="sum_27_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="27" slack="1"/>
<pin id="1797" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_27 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="sum_32_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="27" slack="1"/>
<pin id="1802" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_32 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="sum_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="27" slack="1"/>
<pin id="1807" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1810" class="1005" name="tmp_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="1" slack="1"/>
<pin id="1812" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1816" class="1005" name="icmp_ln352_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="1" slack="1"/>
<pin id="1818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln352 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="sum_11_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="27" slack="1"/>
<pin id="1823" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_11 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="tmp_2_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="1" slack="1"/>
<pin id="1828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="icmp_ln352_1_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="1" slack="1"/>
<pin id="1834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln352_1 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="sum_17_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="27" slack="1"/>
<pin id="1839" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_17 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="tmp_4_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="1"/>
<pin id="1844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="icmp_ln352_2_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="1"/>
<pin id="1850" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln352_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="120" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="175" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="6" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="359"><net_src comp="353" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="369"><net_src comp="363" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="379"><net_src comp="373" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="416"><net_src comp="350" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="427"><net_src comp="360" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="438"><net_src comp="370" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="449"><net_src comp="443" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="459"><net_src comp="453" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="469"><net_src comp="463" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="479"><net_src comp="473" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="489"><net_src comp="483" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="499"><net_src comp="493" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="509"><net_src comp="503" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="519"><net_src comp="513" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="529"><net_src comp="523" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="539"><net_src comp="533" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="549"><net_src comp="543" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="559"><net_src comp="553" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="563"><net_src comp="156" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="66" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="150" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="569" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="68" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="569" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="598"><net_src comp="578" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="182" pin="7"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="72" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="182" pin="7"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="76" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="182" pin="7"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="78" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="80" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="626"><net_src comp="162" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="162" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="643"><net_src comp="72" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="162" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="78" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="80" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="227" pin="7"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="72" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="227" pin="7"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="74" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="76" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="667"><net_src comp="72" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="227" pin="7"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="674"><net_src comp="236" pin="7"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="72" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="236" pin="7"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="74" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="76" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="691"><net_src comp="72" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="236" pin="7"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="80" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="698"><net_src comp="245" pin="7"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="72" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="245" pin="7"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="74" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="76" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="715"><net_src comp="72" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="245" pin="7"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="78" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="80" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="722"><net_src comp="254" pin="7"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="72" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="254" pin="7"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="74" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="76" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="739"><net_src comp="72" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="254" pin="7"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="78" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="742"><net_src comp="80" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="746"><net_src comp="263" pin="7"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="72" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="263" pin="7"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="74" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="76" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="763"><net_src comp="72" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="263" pin="7"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="78" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="80" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="773"><net_src comp="84" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="353" pin="4"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="363" pin="4"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="373" pin="4"/><net_sink comp="767" pin=3"/></net>

<net id="782"><net_src comp="767" pin="4"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="254" pin="7"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="767" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="245" pin="7"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="767" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="797"><net_src comp="236" pin="7"/><net_sink comp="791" pin=2"/></net>

<net id="803"><net_src comp="767" pin="4"/><net_sink comp="798" pin=1"/></net>

<net id="804"><net_src comp="227" pin="7"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="353" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="363" pin="4"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="373" pin="4"/><net_sink comp="817" pin=1"/></net>

<net id="829"><net_src comp="84" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="823" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="834"><net_src comp="401" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="279" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="392" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="383" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="550" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="292" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="540" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="530" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="520" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="305" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="510" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="884"><net_src comp="500" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="891"><net_src comp="490" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="318" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="902"><net_src comp="480" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="909"><net_src comp="470" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="916"><net_src comp="460" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="331" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="450" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="440" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="429" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="344" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="943"><net_src comp="418" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="950"><net_src comp="407" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="959"><net_src comp="98" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="100" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="967"><net_src comp="102" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="104" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="969"><net_src comp="100" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="974"><net_src comp="961" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="106" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="98" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="100" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="102" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="104" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="991"><net_src comp="100" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="996"><net_src comp="983" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="106" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="98" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="100" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1011"><net_src comp="102" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="104" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1013"><net_src comp="100" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1018"><net_src comp="1005" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="106" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1026"><net_src comp="108" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="110" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1028"><net_src comp="112" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1033"><net_src comp="114" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="116" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="118" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1051"><net_src comp="1042" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1034" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="1020" pin="4"/><net_sink comp="1046" pin=2"/></net>

<net id="1060"><net_src comp="108" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="110" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1062"><net_src comp="112" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1067"><net_src comp="114" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="116" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="118" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1085"><net_src comp="1076" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1068" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="1054" pin="4"/><net_sink comp="1080" pin=2"/></net>

<net id="1094"><net_src comp="108" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="110" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1096"><net_src comp="112" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1101"><net_src comp="114" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="116" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="118" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1119"><net_src comp="1110" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="1102" pin="3"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="1088" pin="4"/><net_sink comp="1114" pin=2"/></net>

<net id="1128"><net_src comp="84" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="1114" pin="3"/><net_sink comp="1122" pin=1"/></net>

<net id="1130"><net_src comp="1080" pin="3"/><net_sink comp="1122" pin=2"/></net>

<net id="1131"><net_src comp="1046" pin="3"/><net_sink comp="1122" pin=3"/></net>

<net id="1132"><net_src comp="1122" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="1138"><net_src comp="835" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="831" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="92" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1146"><net_src comp="835" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="839" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="92" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1154"><net_src comp="835" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="843" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="92" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1162"><net_src comp="851" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="847" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="871" pin="1"/><net_sink comp="1157" pin=2"/></net>

<net id="1170"><net_src comp="851" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="855" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="878" pin="1"/><net_sink comp="1165" pin=2"/></net>

<net id="1178"><net_src comp="851" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1179"><net_src comp="859" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1180"><net_src comp="885" pin="1"/><net_sink comp="1173" pin=2"/></net>

<net id="1186"><net_src comp="867" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="863" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="896" pin="1"/><net_sink comp="1181" pin=2"/></net>

<net id="1194"><net_src comp="867" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="874" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="903" pin="1"/><net_sink comp="1189" pin=2"/></net>

<net id="1202"><net_src comp="867" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1203"><net_src comp="881" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1204"><net_src comp="910" pin="1"/><net_sink comp="1197" pin=2"/></net>

<net id="1210"><net_src comp="892" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="888" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1217"><net_src comp="892" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="899" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1224"><net_src comp="892" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="906" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1231"><net_src comp="917" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="913" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="937" pin="1"/><net_sink comp="1226" pin=2"/></net>

<net id="1239"><net_src comp="917" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="921" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="944" pin="1"/><net_sink comp="1234" pin=2"/></net>

<net id="1247"><net_src comp="917" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1248"><net_src comp="925" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1249"><net_src comp="951" pin="1"/><net_sink comp="1242" pin=2"/></net>

<net id="1255"><net_src comp="933" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="929" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1257"><net_src comp="1250" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="1258"><net_src comp="1250" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="1264"><net_src comp="933" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="940" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="1259" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="1267"><net_src comp="1259" pin="3"/><net_sink comp="983" pin=1"/></net>

<net id="1273"><net_src comp="933" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="947" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1275"><net_src comp="1268" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1276"><net_src comp="1268" pin="3"/><net_sink comp="1005" pin=1"/></net>

<net id="1280"><net_src comp="122" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1287"><net_src comp="126" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="132" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1294"><net_src comp="1288" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1295"><net_src comp="1288" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1296"><net_src comp="1288" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1297"><net_src comp="1288" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1298"><net_src comp="1288" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1302"><net_src comp="138" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="144" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1310"><net_src comp="560" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1313"><net_src comp="1307" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1314"><net_src comp="1307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1315"><net_src comp="1307" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1316"><net_src comp="1307" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1320"><net_src comp="572" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="175" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1330"><net_src comp="192" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1336"><net_src comp="199" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1342"><net_src comp="206" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1348"><net_src comp="213" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1354"><net_src comp="220" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1360"><net_src comp="599" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1364"><net_src comp="1357" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1368"><net_src comp="603" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="1371"><net_src comp="1365" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1372"><net_src comp="1365" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1376"><net_src comp="613" pin="4"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1379"><net_src comp="1373" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1380"><net_src comp="1373" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1384"><net_src comp="162" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="1389"><net_src comp="623" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1394"><net_src comp="627" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1399"><net_src comp="637" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1404"><net_src comp="272" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1409"><net_src comp="647" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1415"><net_src comp="651" pin="4"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1421"><net_src comp="661" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1427"><net_src comp="671" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1433"><net_src comp="675" pin="4"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1439"><net_src comp="685" pin="4"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1441"><net_src comp="1436" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1445"><net_src comp="695" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1451"><net_src comp="699" pin="4"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1457"><net_src comp="709" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1463"><net_src comp="719" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1469"><net_src comp="723" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1475"><net_src comp="733" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1481"><net_src comp="743" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1486"><net_src comp="747" pin="4"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1491"><net_src comp="757" pin="4"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1496"><net_src comp="777" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1501"><net_src comp="784" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1506"><net_src comp="791" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1511"><net_src comp="798" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1516"><net_src comp="805" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1521"><net_src comp="811" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="1526"><net_src comp="817" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="823" pin=3"/></net>

<net id="1531"><net_src comp="831" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1536"><net_src comp="835" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1543"><net_src comp="839" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1548"><net_src comp="843" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1553"><net_src comp="285" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1558"><net_src comp="847" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1563"><net_src comp="851" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1566"><net_src comp="1560" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1570"><net_src comp="855" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1575"><net_src comp="859" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1580"><net_src comp="298" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1585"><net_src comp="1133" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1590"><net_src comp="1141" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1595"><net_src comp="1149" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1600"><net_src comp="863" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1605"><net_src comp="867" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1607"><net_src comp="1602" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1608"><net_src comp="1602" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1612"><net_src comp="871" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1617"><net_src comp="874" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1622"><net_src comp="878" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1627"><net_src comp="881" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1632"><net_src comp="885" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1637"><net_src comp="311" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1642"><net_src comp="1157" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1647"><net_src comp="1165" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1652"><net_src comp="1173" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1657"><net_src comp="888" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1662"><net_src comp="892" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1665"><net_src comp="1659" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1669"><net_src comp="896" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1674"><net_src comp="899" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1679"><net_src comp="903" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1684"><net_src comp="906" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1689"><net_src comp="910" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1694"><net_src comp="324" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1699"><net_src comp="1181" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1704"><net_src comp="1189" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1709"><net_src comp="1197" pin="3"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1714"><net_src comp="913" pin="1"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1719"><net_src comp="917" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1721"><net_src comp="1716" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1722"><net_src comp="1716" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1726"><net_src comp="921" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1731"><net_src comp="925" pin="1"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1736"><net_src comp="337" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1741"><net_src comp="1205" pin="3"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1746"><net_src comp="1212" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1751"><net_src comp="1219" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1756"><net_src comp="929" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1761"><net_src comp="933" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1763"><net_src comp="1758" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1764"><net_src comp="1758" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1768"><net_src comp="937" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1773"><net_src comp="940" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1778"><net_src comp="944" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1783"><net_src comp="947" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1788"><net_src comp="951" pin="1"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1793"><net_src comp="1226" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1798"><net_src comp="1234" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1803"><net_src comp="1242" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1808"><net_src comp="1250" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1813"><net_src comp="954" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1819"><net_src comp="970" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1824"><net_src comp="1259" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1829"><net_src comp="976" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1835"><net_src comp="992" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1840"><net_src comp="1268" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1845"><net_src comp="998" pin="3"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1851"><net_src comp="1014" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LineBuf_val_V_5 | {4 }
	Port: LineBuf_val_V_4 | {4 }
	Port: LineBuf_val_V_3 | {4 }
	Port: LineBuf_val_V_2 | {4 }
	Port: LineBuf_val_V_1 | {4 }
	Port: LineBuf_val_V | {3 }
	Port: SrcYUV | {}
	Port: OutYUV | {18 }
 - Input state : 
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : FiltCoeff_5 | {13 14 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : idxprom11_i | {1 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : FiltCoeff_4 | {11 12 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : FiltCoeff_3 | {9 10 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : FiltCoeff_2 | {7 8 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : FiltCoeff_1 | {5 6 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : FiltCoeff | {3 4 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : InPixels | {1 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : OutputWriteEn_1 | {1 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : LineBuf_val_V_5 | {2 3 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : LineBuf_val_V_4 | {2 3 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : LineBuf_val_V_3 | {2 3 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : LineBuf_val_V_2 | {2 3 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : LineBuf_val_V_1 | {2 3 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : LineBuf_val_V | {1 2 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : brmerge | {1 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : cmp159 | {1 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : cmp119 | {1 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : SrcYUV | {2 }
	Port: vscale_core_polyphase_Pipeline_loop_width_for_procpix : OutYUV | {}
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln252 : 2
		x_2 : 2
		br_ln252 : 3
		idxprom6_i : 2
		LineBuf_val_V_addr : 3
		LineBufVal_V_1 : 4
		LineBuf_val_V_1_addr : 3
		LineBuf_val_V_2_addr : 3
		LineBuf_val_V_3_addr : 3
		LineBuf_val_V_4_addr : 3
		LineBuf_val_V_5_addr : 3
		store_ln252 : 3
	State 2
		PixArrayVal_val_V_18 : 1
		PixArrayVal_val_V_19 : 1
		PixArrayVal_val_V_20 : 1
	State 3
		PixArrayVal_val_V_21 : 1
		PixArrayVal_val_V_22 : 1
		PixArrayVal_val_V_23 : 1
		PixArrayVal_val_V_24 : 1
		PixArrayVal_val_V_25 : 1
		PixArrayVal_val_V_26 : 1
		PixArrayVal_val_V_27 : 1
		PixArrayVal_val_V_28 : 1
		PixArrayVal_val_V_29 : 1
		PixArray_val_V_13 : 1
		PixArray_val_V_14 : 1
		PixArray_val_V_15 : 1
		PixArray_val_V_16 : 1
		PixArray_val_V_17 : 1
		PixArray_val_V_18 : 1
		PixArrayVal_val_V_30 : 1
		PixArrayVal_val_V_31 : 1
		PixArrayVal_val_V_32 : 1
		LineBufVal_V_7 : 2
		select_ln302 : 3
		select_ln302_1 : 3
		select_ln302_2 : 3
		select_ln302_3 : 3
		PixArrayVal_val_V_17 : 2
		PixArrayVal_val_V_16 : 2
		PixArrayVal_val_V : 2
		FiltCoeff_load : 1
	State 4
		store_ln315 : 1
		PixArray_val_V_25 : 1
		PixArray_val_V_24 : 1
		PixArray_val_V : 1
		zext_ln232 : 2
		sext_ln1540 : 1
		ret_V : 3
		zext_ln1540 : 2
		ret_V_6 : 3
		zext_ln1540_6 : 2
		ret_V_12 : 3
	State 5
		FiltCoeff_1_load : 1
	State 6
		sext_ln1540_1 : 1
		ret_V_1 : 2
		sum_18 : 1
		ret_V_7 : 2
		sum_23 : 1
		ret_V_13 : 2
		sum_28 : 1
	State 7
		FiltCoeff_2_load : 1
	State 8
		sext_ln343 : 1
		sext_ln1540_2 : 1
		ret_V_2 : 2
		sum_19 : 2
		sext_ln343_4 : 1
		ret_V_8 : 2
		sum_24 : 2
		sext_ln343_8 : 1
		ret_V_14 : 2
		sum_29 : 2
	State 9
		FiltCoeff_3_load : 1
	State 10
		sext_ln343_1 : 1
		sext_ln1540_3 : 1
		ret_V_3 : 2
		sum_20 : 2
		sext_ln343_5 : 1
		ret_V_9 : 2
		sum_25 : 2
		sext_ln343_9 : 1
		ret_V_15 : 2
		sum_30 : 2
	State 11
		FiltCoeff_4_load : 1
	State 12
		sext_ln343_2 : 1
		sext_ln1540_4 : 1
		ret_V_4 : 2
		sum_21 : 2
		sext_ln343_6 : 1
		ret_V_10 : 2
		sum_26 : 2
		sext_ln343_10 : 1
		ret_V_16 : 2
		sum_31 : 2
	State 13
		FiltCoeff_5_load : 1
	State 14
		sext_ln343_3 : 1
		sext_ln1540_5 : 1
		ret_V_5 : 2
		sum_22 : 2
		sext_ln343_7 : 1
		ret_V_11 : 2
		sum_27 : 2
		sext_ln343_11 : 1
		ret_V_17 : 2
		sum_32 : 2
	State 15
	State 16
		sext_ln349 : 1
		sum : 2
		sext_ln349_4 : 1
		sum_11 : 2
		sext_ln349_8 : 1
		sum_17 : 2
	State 17
		tmp : 1
		tmp_1 : 1
		icmp_ln352 : 2
		tmp_2 : 1
		tmp_3 : 1
		icmp_ln352_1 : 2
		tmp_4 : 1
		tmp_5 : 1
		icmp_ln352_2 : 2
	State 18
		select_ln260 : 1
		select_ln260_1 : 1
		select_ln260_2 : 1
		p_0 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln302_fu_777       |    0    |    0    |    24   |
|          |       select_ln302_1_fu_784      |    0    |    0    |    24   |
|          |       select_ln302_2_fu_791      |    0    |    0    |    24   |
|          |       select_ln302_3_fu_798      |    0    |    0    |    24   |
|          |    PixArrayVal_val_V_17_fu_805   |    0    |    0    |    8    |
|          |    PixArrayVal_val_V_16_fu_811   |    0    |    0    |    8    |
|  select  |     PixArrayVal_val_V_fu_817     |    0    |    0    |    8    |
|          |      select_ln260_3_fu_1034      |    0    |    0    |    8    |
|          |       select_ln260_fu_1046       |    0    |    0    |    8    |
|          |      select_ln260_4_fu_1068      |    0    |    0    |    8    |
|          |      select_ln260_1_fu_1080      |    0    |    0    |    8    |
|          |      select_ln260_5_fu_1102      |    0    |    0    |    8    |
|          |      select_ln260_2_fu_1114      |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln252_fu_572        |    0    |    0    |    11   |
|   icmp   |         icmp_ln352_fu_970        |    0    |    0    |    10   |
|          |        icmp_ln352_1_fu_992       |    0    |    0    |    10   |
|          |       icmp_ln352_2_fu_1014       |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1133           |    1    |    0    |    0    |
|          |            grp_fu_1141           |    1    |    0    |    0    |
|          |            grp_fu_1149           |    1    |    0    |    0    |
|          |            grp_fu_1157           |    1    |    0    |    0    |
|          |            grp_fu_1165           |    1    |    0    |    0    |
|          |            grp_fu_1173           |    1    |    0    |    0    |
|          |            grp_fu_1181           |    1    |    0    |    0    |
|          |            grp_fu_1189           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1197           |    1    |    0    |    0    |
|          |            grp_fu_1205           |    1    |    0    |    0    |
|          |            grp_fu_1212           |    1    |    0    |    0    |
|          |            grp_fu_1219           |    1    |    0    |    0    |
|          |            grp_fu_1226           |    1    |    0    |    0    |
|          |            grp_fu_1234           |    1    |    0    |    0    |
|          |            grp_fu_1242           |    1    |    0    |    0    |
|          |            grp_fu_1250           |    1    |    0    |    0    |
|          |            grp_fu_1259           |    1    |    0    |    0    |
|          |            grp_fu_1268           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    add   |            x_2_fu_578            |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln260_fu_1029        |    0    |    0    |    2    |
|    xor   |        xor_ln260_1_fu_1063       |    0    |    0    |    2    |
|          |        xor_ln260_2_fu_1097       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln260_fu_1042         |    0    |    0    |    2    |
|    or    |        or_ln260_1_fu_1076        |    0    |    0    |    2    |
|          |        or_ln260_2_fu_1110        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |      cmp119_read_read_fu_126     |    0    |    0    |    0    |
|          |      cmp159_read_read_fu_132     |    0    |    0    |    0    |
|          |     brmerge_read_read_fu_138     |    0    |    0    |    0    |
|   read   | OutputWriteEn_1_read_read_fu_144 |    0    |    0    |    0    |
|          |     InPixels_read_read_fu_150    |    0    |    0    |    0    |
|          |   idxprom11_i_read_read_fu_156   |    0    |    0    |    0    |
|          |      p_Result_2_read_fu_162      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln174_write_fu_168     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      idxprom11_i_cast_fu_560     |    0    |    0    |    0    |
|          |         idxprom6_i_fu_584        |    0    |    0    |    0    |
|          |         zext_ln232_fu_831        |    0    |    0    |    0    |
|          |        zext_ln1540_fu_839        |    0    |    0    |    0    |
|          |       zext_ln1540_6_fu_843       |    0    |    0    |    0    |
|          |        zext_ln232_1_fu_847       |    0    |    0    |    0    |
|          |       zext_ln1540_1_fu_855       |    0    |    0    |    0    |
|          |       zext_ln1540_7_fu_859       |    0    |    0    |    0    |
|          |        zext_ln232_2_fu_863       |    0    |    0    |    0    |
|   zext   |       zext_ln1540_2_fu_874       |    0    |    0    |    0    |
|          |       zext_ln1540_8_fu_881       |    0    |    0    |    0    |
|          |        zext_ln232_3_fu_888       |    0    |    0    |    0    |
|          |       zext_ln1540_3_fu_899       |    0    |    0    |    0    |
|          |       zext_ln1540_9_fu_906       |    0    |    0    |    0    |
|          |        zext_ln232_4_fu_913       |    0    |    0    |    0    |
|          |       zext_ln1540_4_fu_921       |    0    |    0    |    0    |
|          |       zext_ln1540_10_fu_925      |    0    |    0    |    0    |
|          |        zext_ln232_5_fu_929       |    0    |    0    |    0    |
|          |       zext_ln1540_5_fu_940       |    0    |    0    |    0    |
|          |       zext_ln1540_11_fu_947      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    PixArrayVal_val_V_18_fu_599   |    0    |    0    |    0    |
|          |     PixArray_val_V_20_fu_623     |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_21_fu_647   |    0    |    0    |    0    |
|   trunc  |    PixArrayVal_val_V_24_fu_671   |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_27_fu_695   |    0    |    0    |    0    |
|          |     PixArray_val_V_13_fu_719     |    0    |    0    |    0    |
|          |     PixArray_val_V_16_fu_743     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    PixArrayVal_val_V_19_fu_603   |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_20_fu_613   |    0    |    0    |    0    |
|          |     PixArray_val_V_21_fu_627     |    0    |    0    |    0    |
|          |     PixArray_val_V_19_fu_637     |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_22_fu_651   |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_23_fu_661   |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_25_fu_675   |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_26_fu_685   |    0    |    0    |    0    |
|          |    PixArrayVal_val_V_28_fu_699   |    0    |    0    |    0    |
|partselect|    PixArrayVal_val_V_29_fu_709   |    0    |    0    |    0    |
|          |     PixArray_val_V_14_fu_723     |    0    |    0    |    0    |
|          |     PixArray_val_V_15_fu_733     |    0    |    0    |    0    |
|          |     PixArray_val_V_17_fu_747     |    0    |    0    |    0    |
|          |     PixArray_val_V_18_fu_757     |    0    |    0    |    0    |
|          |           tmp_1_fu_961           |    0    |    0    |    0    |
|          |           tmp_3_fu_983           |    0    |    0    |    0    |
|          |           tmp_5_fu_1005          |    0    |    0    |    0    |
|          |         trunc_ln2_fu_1020        |    0    |    0    |    0    |
|          |       trunc_ln260_1_fu_1054      |    0    |    0    |    0    |
|          |       trunc_ln260_2_fu_1088      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       LineBufVal_V_7_fu_767      |    0    |    0    |    0    |
|bitconcatenate|         p_Result_s_fu_823        |    0    |    0    |    0    |
|          |            p_0_fu_1122           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1540_fu_835        |    0    |    0    |    0    |
|          |       sext_ln1540_1_fu_851       |    0    |    0    |    0    |
|          |       sext_ln1540_2_fu_867       |    0    |    0    |    0    |
|          |        sext_ln349_1_fu_871       |    0    |    0    |    0    |
|          |        sext_ln349_5_fu_878       |    0    |    0    |    0    |
|          |        sext_ln349_9_fu_885       |    0    |    0    |    0    |
|          |       sext_ln1540_3_fu_892       |    0    |    0    |    0    |
|   sext   |        sext_ln349_2_fu_896       |    0    |    0    |    0    |
|          |        sext_ln349_6_fu_903       |    0    |    0    |    0    |
|          |       sext_ln349_10_fu_910       |    0    |    0    |    0    |
|          |       sext_ln1540_4_fu_917       |    0    |    0    |    0    |
|          |       sext_ln1540_5_fu_933       |    0    |    0    |    0    |
|          |        sext_ln349_3_fu_937       |    0    |    0    |    0    |
|          |        sext_ln349_7_fu_944       |    0    |    0    |    0    |
|          |       sext_ln349_11_fu_951       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_954            |    0    |    0    |    0    |
| bitselect|           tmp_2_fu_976           |    0    |    0    |    0    |
|          |           tmp_4_fu_998           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    18   |    0    |   233   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  FiltCoeff_1_addr_reg_1550  |    6   |
|  FiltCoeff_2_addr_reg_1577  |    6   |
|  FiltCoeff_3_addr_reg_1634  |    6   |
|  FiltCoeff_4_addr_reg_1691  |    6   |
|  FiltCoeff_5_addr_reg_1733  |    6   |
|   FiltCoeff_addr_reg_1401   |    6   |
|LineBuf_val_V_1_addr_reg_1327|   11   |
|LineBuf_val_V_2_addr_reg_1333|   11   |
|LineBuf_val_V_3_addr_reg_1339|   11   |
|LineBuf_val_V_4_addr_reg_1345|   11   |
|LineBuf_val_V_5_addr_reg_1351|   11   |
| LineBuf_val_V_addr_reg_1321 |   11   |
|OutputWriteEn_1_read_reg_1303|    1   |
|PixArrayVal_val_V_16_reg_1518|    8   |
|PixArrayVal_val_V_17_reg_1513|    8   |
|PixArrayVal_val_V_18_reg_1357|    8   |
|PixArrayVal_val_V_19_reg_1365|    8   |
|PixArrayVal_val_V_20_reg_1373|    8   |
|PixArrayVal_val_V_21_reg_1406|    8   |
|PixArrayVal_val_V_22_reg_1412|    8   |
|PixArrayVal_val_V_23_reg_1418|    8   |
|PixArrayVal_val_V_24_reg_1424|    8   |
|PixArrayVal_val_V_25_reg_1430|    8   |
|PixArrayVal_val_V_26_reg_1436|    8   |
|PixArrayVal_val_V_27_reg_1442|    8   |
|PixArrayVal_val_V_28_reg_1448|    8   |
|PixArrayVal_val_V_29_reg_1454|    8   |
| PixArrayVal_val_V_30_reg_350|    8   |
| PixArrayVal_val_V_31_reg_360|    8   |
| PixArrayVal_val_V_32_reg_370|    8   |
|  PixArrayVal_val_V_reg_1523 |    8   |
|  PixArray_val_V_13_reg_1460 |    8   |
|  PixArray_val_V_14_reg_1466 |    8   |
|  PixArray_val_V_15_reg_1472 |    8   |
|  PixArray_val_V_16_reg_1478 |    8   |
|  PixArray_val_V_17_reg_1483 |    8   |
|  PixArray_val_V_18_reg_1488 |    8   |
|  PixArray_val_V_19_reg_1396 |    8   |
|  PixArray_val_V_20_reg_1386 |    8   |
|  PixArray_val_V_21_reg_1391 |    8   |
|  PixArray_val_V_24_reg_389  |    8   |
|  PixArray_val_V_25_reg_380  |    8   |
|  PixArray_val_V_27_reg_540  |    8   |
|  PixArray_val_V_28_reg_530  |    8   |
|  PixArray_val_V_30_reg_510  |    8   |
|  PixArray_val_V_31_reg_500  |    8   |
|  PixArray_val_V_33_reg_480  |    8   |
|  PixArray_val_V_34_reg_470  |    8   |
|  PixArray_val_V_36_reg_450  |    8   |
|  PixArray_val_V_37_reg_440  |    8   |
|  PixArray_val_V_39_reg_418  |    8   |
|  PixArray_val_V_40_reg_407  |    8   |
|  PixArray_val_V_42_reg_550  |    8   |
|  PixArray_val_V_43_reg_520  |    8   |
|  PixArray_val_V_44_reg_490  |    8   |
|  PixArray_val_V_45_reg_460  |    8   |
|  PixArray_val_V_46_reg_429  |    8   |
|    PixArray_val_V_reg_398   |    8   |
|    brmerge_read_reg_1299    |    1   |
|     cmp119_read_reg_1284    |    1   |
|     cmp159_read_reg_1288    |    1   |
|     icmp_ln252_reg_1317     |    1   |
|    icmp_ln352_1_reg_1832    |    1   |
|    icmp_ln352_2_reg_1848    |    1   |
|     icmp_ln352_reg_1816     |    1   |
|  idxprom11_i_cast_reg_1307  |   64   |
|     p_Result_2_reg_1381     |   24   |
|   select_ln302_1_reg_1498   |   24   |
|   select_ln302_2_reg_1503   |   24   |
|   select_ln302_3_reg_1508   |   24   |
|    select_ln302_reg_1493    |   24   |
|    sext_ln1540_1_reg_1560   |   24   |
|    sext_ln1540_2_reg_1602   |   24   |
|    sext_ln1540_3_reg_1659   |   24   |
|    sext_ln1540_4_reg_1716   |   24   |
|    sext_ln1540_5_reg_1758   |   24   |
|     sext_ln1540_reg_1533    |   24   |
|    sext_ln349_10_reg_1686   |   26   |
|    sext_ln349_11_reg_1785   |   27   |
|    sext_ln349_1_reg_1609    |   25   |
|    sext_ln349_2_reg_1666    |   26   |
|    sext_ln349_3_reg_1765    |   27   |
|    sext_ln349_5_reg_1619    |   25   |
|    sext_ln349_6_reg_1676    |   26   |
|    sext_ln349_7_reg_1775    |   27   |
|    sext_ln349_9_reg_1629    |   25   |
|       sum_11_reg_1821       |   27   |
|       sum_17_reg_1837       |   27   |
|       sum_18_reg_1582       |   24   |
|       sum_19_reg_1639       |   25   |
|       sum_20_reg_1696       |   26   |
|       sum_21_reg_1738       |   26   |
|       sum_22_reg_1790       |   27   |
|       sum_23_reg_1587       |   24   |
|       sum_24_reg_1644       |   25   |
|       sum_25_reg_1701       |   26   |
|       sum_26_reg_1743       |   26   |
|       sum_27_reg_1795       |   27   |
|       sum_28_reg_1592       |   24   |
|       sum_29_reg_1649       |   25   |
|       sum_30_reg_1706       |   26   |
|       sum_31_reg_1748       |   26   |
|       sum_32_reg_1800       |   27   |
|         sum_reg_1805        |   27   |
|        tmp_2_reg_1826       |    1   |
|        tmp_4_reg_1842       |    1   |
|         tmp_reg_1810        |    1   |
|          x_reg_1277         |   11   |
|   zext_ln1540_10_reg_1728   |   24   |
|   zext_ln1540_11_reg_1780   |   24   |
|    zext_ln1540_1_reg_1567   |   24   |
|    zext_ln1540_2_reg_1614   |   24   |
|    zext_ln1540_3_reg_1671   |   24   |
|    zext_ln1540_4_reg_1723   |   24   |
|    zext_ln1540_5_reg_1770   |   24   |
|    zext_ln1540_6_reg_1545   |   24   |
|    zext_ln1540_7_reg_1572   |   24   |
|    zext_ln1540_8_reg_1624   |   24   |
|    zext_ln1540_9_reg_1681   |   24   |
|     zext_ln1540_reg_1540    |   24   |
|    zext_ln232_1_reg_1555    |   24   |
|    zext_ln232_2_reg_1597    |   24   |
|    zext_ln232_3_reg_1654    |   24   |
|    zext_ln232_4_reg_1711    |   24   |
|    zext_ln232_5_reg_1753    |   24   |
|     zext_ln232_reg_1528     |   24   |
+-----------------------------+--------+
|            Total            |  1943  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_305 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_331 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_344 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1133    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1133    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1141    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1141    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1149    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1149    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1157    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1157    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1165    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1165    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1173    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1173    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1181    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1181    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1189    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1189    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1197    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1197    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1205    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1205    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1212    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1212    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1219    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1219    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1226    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1226    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1234    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1234    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1242    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1242    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1250    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1250    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1259    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1259    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1268    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1268    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1176  || 70.0735 ||   462   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   233  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   70   |    -   |   462  |
|  Register |    -   |    -   |  1943  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   70   |  1943  |   695  |
+-----------+--------+--------+--------+--------+
