4-1-input AND-OR-Invert gate
.cell AOI41
.origin NAND4
.inputs B A3 A2 A1 A 
.outputs Y 
pmos B N3 vdd vdd g 2 4 2
pmos A3 Y N3 vdd g 1 4 1
pmos A2 Y N3 vdd g 1 3 1
pmos A1 Y N3 vdd g 1 2 1
pmos A Y N3 vdd g 1 1 1
nmos B N3 gnd gnd 1 1 2 -1
nmos A3 N2 gnd gnd 1 4 1 -4
nmos A2 N1 N2 gnd 1 3 1 -3
nmos A1 N N1 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end