
---------- Begin Simulation Statistics ----------
final_tick                                  269861000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718000                       # Number of bytes of host memory used
host_op_rate                                   246352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.79                       # Real time elapsed on the host
host_tick_rate                               71231590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      803197                       # Number of instructions simulated
sim_ops                                        933299                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000270                       # Number of seconds simulated
sim_ticks                                   269861000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.815091                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   70779                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                72360                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2642                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4955                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69847                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                891                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  148364                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         2603                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            6                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          346                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong          313                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           57                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         2397                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1088                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1493                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          101                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          999                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          138                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          226                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          398                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          180                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          250                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          162                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          131                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          122                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16           66                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          129                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          173                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           69                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          296                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          170                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          229                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          168                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          293                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          507                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          168                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          347                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        44931                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          378                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          712                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           69                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1909                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          205                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1488                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          736                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1040                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          277                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          331                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          280                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          194                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          185                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          132                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17           67                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          118                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19           25                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          282                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          177                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          300                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          112                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          234                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          405                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         7776                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          169                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          648                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   32997                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect           23                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong            0                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3573113                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   282893                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4509                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     117607                       # Number of branches committed
system.cpu.commit.bw_lim_events                 30196                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          141031                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               803197                       # Number of instructions committed
system.cpu.commit.committedOps                 933299                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       467356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.996977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.315341                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       128880     27.58%     27.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       161230     34.50%     62.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        52575     11.25%     73.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        28554      6.11%     79.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17813      3.81%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26981      5.77%     89.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14357      3.07%     92.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6770      1.45%     93.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        30196      6.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       467356                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30118                       # Number of function calls committed.
system.cpu.commit.int_insts                    876259                       # Number of committed integer instructions.
system.cpu.commit.loads                        171363                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           634446     67.98%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1849      0.20%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          171363     18.36%     86.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         125641     13.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            933299                       # Class of committed instruction
system.cpu.commit.refs                         297004                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      803197                       # Number of Instructions Simulated
system.cpu.committedOps                        933299                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.671968                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.671968                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                203280                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   473                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                67438                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1120241                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   112627                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     94358                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4756                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1537                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 71979                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      148364                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    144185                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        301495                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1747                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1034415                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           136                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   10442                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274889                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             180013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             104667                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.916566                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             487000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.454858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.145814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   256959     52.76%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23272      4.78%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    26145      5.37%     62.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    23310      4.79%     67.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27653      5.68%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    19223      3.95%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14322      2.94%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11563      2.37%     82.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    84553     17.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               487000                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           52723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4577                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   125808                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.854121                       # Inst execution rate
system.cpu.iew.exec_refs                       333697                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     129228                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18290                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                211289                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               226                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               141934                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1074324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                204469                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7086                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1000712                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    40                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4756                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   333                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            73120                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7082                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        39926                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        16293                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            299                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1353                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3224                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1446000                       # num instructions consuming a value
system.cpu.iew.wb_count                        980430                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.464832                       # average fanout of values written-back
system.cpu.iew.wb_producers                    672147                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.816543                       # insts written-back per cycle
system.cpu.iew.wb_sent                         983070                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1180804                       # number of integer regfile reads
system.cpu.int_regfile_writes                  745342                       # number of integer regfile writes
system.cpu.ipc                               1.488165                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.488165                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                668646     66.35%     66.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1859      0.18%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               207643     20.60%     87.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              129631     12.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1007798                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1007779                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2505422                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       980430                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1215637                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1074258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1007798                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          141024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2826                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       420591                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        487000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.069400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.486078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94648     19.43%     19.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              106481     21.86%     41.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               87896     18.05%     59.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               66375     13.63%     72.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              131600     27.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          487000                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.867250                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             84712                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23528                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               211289                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              141934                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  784926                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           539723                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   43566                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                998081                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 141475                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   136836                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1519                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5138431                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1101010                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1160296                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    140563                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4756                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                159254                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   162215                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1383918                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2025                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    336127                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1511295                       # The number of ROB reads
system.cpu.rob.rob_writes                     2168319                       # The number of ROB writes
system.cpu.timesIdled                             872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3496                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                809                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           809                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               961                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     961    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 961                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1200500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5080000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             152                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1707                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       201984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 223232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2031                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038897                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1952     96.11%     96.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     79      3.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2031                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3206000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            492986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2559499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1055                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1028                       # number of overall hits
system.l2.overall_hits::.cpu.data                  27                       # number of overall hits
system.l2.overall_hits::total                    1055                       # number of overall hits
system.l2.demand_misses::.cpu.inst                679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                297                       # number of demand (read+write) misses
system.l2.demand_misses::total                    976                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               679                       # number of overall misses
system.l2.overall_misses::.cpu.data               297                       # number of overall misses
system.l2.overall_misses::total                   976                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76379000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23673000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76379000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2031                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2031                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.397774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.480551                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.397774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.480551                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77622.974963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79707.070707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78257.172131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77622.974963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79707.070707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78257.172131                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45854500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     19838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     65692500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45854500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     19838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     65692500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.397188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.873457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.473166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.397188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.873457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.473166                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67632.005900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70098.939929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68358.480749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67632.005900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70098.939929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68358.480749                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                8                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1398                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1398                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1398                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1398                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 152                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80355.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80355.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70355.263158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70355.263158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.397774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.397774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77622.974963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77622.974963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45854500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45854500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.397188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.397188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67632.005900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67632.005900                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.843023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79027.586207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79027.586207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.761628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.761628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69801.526718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69801.526718                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   732.783834                       # Cycle average of tags in use
system.l2.tags.total_refs                        3428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.567118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       500.815005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       231.968829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.015284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.022363                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          801                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029327                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28505                       # Number of tag accesses
system.l2.tags.data_accesses                    28505                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          43392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 961                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         160793890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67116034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             227909924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    160793890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        160793890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        160793890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67116034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            227909924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000527000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8118750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                26137500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8448.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27198.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      772                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.078212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.619089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.710484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50     27.93%     27.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     25.14%     53.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     16.20%     69.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      6.15%     75.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.59%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.91%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.35%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.23%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      9.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  61504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       227.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    227.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     269770500                       # Total gap between requests
system.mem_ctrls.avgGap                     280718.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 160793890.187911570072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67116033.809998482466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17961250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8176250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26491.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28891.34                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1799280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         26819640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         81041760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          131090010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.768636                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    210423000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     50598000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               992460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               504735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5062260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         80078160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         36192480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          143727855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.599579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     93345250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    167675750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       142210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           142210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       142210                       # number of overall hits
system.cpu.icache.overall_hits::total          142210                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1974                       # number of overall misses
system.cpu.icache.overall_misses::total          1974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     80046999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80046999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80046999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80046999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       144184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       144184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       144184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       144184                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40550.658055                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40550.658055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40550.658055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40550.658055                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1140                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1450                       # number of writebacks
system.cpu.icache.writebacks::total              1450                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1707                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1707                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1707                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1707                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66185500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66185500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011839                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011839                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38772.993556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38772.993556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38772.993556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38772.993556                       # average overall mshr miss latency
system.cpu.icache.replacements                   1450                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       142210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          142210                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80046999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80046999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       144184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       144184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40550.658055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40550.658055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1707                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1707                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38772.993556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38772.993556                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           243.819305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              143916                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1706                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.358734                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   243.819305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            290074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           290074                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240040                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240040                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240040                       # number of overall hits
system.cpu.dcache.overall_hits::total          240040                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1258                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1258                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1258                       # number of overall misses
system.cpu.dcache.overall_misses::total          1258                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85541997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85541997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85541997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85541997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241298                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241298                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241298                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005213                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67998.407790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67998.407790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67998.407790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67998.407790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          934                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24476998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24476998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24476998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24476998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75546.290123                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75546.290123                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75546.290123                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75546.290123                       # average overall mshr miss latency
system.cpu.dcache.replacements                     15                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       115494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          115494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       115818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       115818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60825.617284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60825.617284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69965.116279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69965.116279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       124546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         124546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65834497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65834497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70486.613490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70486.613490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12442998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12442998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81861.828947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81861.828947                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.768966                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              240411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            742.009259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.768966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.248798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.248798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.301758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            483016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           483016                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    269861000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    269861000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
