// Generated by CIRCT unknown git version
module alu_mux_2(	// file.cleaned.mlir:2:3
  input  sel1,	// file.cleaned.mlir:2:27
         in1,	// file.cleaned.mlir:2:42
         in0,	// file.cleaned.mlir:2:56
  output out	// file.cleaned.mlir:2:71
);

  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:7:10
  assign SYNTHESIZED_WIRE_0 = ~sel1;	// file.cleaned.mlir:7:10
  assign out = in1 & sel1 | in0 & SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:5
endmodule

