Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run

Warning!  some objects excluded from $dumpvars due to -access -R
            File: /projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
           Scope: oc8051_tb
            Time: 0 FS + 0

time                    1 step           0: pass
time                   36 faulire: mismatch on ports in step           1
 p0_out ff p1_out 00 p2_out ff
 testvecp 00xxxx
 p_out   ff00ff
Simulation complete via $finish(1) at time 58 NS + 0
/projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v:142     $finish;
ncsim> exit
