Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 31 17:53:16 2021
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bb_shaping_fil_timing_summary_routed.rpt -pb bb_shaping_fil_timing_summary_routed.pb -rpx bb_shaping_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : bb_shaping_fil
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.886        0.000                      0                 3172        0.079        0.000                      0                 3172        3.000        0.000                       0                  1629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         5.886        0.000                      0                  939        0.079        0.000                      0                  939        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.400        0.000                      0                 2233        0.103        0.000                      0                 2233       18.750        0.000                       0                  1117  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[0]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[1]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[2]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[3]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[4]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[5]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[6]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/fifo_output_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 0.580ns (6.855%)  route 7.881ns (93.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.860    12.312    u_jtag_mac/chif_reset
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y55         FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[7]/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/fifo_output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/post_chif_fifo_rd_en_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.580ns (6.969%)  route 7.743ns (93.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X57Y47         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=13, routed)          1.021     5.328    u_jtag_mac/user_rst_assert
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.452 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=769, routed)         6.721    12.174    u_jtag_mac/chif_reset
    SLICE_X32Y54         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y54         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_d1_reg/C
                         clock pessimism              0.302    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524    18.198    u_jtag_mac/post_chif_fifo_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.454ns (17.190%)  route 7.004ns (82.810%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 18.515 - 15.152 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.727     3.851    u_jtag_mac/TCK_BUFG
    SLICE_X59Y48         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     4.307 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=18, routed)          1.404     5.711    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.861 r  u_jtag_mac/FSM_onehot_cs[14]_i_6/O
                         net (fo=5, routed)           1.519     7.379    u_jtag_mac/FSM_onehot_cs[14]_i_6_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.326     7.705 r  u_jtag_mac/FSM_onehot_cs[14]_i_7/O
                         net (fo=4, routed)           0.846     8.551    u_jtag_mac/FSM_onehot_cs[14]_i_7_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.675 f  u_jtag_mac/act_rd_cnt[15]_i_4/O
                         net (fo=8, routed)           0.331     9.006    u_jtag_mac/act_rd_cnt[15]_i_4_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.130 r  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.444     9.574    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.698 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.429    11.127    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.150    11.277 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           1.032    12.309    u_jtag_mac/u_post_chif_fifo_n_22
    SLICE_X59Y51         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.541    18.515    u_jtag_mac/TCK_BUFG
    SLICE_X59Y51         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.302    18.817    
                         clock uncertainty           -0.035    18.781    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.271    18.510    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  6.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_jtag_mac/FSM_onehot_cs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.692%)  route 0.277ns (66.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.582     1.412    u_jtag_mac/TCK_BUFG
    SLICE_X59Y47         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  u_jtag_mac/FSM_onehot_cs_reg[8]/Q
                         net (fo=10, routed)          0.277     1.830    u_jtag_mac/cs_reg[12]
    SLICE_X61Y51         FDRE                                         r  u_jtag_mac/cs_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/TCK_BUFG
    SLICE_X61Y51         FDRE                                         r  u_jtag_mac/cs_d1_reg[12]/C
                         clock pessimism             -0.125     1.681    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.070     1.751    u_jtag_mac/cs_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_jtag_mac/cs_d2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.198%)  route 0.246ns (65.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/TCK_BUFG
    SLICE_X61Y49         FDRE                                         r  u_jtag_mac/cs_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.128     1.542 r  u_jtag_mac/cs_d2_reg[14]/Q
                         net (fo=1, routed)           0.246     1.788    u_jtag_mac/cs_d2[14]
    SLICE_X60Y51         FDRE                                         r  u_jtag_mac/cs_d3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/TCK_BUFG
    SLICE_X60Y51         FDRE                                         r  u_jtag_mac/cs_d3_reg[14]/C
                         clock pessimism             -0.125     1.681    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.018     1.699    u_jtag_mac/cs_d3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDSE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.616%)  route 0.225ns (49.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.556     1.386    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y43         FDSE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDSE (Prop_fdse_C_Q)         0.128     1.514 f  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=2, routed)           0.225     1.739    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.103     1.842 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     1.842    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X47Y44         FDSE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.827     1.782    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y44         FDSE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.130     1.652    
    SLICE_X47Y44         FDSE (Hold_fdse_C_D)         0.100     1.752    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.689%)  route 0.454ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.560     1.390    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y46         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.454     1.985    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X2Y20         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.870     1.825    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y20         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.125     1.700    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.883    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_jtag_mac/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.138%)  route 0.298ns (67.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.581     1.411    u_jtag_mac/TCK_BUFG
    SLICE_X59Y46         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  u_jtag_mac/FSM_onehot_cs_reg[6]/Q
                         net (fo=10, routed)          0.298     1.849    u_jtag_mac/cs_reg[8]
    SLICE_X56Y50         FDRE                                         r  u_jtag_mac/cs_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.850     1.805    u_jtag_mac/TCK_BUFG
    SLICE_X56Y50         FDRE                                         r  u_jtag_mac/cs_d1_reg[8]/C
                         clock pessimism             -0.125     1.680    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.066     1.746    u_jtag_mac/cs_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.581     1.411    u_jtag_mac/TCK_BUFG
    SLICE_X55Y49         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  u_jtag_mac/act_rd_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.672    u_jtag_mac/act_rd_cnt_reg_n_0_[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.832 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.833    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.887 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_7
    SLICE_X55Y50         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.848     1.803    u_jtag_mac/TCK_BUFG
    SLICE_X55Y50         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[8]/C
                         clock pessimism             -0.125     1.678    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.783    u_jtag_mac/act_rd_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/TCK_BUFG
    SLICE_X63Y49         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/ver_act_rd_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.675    u_jtag_mac/in14[8]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.835 r  u_jtag_mac/ver_act_rd_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.836    u_jtag_mac/ver_act_rd_cnt_reg[11]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.890 r  u_jtag_mac/ver_act_rd_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.890    u_jtag_mac/ver_act_rd_cnt_reg[15]_i_2_n_7
    SLICE_X63Y50         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/TCK_BUFG
    SLICE_X63Y50         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/C
                         clock pessimism             -0.125     1.681    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.786    u_jtag_mac/ver_act_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.579     1.409    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y42         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.550 f  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/Q
                         net (fo=1, routed)           0.054     1.604    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[3]
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.649 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     1.649    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.847     1.802    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y42         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.380     1.422    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121     1.543    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.931%)  route 0.319ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.391    u_jtag_mac/TCK_BUFG
    SLICE_X36Y48         FDRE                                         r  u_jtag_mac/data_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  u_jtag_mac/data_buffer_reg[12]/Q
                         net (fo=6, routed)           0.319     1.874    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y8          RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.870     1.825    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y8          RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.358     1.467    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.763    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.581     1.411    u_jtag_mac/TCK_BUFG
    SLICE_X55Y49         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  u_jtag_mac/act_rd_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.672    u_jtag_mac/act_rd_cnt_reg_n_0_[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.832 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.833    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.898 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_5
    SLICE_X55Y50         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.848     1.803    u_jtag_mac/TCK_BUFG
    SLICE_X55Y50         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[10]/C
                         clock pessimism             -0.125     1.678    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.783    u_jtag_mac/act_rd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y11   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y8    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X2Y20   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y1  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X58Y46   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X60Y46   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X58Y45   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X58Y45   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X59Y45   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X56Y47   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y57   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y44   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y44   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y57   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X60Y50   u_jtag_mac/cs_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X61Y51   u_jtag_mac/cs_d1_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y57   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y57   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y44   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y44   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y46   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X58Y46   u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X58Y46   u_jtag_mac/FSM_onehot_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPBDIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.056ns  (logic 21.765ns (67.896%)  route 10.291ns (32.104%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[30]
                         net (fo=2, routed)           3.175    30.530    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_75
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.152    30.682 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_68/O
                         net (fo=1, routed)           0.475    31.158    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[68]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPBDIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[2])
                                                     -0.465    38.557    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -31.158    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.821ns  (logic 21.765ns (68.398%)  route 10.056ns (31.602%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[10]
                         net (fo=2, routed)           2.833    30.188    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_95
    SLICE_X53Y55         LUT3 (Prop_lut3_I0_O)        0.152    30.340 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_46/O
                         net (fo=1, routed)           0.583    30.922    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[48]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                     -0.443    38.579    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -30.922    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.934ns  (logic 21.737ns (68.068%)  route 10.197ns (31.932%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[12]
                         net (fo=2, routed)           3.026    30.381    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_93
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.124    30.505 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_44/O
                         net (fo=1, routed)           0.531    31.036    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[50]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.241    38.781    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -31.036    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.926ns  (logic 21.737ns (68.086%)  route 10.189ns (31.914%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[31]
                         net (fo=2, routed)           2.647    30.002    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_74
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.124    30.126 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_67/O
                         net (fo=1, routed)           0.901    31.027    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[69]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                     -0.241    38.781    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -31.027    
  -------------------------------------------------------------------
                         slack                                  7.754    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.717ns  (logic 21.763ns (68.616%)  route 9.954ns (31.384%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[22]
                         net (fo=2, routed)           2.670    30.025    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_83
    SLICE_X54Y59         LUT3 (Prop_lut3_I0_O)        0.150    30.175 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_34/O
                         net (fo=1, routed)           0.644    30.819    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[60]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.445    38.577    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -30.819    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.596ns  (logic 21.765ns (68.885%)  route 9.831ns (31.115%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[0]
                         net (fo=2, routed)           2.655    30.009    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_105
    SLICE_X53Y56         LUT3 (Prop_lut3_I0_O)        0.152    30.161 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_56/O
                         net (fo=1, routed)           0.536    30.698    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[38]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.449    38.573    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -30.698    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.575ns  (logic 21.763ns (68.924%)  route 9.812ns (31.076%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[28]
                         net (fo=2, routed)           2.823    30.177    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_77
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.150    30.327 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_70/O
                         net (fo=1, routed)           0.349    30.677    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[66]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.445    38.577    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -30.677    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.926ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.546ns  (logic 21.765ns (68.995%)  route 9.781ns (31.005%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[25]
                         net (fo=2, routed)           2.515    29.870    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_80
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.152    30.022 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_65/O
                         net (fo=1, routed)           0.625    30.647    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[63]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.449    38.573    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -30.647    
  -------------------------------------------------------------------
                         slack                                  7.926    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.543ns  (logic 21.763ns (68.994%)  route 9.780ns (31.006%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[14]
                         net (fo=2, routed)           2.448    29.803    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_91
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.150    29.953 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_0_i_42/O
                         net (fo=1, routed)           0.692    30.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[52]
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.581    38.507    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.612    39.120    
                         clock uncertainty           -0.098    39.022    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.449    38.573    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -30.645    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.525ns  (logic 21.765ns (69.040%)  route 9.760ns (30.960%))
  Logic Levels:           13  (DSP48E1=11 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.713    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X54Y58         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg/Q
                         net (fo=120, routed)         3.947     3.567    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[41]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.691 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[25]_i_1/O
                         net (fo=3, routed)           2.619     6.310    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/D[1]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    10.346 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.348    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/product_10_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.061 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.063    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.776 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.778    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.491 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.493    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_2_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.206 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.208    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_3_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.921 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    18.923    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_4_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.636 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.638    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_5_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.351 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.353    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_6_n_106
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.066 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.068    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_7_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.781 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.056    25.837    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_8_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.518    27.355 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9/P[33]
                         net (fo=2, routed)           2.679    30.034    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/add_temp_9_n_72
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.152    30.186 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation1/mem_reg_1_i_5/O
                         net (fo=1, routed)           0.441    30.626    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/wr_din[71]
    RAMB18_X3Y24         RAMB18E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        1.578    38.504    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB18_X3Y24         RAMB18E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.612    39.117    
                         clock uncertainty           -0.098    39.019    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.443    38.576    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -30.626    
  -------------------------------------------------------------------
                         slack                                  7.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.148ns (27.365%)  route 0.393ns (72.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.561    -0.618    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y47         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.393    -0.077    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y20         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.869    -0.815    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y20         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.507    -0.309    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129    -0.180    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/shiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/clk_out1
    SLICE_X59Y55         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/shiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.402    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/dout_reg[6]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/D[6]
    SLICE_X58Y55         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.849    -0.836    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/clk_out1
    SLICE_X58Y55         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[6]/C
                         clock pessimism              0.249    -0.587    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.120    -0.467    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.550    -0.629    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X51Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.378    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/DIA1
    SLICE_X50Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.814    -0.871    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.255    -0.616    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.496    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.548    -0.631    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[0][4]/Q
                         net (fo=2, routed)           0.066    -0.423    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[0]_0[4]
    SLICE_X36Y26         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.812    -0.873    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/clk_out1
    SLICE_X36Y26         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[1][4]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.076    -0.542    u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/delay_pipeline_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.558    -0.621    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y38         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.424    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X39Y38         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.825    -0.860    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y38         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.076    -0.545    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.558    -0.621    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y51         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.424    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X49Y51         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.827    -0.858    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y51         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.621    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.075    -0.546    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.558    -0.621    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y54         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.424    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X43Y54         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.826    -0.859    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y54         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.075    -0.546    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.557    -0.622    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y57         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.425    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X43Y57         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.825    -0.860    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y57         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.075    -0.547    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.558    -0.621    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y53         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.424    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X45Y53         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.826    -0.859    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y53         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.075    -0.546    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.558    -0.621    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y54         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.424    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X45Y54         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1115, routed)        0.826    -0.859    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y54         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075    -0.546    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y11     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y11     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X3Y24     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X3Y24     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y37     u_mwfil_chiftop/u_dut/u_bb_shaping/u_FIR_Interpolation/cur_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y32     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y32     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y31     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



