
RFID_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08004468  08004468  00014468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045c0  080045c0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080045c0  080045c0  000145c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045c8  080045c8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045c8  080045c8  000145c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045cc  080045cc  000145cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080045d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000007c  0800464c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  0800464c  00020294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009fc1  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a34  00000000  00000000  0002a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000958  00000000  00000000  0002bae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000071f  00000000  00000000  0002c440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016928  00000000  00000000  0002cb5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b1d1  00000000  00000000  00043487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088a21  00000000  00000000  0004e658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d5c  00000000  00000000  000d707c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000d9dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004450 	.word	0x08004450

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08004450 	.word	0x08004450

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MFRC522_Init>:
#include "MFRC522_STM32.h"
#include "main.h"

uint8_t atqa[2];

void MFRC522_Init(MFRC522_t *dev) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    USER_LOG("MFRC522 Min Init started");
 8000584:	483b      	ldr	r0, [pc, #236]	; (8000674 <MFRC522_Init+0xf8>)
 8000586:	f003 f8f9 	bl	800377c <puts>
    // Hardware reset
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_RESET);
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	68d8      	ldr	r0, [r3, #12]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	8a1b      	ldrh	r3, [r3, #16]
 8000592:	2200      	movs	r2, #0
 8000594:	4619      	mov	r1, r3
 8000596:	f001 f939 	bl	800180c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800059a:	2032      	movs	r0, #50	; 0x32
 800059c:	f000 fea8 	bl	80012f0 <HAL_Delay>
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_SET);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	68d8      	ldr	r0, [r3, #12]
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	8a1b      	ldrh	r3, [r3, #16]
 80005a8:	2201      	movs	r2, #1
 80005aa:	4619      	mov	r1, r3
 80005ac:	f001 f92e 	bl	800180c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80005b0:	2032      	movs	r0, #50	; 0x32
 80005b2:	f000 fe9d 	bl	80012f0 <HAL_Delay>

    // Soft reset
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_SoftReset);
 80005b6:	220f      	movs	r2, #15
 80005b8:	2101      	movs	r1, #1
 80005ba:	6878      	ldr	r0, [r7, #4]
 80005bc:	f000 f8b9 	bl	8000732 <MFRC522_WriteReg>
    HAL_Delay(50);
 80005c0:	2032      	movs	r0, #50	; 0x32
 80005c2:	f000 fe95 	bl	80012f0 <HAL_Delay>

    // Clear interrupts
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);
 80005c6:	227f      	movs	r2, #127	; 0x7f
 80005c8:	2104      	movs	r1, #4
 80005ca:	6878      	ldr	r0, [r7, #4]
 80005cc:	f000 f8b1 	bl	8000732 <MFRC522_WriteReg>

    // Flush FIFO
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);
 80005d0:	2280      	movs	r2, #128	; 0x80
 80005d2:	210a      	movs	r1, #10
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f000 f8ac 	bl	8000732 <MFRC522_WriteReg>

    // Timer: ~25ms timeout
    MFRC522_WriteReg(dev, PCD_TModeReg, 0x80);      // Timer starts immediately
 80005da:	2280      	movs	r2, #128	; 0x80
 80005dc:	212a      	movs	r1, #42	; 0x2a
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f000 f8a7 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TPrescalerReg, 0xA9); // 80kHz clock
 80005e4:	22a9      	movs	r2, #169	; 0xa9
 80005e6:	212b      	movs	r1, #43	; 0x2b
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f000 f8a2 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegH, 0x03);   // 1000 ticks = ~12.5ms
 80005ee:	2203      	movs	r2, #3
 80005f0:	212d      	movs	r1, #45	; 0x2d
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f000 f89d 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegL, 0xE8);
 80005f8:	22e8      	movs	r2, #232	; 0xe8
 80005fa:	212c      	movs	r1, #44	; 0x2c
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f000 f898 	bl	8000732 <MFRC522_WriteReg>

    // RF settings
    MFRC522_WriteReg(dev, PCD_TxAutoReg, 0x40);     // 100% ASK modulation
 8000602:	2240      	movs	r2, #64	; 0x40
 8000604:	2115      	movs	r1, #21
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f000 f893 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_RFCfgReg, 0x7F);      // Max gain (48dB)
 800060c:	227f      	movs	r2, #127	; 0x7f
 800060e:	2126      	movs	r1, #38	; 0x26
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f000 f88e 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_DemodReg, 0x4D);      // Sensitivity for clones
 8000616:	224d      	movs	r2, #77	; 0x4d
 8000618:	2119      	movs	r1, #25
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f000 f889 	bl	8000732 <MFRC522_WriteReg>

    // Enable antenna
    MFRC522_AntennaOn(dev);
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f000 f83c 	bl	800069e <MFRC522_AntennaOn>
    HAL_Delay(10);  // Let RF stabilize
 8000626:	200a      	movs	r0, #10
 8000628:	f000 fe62 	bl	80012f0 <HAL_Delay>

    uint8_t version = MFRC522_ReadReg(dev, PCD_VersionReg);
 800062c:	2137      	movs	r1, #55	; 0x37
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f000 f842 	bl	80006b8 <MFRC522_ReadReg>
 8000634:	4603      	mov	r3, r0
 8000636:	73fb      	strb	r3, [r7, #15]
    if ((version != 0x91)||(version != 0x92)){
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	2b91      	cmp	r3, #145	; 0x91
 800063c:	d102      	bne.n	8000644 <MFRC522_Init+0xc8>
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	2b92      	cmp	r3, #146	; 0x92
 8000642:	d005      	beq.n	8000650 <MFRC522_Init+0xd4>
    	USER_LOG("Version: 0x%02X (counterfeit OK for UID)", version);
 8000644:	7bfb      	ldrb	r3, [r7, #15]
 8000646:	4619      	mov	r1, r3
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <MFRC522_Init+0xfc>)
 800064a:	f003 f831 	bl	80036b0 <iprintf>
 800064e:	e004      	b.n	800065a <MFRC522_Init+0xde>
    }
    else USER_LOG("Version: 0x%02X", version);
 8000650:	7bfb      	ldrb	r3, [r7, #15]
 8000652:	4619      	mov	r1, r3
 8000654:	4809      	ldr	r0, [pc, #36]	; (800067c <MFRC522_Init+0x100>)
 8000656:	f003 f82b 	bl	80036b0 <iprintf>
    uint8_t txCtrl = MFRC522_ReadReg(dev, PCD_TxControlReg);
 800065a:	2114      	movs	r1, #20
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f000 f82b 	bl	80006b8 <MFRC522_ReadReg>
 8000662:	4603      	mov	r3, r0
 8000664:	73bb      	strb	r3, [r7, #14]
    DEBUG_LOG("TxControlReg: 0x%02X (expect >= 0x03)", txCtrl);
    USER_LOG("MFRC522 Min Init complete");
 8000666:	4806      	ldr	r0, [pc, #24]	; (8000680 <MFRC522_Init+0x104>)
 8000668:	f003 f888 	bl	800377c <puts>
}
 800066c:	bf00      	nop
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	08004468 	.word	0x08004468
 8000678:	0800448c 	.word	0x0800448c
 800067c:	080044c0 	.word	0x080044c0
 8000680:	080044dc 	.word	0x080044dc

08000684 <MFRC522_AntennaOff>:

void MFRC522_AntennaOff(MFRC522_t *dev) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    MFRC522_ClearBitMask(dev, PCD_TxControlReg, 0x03);
 800068c:	2203      	movs	r2, #3
 800068e:	2114      	movs	r1, #20
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f000 f8a1 	bl	80007d8 <MFRC522_ClearBitMask>
    DEBUG_LOG("Antenna off");
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(MFRC522_t *dev) {
 800069e:	b580      	push	{r7, lr}
 80006a0:	b082      	sub	sp, #8
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
    MFRC522_SetBitMask(dev, PCD_TxControlReg, 0x03);
 80006a6:	2203      	movs	r2, #3
 80006a8:	2114      	movs	r1, #20
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f000 f878 	bl	80007a0 <MFRC522_SetBitMask>
    DEBUG_LOG("Antenna on");
}
 80006b0:	bf00      	nop
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <MFRC522_ReadReg>:

uint8_t MFRC522_ReadReg(MFRC522_t *dev, uint8_t reg) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	70fb      	strb	r3, [r7, #3]
    uint8_t addr = ((reg << 1) & 0x7E) | 0x80;
 80006c4:	78fb      	ldrb	r3, [r7, #3]
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	b25b      	sxtb	r3, r3
 80006ca:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80006ce:	b25b      	sxtb	r3, r3
 80006d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80006d4:	b25b      	sxtb	r3, r3
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	73fb      	strb	r3, [r7, #15]
    uint8_t val = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	6858      	ldr	r0, [r3, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	891b      	ldrh	r3, [r3, #8]
 80006e6:	2200      	movs	r2, #0
 80006e8:	4619      	mov	r1, r3
 80006ea:	f001 f88f 	bl	800180c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	6818      	ldr	r0, [r3, #0]
 80006f2:	f107 010f 	add.w	r1, r7, #15
 80006f6:	f04f 33ff 	mov.w	r3, #4294967295
 80006fa:	2201      	movs	r2, #1
 80006fc:	f001 fdc1 	bl	8002282 <HAL_SPI_Transmit>
    HAL_SPI_Receive(dev->hspi, &val, 1, HAL_MAX_DELAY);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6818      	ldr	r0, [r3, #0]
 8000704:	f107 010e 	add.w	r1, r7, #14
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
 800070c:	2201      	movs	r2, #1
 800070e:	f001 fefc 	bl	800250a <HAL_SPI_Receive>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	6858      	ldr	r0, [r3, #4]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	891b      	ldrh	r3, [r3, #8]
 800071a:	2201      	movs	r2, #1
 800071c:	4619      	mov	r1, r3
 800071e:	f001 f875 	bl	800180c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000722:	2001      	movs	r0, #1
 8000724:	f000 fde4 	bl	80012f0 <HAL_Delay>
    DEBUG_LOG("ReadReg: 0x%02X -> 0x%02X", reg, val);
    return val;
 8000728:	7bbb      	ldrb	r3, [r7, #14]
}
 800072a:	4618      	mov	r0, r3
 800072c:	3710      	adds	r7, #16
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <MFRC522_WriteReg>:

void MFRC522_WriteReg(MFRC522_t *dev, uint8_t reg, uint8_t value) {
 8000732:	b580      	push	{r7, lr}
 8000734:	b084      	sub	sp, #16
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
 800073a:	460b      	mov	r3, r1
 800073c:	70fb      	strb	r3, [r7, #3]
 800073e:	4613      	mov	r3, r2
 8000740:	70bb      	strb	r3, [r7, #2]
    uint8_t addr = (reg << 1) & 0x7E;
 8000742:	78fb      	ldrb	r3, [r7, #3]
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	b2db      	uxtb	r3, r3
 8000748:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800074c:	b2db      	uxtb	r3, r3
 800074e:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6858      	ldr	r0, [r3, #4]
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	891b      	ldrh	r3, [r3, #8]
 8000758:	2200      	movs	r2, #0
 800075a:	4619      	mov	r1, r3
 800075c:	f001 f856 	bl	800180c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	6818      	ldr	r0, [r3, #0]
 8000764:	f107 010f 	add.w	r1, r7, #15
 8000768:	f04f 33ff 	mov.w	r3, #4294967295
 800076c:	2201      	movs	r2, #1
 800076e:	f001 fd88 	bl	8002282 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, &value, 1, HAL_MAX_DELAY);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	6818      	ldr	r0, [r3, #0]
 8000776:	1cb9      	adds	r1, r7, #2
 8000778:	f04f 33ff 	mov.w	r3, #4294967295
 800077c:	2201      	movs	r2, #1
 800077e:	f001 fd80 	bl	8002282 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6858      	ldr	r0, [r3, #4]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	891b      	ldrh	r3, [r3, #8]
 800078a:	2201      	movs	r2, #1
 800078c:	4619      	mov	r1, r3
 800078e:	f001 f83d 	bl	800180c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000792:	2001      	movs	r0, #1
 8000794:	f000 fdac 	bl	80012f0 <HAL_Delay>
    DEBUG_LOG("WriteReg: 0x%02X = 0x%02X", reg, value);
}
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
 80007ac:	4613      	mov	r3, r2
 80007ae:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	4619      	mov	r1, r3
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	f7ff ff7f 	bl	80006b8 <MFRC522_ReadReg>
 80007ba:	4603      	mov	r3, r0
 80007bc:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp | mask);
 80007be:	7bfa      	ldrb	r2, [r7, #15]
 80007c0:	78bb      	ldrb	r3, [r7, #2]
 80007c2:	4313      	orrs	r3, r2
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	78fb      	ldrb	r3, [r7, #3]
 80007c8:	4619      	mov	r1, r3
 80007ca:	6878      	ldr	r0, [r7, #4]
 80007cc:	f7ff ffb1 	bl	8000732 <MFRC522_WriteReg>
    DEBUG_LOG("SetBitMask: 0x%02X |= 0x%02X", reg, mask);
}
 80007d0:	bf00      	nop
 80007d2:	3710      	adds	r7, #16
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	460b      	mov	r3, r1
 80007e2:	70fb      	strb	r3, [r7, #3]
 80007e4:	4613      	mov	r3, r2
 80007e6:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 80007e8:	78fb      	ldrb	r3, [r7, #3]
 80007ea:	4619      	mov	r1, r3
 80007ec:	6878      	ldr	r0, [r7, #4]
 80007ee:	f7ff ff63 	bl	80006b8 <MFRC522_ReadReg>
 80007f2:	4603      	mov	r3, r0
 80007f4:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp & (~mask));
 80007f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80007fa:	43db      	mvns	r3, r3
 80007fc:	b25a      	sxtb	r2, r3
 80007fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000802:	4013      	ands	r3, r2
 8000804:	b25b      	sxtb	r3, r3
 8000806:	b2da      	uxtb	r2, r3
 8000808:	78fb      	ldrb	r3, [r7, #3]
 800080a:	4619      	mov	r1, r3
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f7ff ff90 	bl	8000732 <MFRC522_WriteReg>
    DEBUG_LOG("ClearBitMask: 0x%02X &= ~0x%02X", reg, mask);
}
 8000812:	bf00      	nop
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <MFRC522_RequestA>:

uint8_t MFRC522_RequestA(MFRC522_t *dev, uint8_t *atqa) {
 800081a:	b590      	push	{r4, r7, lr}
 800081c:	b085      	sub	sp, #20
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]
 8000822:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("RequestA");
    MFRC522_AntennaOff(dev);  // Reset RF
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff ff2d 	bl	8000684 <MFRC522_AntennaOff>
    HAL_Delay(5);  // Allow chip to stabilize
 800082a:	2005      	movs	r0, #5
 800082c:	f000 fd60 	bl	80012f0 <HAL_Delay>
    MFRC522_AntennaOn(dev);
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f7ff ff34 	bl	800069e <MFRC522_AntennaOn>
    HAL_Delay(5);  // Ensure RF is ready
 8000836:	2005      	movs	r0, #5
 8000838:	f000 fd5a 	bl	80012f0 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 800083c:	227f      	movs	r2, #127	; 0x7f
 800083e:	2104      	movs	r1, #4
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f7ff ff76 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 8000846:	2280      	movs	r2, #128	; 0x80
 8000848:	210a      	movs	r1, #10
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f7ff ff71 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x07);  // 7 bits for REQA
 8000850:	2207      	movs	r2, #7
 8000852:	210d      	movs	r1, #13
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff6c 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_REQA);
 800085a:	2226      	movs	r2, #38	; 0x26
 800085c:	2109      	movs	r1, #9
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff ff67 	bl	8000732 <MFRC522_WriteReg>
    HAL_Delay(2);  // Increased for counterfeit chip stability
 8000864:	2002      	movs	r0, #2
 8000866:	f000 fd43 	bl	80012f0 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 800086a:	220c      	movs	r2, #12
 800086c:	2101      	movs	r1, #1
 800086e:	6878      	ldr	r0, [r7, #4]
 8000870:	f7ff ff5f 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 8000874:	2280      	movs	r2, #128	; 0x80
 8000876:	210d      	movs	r1, #13
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f7ff ff91 	bl	80007a0 <MFRC522_SetBitMask>

    // Poll for completion (25ms timeout)
    uint32_t timeout = HAL_GetTick() + 25;
 800087e:	f000 fd2b 	bl	80012d8 <HAL_GetTick>
 8000882:	4603      	mov	r3, r0
 8000884:	3319      	adds	r3, #25
 8000886:	60fb      	str	r3, [r7, #12]
    while (HAL_GetTick() < timeout) {
 8000888:	e055      	b.n	8000936 <MFRC522_RequestA+0x11c>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 800088a:	2108      	movs	r1, #8
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff ff13 	bl	80006b8 <MFRC522_ReadReg>
 8000892:	4603      	mov	r3, r0
 8000894:	72fb      	strb	r3, [r7, #11]
        if (status2 & 0x01) {  // Command complete
 8000896:	7afb      	ldrb	r3, [r7, #11]
 8000898:	f003 0301 	and.w	r3, r3, #1
 800089c:	2b00      	cmp	r3, #0
 800089e:	d047      	beq.n	8000930 <MFRC522_RequestA+0x116>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 80008a0:	2106      	movs	r1, #6
 80008a2:	6878      	ldr	r0, [r7, #4]
 80008a4:	f7ff ff08 	bl	80006b8 <MFRC522_ReadReg>
 80008a8:	4603      	mov	r3, r0
 80008aa:	72bb      	strb	r3, [r7, #10]
            if (err & 0x1D) {  // Protocol/parity/buffer errors
 80008ac:	7abb      	ldrb	r3, [r7, #10]
 80008ae:	f003 031d 	and.w	r3, r3, #29
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00c      	beq.n	80008d0 <MFRC522_RequestA+0xb6>
                DEBUG_LOG("RequestA error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fee4 	bl	8000684 <MFRC522_AntennaOff>
                HAL_Delay(5);
 80008bc:	2005      	movs	r0, #5
 80008be:	f000 fd17 	bl	80012f0 <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 80008c2:	2200      	movs	r2, #0
 80008c4:	2101      	movs	r1, #1
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ff33 	bl	8000732 <MFRC522_WriteReg>
                return STATUS_ERROR;
 80008cc:	2301      	movs	r3, #1
 80008ce:	e044      	b.n	800095a <MFRC522_RequestA+0x140>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 80008d0:	210a      	movs	r1, #10
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff fef0 	bl	80006b8 <MFRC522_ReadReg>
 80008d8:	4603      	mov	r3, r0
 80008da:	727b      	strb	r3, [r7, #9]
            if (fifoLvl >= 2) {  // ATQA is 2 bytes
 80008dc:	7a7b      	ldrb	r3, [r7, #9]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d919      	bls.n	8000916 <MFRC522_RequestA+0xfc>
                atqa[0] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80008e2:	2109      	movs	r1, #9
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff fee7 	bl	80006b8 <MFRC522_ReadReg>
 80008ea:	4603      	mov	r3, r0
 80008ec:	461a      	mov	r2, r3
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	701a      	strb	r2, [r3, #0]
                atqa[1] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	1c5c      	adds	r4, r3, #1
 80008f6:	2109      	movs	r1, #9
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff fedd 	bl	80006b8 <MFRC522_ReadReg>
 80008fe:	4603      	mov	r3, r0
 8000900:	7023      	strb	r3, [r4, #0]
                DEBUG_LOG("RequestA ATQA: 0x%02X 0x%02X", atqa[0], atqa[1]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 8000902:	2200      	movs	r2, #0
 8000904:	2101      	movs	r1, #1
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f7ff ff13 	bl	8000732 <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 800090c:	2002      	movs	r0, #2
 800090e:	f000 fcef 	bl	80012f0 <HAL_Delay>
                return STATUS_OK;
 8000912:	2300      	movs	r3, #0
 8000914:	e021      	b.n	800095a <MFRC522_RequestA+0x140>
            }
            DEBUG_LOG("RequestA bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f7ff feb4 	bl	8000684 <MFRC522_AntennaOff>
            HAL_Delay(5);
 800091c:	2005      	movs	r0, #5
 800091e:	f000 fce7 	bl	80012f0 <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000922:	2200      	movs	r2, #0
 8000924:	2101      	movs	r1, #1
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff03 	bl	8000732 <MFRC522_WriteReg>
            return STATUS_ERROR;
 800092c:	2301      	movs	r3, #1
 800092e:	e014      	b.n	800095a <MFRC522_RequestA+0x140>
        }
        HAL_Delay(1);  // Mimic debug log timing
 8000930:	2001      	movs	r0, #1
 8000932:	f000 fcdd 	bl	80012f0 <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 8000936:	f000 fccf 	bl	80012d8 <HAL_GetTick>
 800093a:	4602      	mov	r2, r0
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	4293      	cmp	r3, r2
 8000940:	d8a3      	bhi.n	800088a <MFRC522_RequestA+0x70>
    }
    DEBUG_LOG("RequestA timeout");
    MFRC522_AntennaOff(dev);
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f7ff fe9e 	bl	8000684 <MFRC522_AntennaOff>
    HAL_Delay(5);
 8000948:	2005      	movs	r0, #5
 800094a:	f000 fcd1 	bl	80012f0 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800094e:	2200      	movs	r2, #0
 8000950:	2101      	movs	r1, #1
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f7ff feed 	bl	8000732 <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 8000958:	2302      	movs	r3, #2
}
 800095a:	4618      	mov	r0, r3
 800095c:	3714      	adds	r7, #20
 800095e:	46bd      	mov	sp, r7
 8000960:	bd90      	pop	{r4, r7, pc}

08000962 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(MFRC522_t *dev, uint8_t *uid) {  // Returns 4-byte UID + BCC
 8000962:	b590      	push	{r4, r7, lr}
 8000964:	b087      	sub	sp, #28
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
 800096a:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Anticoll");
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 800096c:	227f      	movs	r2, #127	; 0x7f
 800096e:	2104      	movs	r1, #4
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff fede 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 8000976:	2280      	movs	r2, #128	; 0x80
 8000978:	210a      	movs	r1, #10
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff fed9 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x00);  // Full frame
 8000980:	2200      	movs	r2, #0
 8000982:	210d      	movs	r1, #13
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff fed4 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_SEL_CL1);  // 0x93
 800098a:	2293      	movs	r2, #147	; 0x93
 800098c:	2109      	movs	r1, #9
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f7ff fecf 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, 0x20);    // Fixed CRC
 8000994:	2220      	movs	r2, #32
 8000996:	2109      	movs	r1, #9
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff feca 	bl	8000732 <MFRC522_WriteReg>
    HAL_Delay(2);  // Delay for stability
 800099e:	2002      	movs	r0, #2
 80009a0:	f000 fca6 	bl	80012f0 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 80009a4:	220c      	movs	r2, #12
 80009a6:	2101      	movs	r1, #1
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff fec2 	bl	8000732 <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 80009ae:	2280      	movs	r2, #128	; 0x80
 80009b0:	210d      	movs	r1, #13
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff fef4 	bl	80007a0 <MFRC522_SetBitMask>

    uint32_t timeout = HAL_GetTick() + 25;
 80009b8:	f000 fc8e 	bl	80012d8 <HAL_GetTick>
 80009bc:	4603      	mov	r3, r0
 80009be:	3319      	adds	r3, #25
 80009c0:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 80009c2:	e07b      	b.n	8000abc <MFRC522_Anticoll+0x15a>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 80009c4:	2108      	movs	r1, #8
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff fe76 	bl	80006b8 <MFRC522_ReadReg>
 80009cc:	4603      	mov	r3, r0
 80009ce:	73fb      	strb	r3, [r7, #15]
        if (status2 & 0x01) {  // Command complete
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d06d      	beq.n	8000ab6 <MFRC522_Anticoll+0x154>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 80009da:	2106      	movs	r1, #6
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff fe6b 	bl	80006b8 <MFRC522_ReadReg>
 80009e2:	4603      	mov	r3, r0
 80009e4:	73bb      	strb	r3, [r7, #14]
            if (err & 0x1D) {
 80009e6:	7bbb      	ldrb	r3, [r7, #14]
 80009e8:	f003 031d 	and.w	r3, r3, #29
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d00c      	beq.n	8000a0a <MFRC522_Anticoll+0xa8>
                DEBUG_LOG("Anticoll error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff fe47 	bl	8000684 <MFRC522_AntennaOff>
                HAL_Delay(5);
 80009f6:	2005      	movs	r0, #5
 80009f8:	f000 fc7a 	bl	80012f0 <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2101      	movs	r1, #1
 8000a00:	6878      	ldr	r0, [r7, #4]
 8000a02:	f7ff fe96 	bl	8000732 <MFRC522_WriteReg>
                return STATUS_ERROR;
 8000a06:	2301      	movs	r3, #1
 8000a08:	e06b      	b.n	8000ae2 <MFRC522_Anticoll+0x180>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 8000a0a:	210a      	movs	r1, #10
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff fe53 	bl	80006b8 <MFRC522_ReadReg>
 8000a12:	4603      	mov	r3, r0
 8000a14:	737b      	strb	r3, [r7, #13]
            if (fifoLvl == 5) {  // 4-byte UID + BCC
 8000a16:	7b7b      	ldrb	r3, [r7, #13]
 8000a18:	2b05      	cmp	r3, #5
 8000a1a:	d13f      	bne.n	8000a9c <MFRC522_Anticoll+0x13a>
                for (int i = 0; i < 5; i++) {
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	e00b      	b.n	8000a3a <MFRC522_Anticoll+0xd8>
                    uid[i] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	683a      	ldr	r2, [r7, #0]
 8000a26:	18d4      	adds	r4, r2, r3
 8000a28:	2109      	movs	r1, #9
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f7ff fe44 	bl	80006b8 <MFRC522_ReadReg>
 8000a30:	4603      	mov	r3, r0
 8000a32:	7023      	strb	r3, [r4, #0]
                for (int i = 0; i < 5; i++) {
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	3301      	adds	r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	2b04      	cmp	r3, #4
 8000a3e:	ddf0      	ble.n	8000a22 <MFRC522_Anticoll+0xc0>
                }
                // Validate BCC
                uint8_t calcBcc = uid[0] ^ uid[1] ^ uid[2] ^ uid[3];
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	781a      	ldrb	r2, [r3, #0]
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	3301      	adds	r3, #1
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	4053      	eors	r3, r2
 8000a4c:	b2da      	uxtb	r2, r3
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	3302      	adds	r3, #2
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	4053      	eors	r3, r2
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	3303      	adds	r3, #3
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	4053      	eors	r3, r2
 8000a60:	733b      	strb	r3, [r7, #12]
                if (uid[4] != calcBcc) {
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	3304      	adds	r3, #4
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	7b3a      	ldrb	r2, [r7, #12]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d00c      	beq.n	8000a88 <MFRC522_Anticoll+0x126>
                    DEBUG_LOG("Anticoll bad BCC: calc=0x%02X, got=0x%02X", calcBcc, uid[4]);
                    MFRC522_AntennaOff(dev);
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f7ff fe08 	bl	8000684 <MFRC522_AntennaOff>
                    HAL_Delay(5);
 8000a74:	2005      	movs	r0, #5
 8000a76:	f000 fc3b 	bl	80012f0 <HAL_Delay>
                    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f7ff fe57 	bl	8000732 <MFRC522_WriteReg>
                    return STATUS_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	e02c      	b.n	8000ae2 <MFRC522_Anticoll+0x180>
                }
                DEBUG_LOG("Anticoll UID: %02X %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3], uid[4]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f7ff fe50 	bl	8000732 <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 8000a92:	2002      	movs	r0, #2
 8000a94:	f000 fc2c 	bl	80012f0 <HAL_Delay>
                return STATUS_OK;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	e022      	b.n	8000ae2 <MFRC522_Anticoll+0x180>
            }
            DEBUG_LOG("Anticoll bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff fdf1 	bl	8000684 <MFRC522_AntennaOff>
            HAL_Delay(5);
 8000aa2:	2005      	movs	r0, #5
 8000aa4:	f000 fc24 	bl	80012f0 <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2101      	movs	r1, #1
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff fe40 	bl	8000732 <MFRC522_WriteReg>
            return STATUS_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e015      	b.n	8000ae2 <MFRC522_Anticoll+0x180>
        }
        HAL_Delay(1);  // Mimic debug log timing
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f000 fc1a 	bl	80012f0 <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 8000abc:	f000 fc0c 	bl	80012d8 <HAL_GetTick>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	f63f af7d 	bhi.w	80009c4 <MFRC522_Anticoll+0x62>
    }
    DEBUG_LOG("Anticoll timeout");
    MFRC522_AntennaOff(dev);
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f7ff fdda 	bl	8000684 <MFRC522_AntennaOff>
    HAL_Delay(5);
 8000ad0:	2005      	movs	r0, #5
 8000ad2:	f000 fc0d 	bl	80012f0 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2101      	movs	r1, #1
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f7ff fe29 	bl	8000732 <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 8000ae0:	2302      	movs	r3, #2
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	371c      	adds	r7, #28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd90      	pop	{r4, r7, pc}

08000aea <MFRC522_ReadUid>:

uint8_t MFRC522_ReadUid(MFRC522_t *dev, uint8_t *uid) {  // Output: uid[4]
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b086      	sub	sp, #24
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Reading UID...");
    // Card detected, read UID
    uint8_t rawUid[5];
    if (MFRC522_Anticoll(dev, rawUid) != STATUS_OK) {
 8000af4:	f107 030c 	add.w	r3, r7, #12
 8000af8:	4619      	mov	r1, r3
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f7ff ff31 	bl	8000962 <MFRC522_Anticoll>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MFRC522_ReadUid+0x20>
    	DEBUG_LOG("Anticollision failed");
        return STATUS_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	e012      	b.n	8000b30 <MFRC522_ReadUid+0x46>
    }
    // Copy UID (drop BCC)
    for (int i = 0; i < 4; i++) {
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	e00b      	b.n	8000b28 <MFRC522_ReadUid+0x3e>
        uid[i] = rawUid[i];
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	683a      	ldr	r2, [r7, #0]
 8000b14:	4413      	add	r3, r2
 8000b16:	f107 010c 	add.w	r1, r7, #12
 8000b1a:	697a      	ldr	r2, [r7, #20]
 8000b1c:	440a      	add	r2, r1
 8000b1e:	7812      	ldrb	r2, [r2, #0]
 8000b20:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	3301      	adds	r3, #1
 8000b26:	617b      	str	r3, [r7, #20]
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	2b03      	cmp	r3, #3
 8000b2c:	ddf0      	ble.n	8000b10 <MFRC522_ReadUid+0x26>
    }
    DEBUG_LOG("Card UID: %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3]);
    return STATUS_OK;
 8000b2e:	2300      	movs	r3, #0
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <waitcardRemoval>:

uint8_t waitcardRemoval (MFRC522_t *dev){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
    USER_LOG("Waiting for card removal...");
 8000b40:	480b      	ldr	r0, [pc, #44]	; (8000b70 <waitcardRemoval+0x38>)
 8000b42:	f002 fe1b 	bl	800377c <puts>
    while (1) {
        if (MFRC522_RequestA(dev, atqa) != STATUS_OK) {
 8000b46:	490b      	ldr	r1, [pc, #44]	; (8000b74 <waitcardRemoval+0x3c>)
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff fe66 	bl	800081a <MFRC522_RequestA>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d004      	beq.n	8000b5e <waitcardRemoval+0x26>
        	USER_LOG("Card removed");
 8000b54:	4808      	ldr	r0, [pc, #32]	; (8000b78 <waitcardRemoval+0x40>)
 8000b56:	f002 fe11 	bl	800377c <puts>
            return STATUS_OK; // Card removed, return success
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e003      	b.n	8000b66 <waitcardRemoval+0x2e>
        }
        HAL_Delay(100); // Poll every 100ms to check if card is still present
 8000b5e:	2064      	movs	r0, #100	; 0x64
 8000b60:	f000 fbc6 	bl	80012f0 <HAL_Delay>
        if (MFRC522_RequestA(dev, atqa) != STATUS_OK) {
 8000b64:	e7ef      	b.n	8000b46 <waitcardRemoval+0xe>
    }
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	08004500 	.word	0x08004500
 8000b74:	20000098 	.word	0x20000098
 8000b78:	08004524 	.word	0x08004524

08000b7c <waitcardDetect>:

uint8_t waitcardDetect (MFRC522_t *dev){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	atqa[0] = atqa[1] = 0;
 8000b84:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <waitcardDetect+0x44>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	705a      	strb	r2, [r3, #1]
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <waitcardDetect+0x44>)
 8000b8c:	785a      	ldrb	r2, [r3, #1]
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <waitcardDetect+0x44>)
 8000b90:	701a      	strb	r2, [r3, #0]
	USER_LOG("Waiting for the card...");
 8000b92:	480c      	ldr	r0, [pc, #48]	; (8000bc4 <waitcardDetect+0x48>)
 8000b94:	f002 fdf2 	bl	800377c <puts>
	while (1){
	    if (MFRC522_RequestA(dev, atqa) == STATUS_OK) {
 8000b98:	4909      	ldr	r1, [pc, #36]	; (8000bc0 <waitcardDetect+0x44>)
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff fe3d 	bl	800081a <MFRC522_RequestA>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d104      	bne.n	8000bb0 <waitcardDetect+0x34>
	    	USER_LOG("Card detected");
 8000ba6:	4808      	ldr	r0, [pc, #32]	; (8000bc8 <waitcardDetect+0x4c>)
 8000ba8:	f002 fde8 	bl	800377c <puts>
	        return STATUS_OK;
 8000bac:	2300      	movs	r3, #0
 8000bae:	e003      	b.n	8000bb8 <waitcardDetect+0x3c>
	    }
	    HAL_Delay(100);	// Poll every 100ms to check if card is  present
 8000bb0:	2064      	movs	r0, #100	; 0x64
 8000bb2:	f000 fb9d 	bl	80012f0 <HAL_Delay>
	    if (MFRC522_RequestA(dev, atqa) == STATUS_OK) {
 8000bb6:	e7ef      	b.n	8000b98 <waitcardDetect+0x1c>
	}
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000098 	.word	0x20000098
 8000bc4:	0800453c 	.word	0x0800453c
 8000bc8:	0800455c 	.word	0x0800455c

08000bcc <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, unsigned char *buf, int len){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	60f8      	str	r0, [r7, #12]
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
	if (fd == 1 || fd == 2){
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d002      	beq.n	8000be4 <_write+0x18>
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	2b02      	cmp	r3, #2
 8000be2:	d107      	bne.n	8000bf4 <_write+0x28>
		HAL_UART_Transmit(&huart1, buf, len, 999);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000bec:	68b9      	ldr	r1, [r7, #8]
 8000bee:	4804      	ldr	r0, [pc, #16]	; (8000c00 <_write+0x34>)
 8000bf0:	f002 f8e0 	bl	8002db4 <HAL_UART_Transmit>
	}
	return len;
 8000bf4:	687b      	ldr	r3, [r7, #4]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200000f4 	.word	0x200000f4

08000c04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c08:	f000 fb00 	bl	800120c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c0c:	f000 f81c 	bl	8000c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c10:	f000 f8e6 	bl	8000de0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000c14:	f000 f884 	bl	8000d20 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000c18:	f000 f8b8 	bl	8000d8c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init(&rfid);
 8000c1c:	4808      	ldr	r0, [pc, #32]	; (8000c40 <main+0x3c>)
 8000c1e:	f7ff fcad 	bl	800057c <MFRC522_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (waitcardDetect(&rfid) == STATUS_OK){
 8000c22:	4807      	ldr	r0, [pc, #28]	; (8000c40 <main+0x3c>)
 8000c24:	f7ff ffaa 	bl	8000b7c <waitcardDetect>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d1f9      	bne.n	8000c22 <main+0x1e>
		  if(MFRC522_ReadUid(&rfid, uid)==STATUS_OK){
 8000c2e:	4905      	ldr	r1, [pc, #20]	; (8000c44 <main+0x40>)
 8000c30:	4803      	ldr	r0, [pc, #12]	; (8000c40 <main+0x3c>)
 8000c32:	f7ff ff5a 	bl	8000aea <MFRC522_ReadUid>
			//USER_LOG ("CARD ID:%02X %02X %02X %02X",uid[0],uid[1],uid[2],uid[3]);

		  }
		  waitcardRemoval(&rfid);
 8000c36:	4802      	ldr	r0, [pc, #8]	; (8000c40 <main+0x3c>)
 8000c38:	f7ff ff7e 	bl	8000b38 <waitcardRemoval>
	  if (waitcardDetect(&rfid) == STATUS_OK){
 8000c3c:	e7f1      	b.n	8000c22 <main+0x1e>
 8000c3e:	bf00      	nop
 8000c40:	20000000 	.word	0x20000000
 8000c44:	2000013c 	.word	0x2000013c

08000c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b094      	sub	sp, #80	; 0x50
 8000c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4e:	f107 0320 	add.w	r3, r7, #32
 8000c52:	2230      	movs	r2, #48	; 0x30
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f002 fe70 	bl	800393c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	4b29      	ldr	r3, [pc, #164]	; (8000d18 <SystemClock_Config+0xd0>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c74:	4a28      	ldr	r2, [pc, #160]	; (8000d18 <SystemClock_Config+0xd0>)
 8000c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7c:	4b26      	ldr	r3, [pc, #152]	; (8000d18 <SystemClock_Config+0xd0>)
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c88:	2300      	movs	r3, #0
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	4b23      	ldr	r3, [pc, #140]	; (8000d1c <SystemClock_Config+0xd4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c94:	4a21      	ldr	r2, [pc, #132]	; (8000d1c <SystemClock_Config+0xd4>)
 8000c96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b1f      	ldr	r3, [pc, #124]	; (8000d1c <SystemClock_Config+0xd4>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000cba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 288;
 8000cc0:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000cc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000cc6:	2304      	movs	r3, #4
 8000cc8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cca:	2304      	movs	r3, #4
 8000ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cce:	f107 0320 	add.w	r3, r7, #32
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 fdb4 	bl	8001840 <HAL_RCC_OscConfig>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cde:	f000 f8e9 	bl	8000eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce2:	230f      	movs	r3, #15
 8000ce4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cf2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cf8:	f107 030c 	add.w	r3, r7, #12
 8000cfc:	2102      	movs	r1, #2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f001 f816 	bl	8001d30 <HAL_RCC_ClockConfig>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000d0a:	f000 f8d3 	bl	8000eb4 <Error_Handler>
  }
}
 8000d0e:	bf00      	nop
 8000d10:	3750      	adds	r7, #80	; 0x50
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40007000 	.word	0x40007000

08000d20 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d24:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d26:	4a18      	ldr	r2, [pc, #96]	; (8000d88 <MX_SPI1_Init+0x68>)
 8000d28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d2a:	4b16      	ldr	r3, [pc, #88]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d32:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d38:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d50:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d54:	2228      	movs	r2, #40	; 0x28
 8000d56:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d6c:	220a      	movs	r2, #10
 8000d6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	; (8000d84 <MX_SPI1_Init+0x64>)
 8000d72:	f001 f9fd 	bl	8002170 <HAL_SPI_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d7c:	f000 f89a 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	2000009c 	.word	0x2000009c
 8000d88:	40013000 	.word	0x40013000

08000d8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d90:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000d92:	4a12      	ldr	r2, [pc, #72]	; (8000ddc <MX_USART1_UART_Init+0x50>)
 8000d94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d96:	4b10      	ldr	r3, [pc, #64]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000d98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000da4:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000daa:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000db0:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000db2:	220c      	movs	r2, #12
 8000db4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db6:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dc2:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <MX_USART1_UART_Init+0x4c>)
 8000dc4:	f001 ffa6 	bl	8002d14 <HAL_UART_Init>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dce:	f000 f871 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200000f4 	.word	0x200000f4
 8000ddc:	40011000 	.word	0x40011000

08000de0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de6:	f107 030c 	add.w	r3, r7, #12
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
 8000df4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a2a      	ldr	r2, [pc, #168]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b28      	ldr	r3, [pc, #160]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	4b24      	ldr	r3, [pc, #144]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1a:	4a23      	ldr	r2, [pc, #140]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6313      	str	r3, [r2, #48]	; 0x30
 8000e22:	4b21      	ldr	r3, [pc, #132]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	4b1d      	ldr	r3, [pc, #116]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	4a1c      	ldr	r2, [pc, #112]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e38:	f043 0302 	orr.w	r3, r3, #2
 8000e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	; (8000ea8 <MX_GPIO_Init+0xc8>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	f003 0302 	and.w	r3, r3, #2
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_Pin|CS_Pin|led_red_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000e50:	4816      	ldr	r0, [pc, #88]	; (8000eac <MX_GPIO_Init+0xcc>)
 8000e52:	f000 fcdb 	bl	800180c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_yesil_GPIO_Port, led_yesil_Pin, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4814      	ldr	r0, [pc, #80]	; (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e5e:	f000 fcd5 	bl	800180c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RESET_Pin CS_Pin led_red_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|CS_Pin|led_red_Pin;
 8000e62:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000e66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	4619      	mov	r1, r3
 8000e7a:	480c      	ldr	r0, [pc, #48]	; (8000eac <MX_GPIO_Init+0xcc>)
 8000e7c:	f000 fb42 	bl	8001504 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_yesil_Pin */
  GPIO_InitStruct.Pin = led_yesil_Pin;
 8000e80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e86:	2301      	movs	r3, #1
 8000e88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_yesil_GPIO_Port, &GPIO_InitStruct);
 8000e92:	f107 030c 	add.w	r3, r7, #12
 8000e96:	4619      	mov	r1, r3
 8000e98:	4805      	ldr	r0, [pc, #20]	; (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e9a:	f000 fb33 	bl	8001504 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e9e:	bf00      	nop
 8000ea0:	3720      	adds	r7, #32
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40020000 	.word	0x40020000
 8000eb0:	40020400 	.word	0x40020400

08000eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb8:	b672      	cpsid	i
}
 8000eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ebc:	e7fe      	b.n	8000ebc <Error_Handler+0x8>
	...

08000ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <HAL_MspInit+0x4c>)
 8000ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ece:	4a0f      	ldr	r2, [pc, #60]	; (8000f0c <HAL_MspInit+0x4c>)
 8000ed0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <HAL_MspInit+0x4c>)
 8000ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	603b      	str	r3, [r7, #0]
 8000ee6:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <HAL_MspInit+0x4c>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	4a08      	ldr	r2, [pc, #32]	; (8000f0c <HAL_MspInit+0x4c>)
 8000eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ef0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ef2:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <HAL_MspInit+0x4c>)
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000efa:	603b      	str	r3, [r7, #0]
 8000efc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800

08000f10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	; 0x28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a19      	ldr	r2, [pc, #100]	; (8000f94 <HAL_SPI_MspInit+0x84>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d12b      	bne.n	8000f8a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f3a:	4a17      	ldr	r2, [pc, #92]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f40:	6453      	str	r3, [r2, #68]	; 0x44
 8000f42:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f6a:	23e0      	movs	r3, #224	; 0xe0
 8000f6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f76:	2303      	movs	r3, #3
 8000f78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f86:	f000 fabd 	bl	8001504 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f8a:	bf00      	nop
 8000f8c:	3728      	adds	r7, #40	; 0x28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40013000 	.word	0x40013000
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020000 	.word	0x40020000

08000fa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	; 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a19      	ldr	r2, [pc, #100]	; (8001024 <HAL_UART_MspInit+0x84>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d12c      	bne.n	800101c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <HAL_UART_MspInit+0x88>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fca:	4a17      	ldr	r2, [pc, #92]	; (8001028 <HAL_UART_MspInit+0x88>)
 8000fcc:	f043 0310 	orr.w	r3, r3, #16
 8000fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <HAL_UART_MspInit+0x88>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd6:	f003 0310 	and.w	r3, r3, #16
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_UART_MspInit+0x88>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	4a10      	ldr	r2, [pc, #64]	; (8001028 <HAL_UART_MspInit+0x88>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	; 0x30
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <HAL_UART_MspInit+0x88>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ffa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001000:	2302      	movs	r3, #2
 8001002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001008:	2303      	movs	r3, #3
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800100c:	2307      	movs	r3, #7
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4805      	ldr	r0, [pc, #20]	; (800102c <HAL_UART_MspInit+0x8c>)
 8001018:	f000 fa74 	bl	8001504 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40011000 	.word	0x40011000
 8001028:	40023800 	.word	0x40023800
 800102c:	40020000 	.word	0x40020000

08001030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001034:	e7fe      	b.n	8001034 <NMI_Handler+0x4>

08001036 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800103a:	e7fe      	b.n	800103a <HardFault_Handler+0x4>

0800103c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001040:	e7fe      	b.n	8001040 <MemManage_Handler+0x4>

08001042 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001046:	e7fe      	b.n	8001046 <BusFault_Handler+0x4>

08001048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800104c:	e7fe      	b.n	800104c <UsageFault_Handler+0x4>

0800104e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800107c:	f000 f918 	bl	80012b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}

08001084 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	e00a      	b.n	80010ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001096:	f3af 8000 	nop.w
 800109a:	4601      	mov	r1, r0
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	1c5a      	adds	r2, r3, #1
 80010a0:	60ba      	str	r2, [r7, #8]
 80010a2:	b2ca      	uxtb	r2, r1
 80010a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	3301      	adds	r3, #1
 80010aa:	617b      	str	r3, [r7, #20]
 80010ac:	697a      	ldr	r2, [r7, #20]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	dbf0      	blt.n	8001096 <_read+0x12>
  }

  return len;
 80010b4:	687b      	ldr	r3, [r7, #4]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <_close>:
  }
  return len;
}

int _close(int file)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b083      	sub	sp, #12
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
 80010de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010e6:	605a      	str	r2, [r3, #4]
  return 0;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <_isatty>:

int _isatty(int file)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010fe:	2301      	movs	r3, #1
}
 8001100:	4618      	mov	r0, r3
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3714      	adds	r7, #20
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
	...

08001128 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001130:	4a14      	ldr	r2, [pc, #80]	; (8001184 <_sbrk+0x5c>)
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <_sbrk+0x60>)
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800113c:	4b13      	ldr	r3, [pc, #76]	; (800118c <_sbrk+0x64>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <_sbrk+0x64>)
 8001146:	4a12      	ldr	r2, [pc, #72]	; (8001190 <_sbrk+0x68>)
 8001148:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800114a:	4b10      	ldr	r3, [pc, #64]	; (800118c <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	429a      	cmp	r2, r3
 8001156:	d207      	bcs.n	8001168 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001158:	f002 fc3e 	bl	80039d8 <__errno>
 800115c:	4603      	mov	r3, r0
 800115e:	220c      	movs	r2, #12
 8001160:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	e009      	b.n	800117c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800116e:	4b07      	ldr	r3, [pc, #28]	; (800118c <_sbrk+0x64>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	4a05      	ldr	r2, [pc, #20]	; (800118c <_sbrk+0x64>)
 8001178:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800117a:	68fb      	ldr	r3, [r7, #12]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20018000 	.word	0x20018000
 8001188:	00000400 	.word	0x00000400
 800118c:	20000140 	.word	0x20000140
 8001190:	20000298 	.word	0x20000298

08001194 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001198:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <SystemInit+0x20>)
 800119a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800119e:	4a05      	ldr	r2, [pc, #20]	; (80011b4 <SystemInit+0x20>)
 80011a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011be:	490e      	ldr	r1, [pc, #56]	; (80011f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011c0:	4a0e      	ldr	r2, [pc, #56]	; (80011fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c4:	e002      	b.n	80011cc <LoopCopyDataInit>

080011c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ca:	3304      	adds	r3, #4

080011cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d0:	d3f9      	bcc.n	80011c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d2:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011d4:	4c0b      	ldr	r4, [pc, #44]	; (8001204 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d8:	e001      	b.n	80011de <LoopFillZerobss>

080011da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011dc:	3204      	adds	r2, #4

080011de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e0:	d3fb      	bcc.n	80011da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011e2:	f7ff ffd7 	bl	8001194 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011e6:	f002 fbfd 	bl	80039e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ea:	f7ff fd0b 	bl	8000c04 <main>
  bx  lr    
 80011ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80011fc:	080045d0 	.word	0x080045d0
  ldr r2, =_sbss
 8001200:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001204:	20000294 	.word	0x20000294

08001208 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001208:	e7fe      	b.n	8001208 <ADC_IRQHandler>
	...

0800120c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001210:	4b0e      	ldr	r3, [pc, #56]	; (800124c <HAL_Init+0x40>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a0d      	ldr	r2, [pc, #52]	; (800124c <HAL_Init+0x40>)
 8001216:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800121a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800121c:	4b0b      	ldr	r3, [pc, #44]	; (800124c <HAL_Init+0x40>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a0a      	ldr	r2, [pc, #40]	; (800124c <HAL_Init+0x40>)
 8001222:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001226:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <HAL_Init+0x40>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a07      	ldr	r2, [pc, #28]	; (800124c <HAL_Init+0x40>)
 800122e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001232:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001234:	2003      	movs	r0, #3
 8001236:	f000 f931 	bl	800149c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800123a:	200f      	movs	r0, #15
 800123c:	f000 f808 	bl	8001250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001240:	f7ff fe3e 	bl	8000ec0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40023c00 	.word	0x40023c00

08001250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <HAL_InitTick+0x54>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <HAL_InitTick+0x58>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001266:	fbb3 f3f1 	udiv	r3, r3, r1
 800126a:	fbb2 f3f3 	udiv	r3, r2, r3
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f93b 	bl	80014ea <HAL_SYSTICK_Config>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e00e      	b.n	800129c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b0f      	cmp	r3, #15
 8001282:	d80a      	bhi.n	800129a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001284:	2200      	movs	r2, #0
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	f04f 30ff 	mov.w	r0, #4294967295
 800128c:	f000 f911 	bl	80014b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001290:	4a06      	ldr	r2, [pc, #24]	; (80012ac <HAL_InitTick+0x5c>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
 8001298:	e000      	b.n	800129c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000014 	.word	0x20000014
 80012a8:	2000001c 	.word	0x2000001c
 80012ac:	20000018 	.word	0x20000018

080012b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <HAL_IncTick+0x20>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HAL_IncTick+0x24>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	4a04      	ldr	r2, [pc, #16]	; (80012d4 <HAL_IncTick+0x24>)
 80012c2:	6013      	str	r3, [r2, #0]
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	2000001c 	.word	0x2000001c
 80012d4:	20000144 	.word	0x20000144

080012d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return uwTick;
 80012dc:	4b03      	ldr	r3, [pc, #12]	; (80012ec <HAL_GetTick+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20000144 	.word	0x20000144

080012f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f8:	f7ff ffee 	bl	80012d8 <HAL_GetTick>
 80012fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001308:	d005      	beq.n	8001316 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800130a:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <HAL_Delay+0x44>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4413      	add	r3, r2
 8001314:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001316:	bf00      	nop
 8001318:	f7ff ffde 	bl	80012d8 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	429a      	cmp	r2, r3
 8001326:	d8f7      	bhi.n	8001318 <HAL_Delay+0x28>
  {
  }
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	2000001c 	.word	0x2000001c

08001338 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <__NVIC_SetPriorityGrouping+0x44>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001354:	4013      	ands	r3, r2
 8001356:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001360:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001368:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800136a:	4a04      	ldr	r2, [pc, #16]	; (800137c <__NVIC_SetPriorityGrouping+0x44>)
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	60d3      	str	r3, [r2, #12]
}
 8001370:	bf00      	nop
 8001372:	3714      	adds	r7, #20
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001384:	4b04      	ldr	r3, [pc, #16]	; (8001398 <__NVIC_GetPriorityGrouping+0x18>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	f003 0307 	and.w	r3, r3, #7
}
 800138e:	4618      	mov	r0, r3
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	db0a      	blt.n	80013c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	490c      	ldr	r1, [pc, #48]	; (80013e8 <__NVIC_SetPriority+0x4c>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c4:	e00a      	b.n	80013dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4908      	ldr	r1, [pc, #32]	; (80013ec <__NVIC_SetPriority+0x50>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	3b04      	subs	r3, #4
 80013d4:	0112      	lsls	r2, r2, #4
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	440b      	add	r3, r1
 80013da:	761a      	strb	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b089      	sub	sp, #36	; 0x24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f1c3 0307 	rsb	r3, r3, #7
 800140a:	2b04      	cmp	r3, #4
 800140c:	bf28      	it	cs
 800140e:	2304      	movcs	r3, #4
 8001410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3304      	adds	r3, #4
 8001416:	2b06      	cmp	r3, #6
 8001418:	d902      	bls.n	8001420 <NVIC_EncodePriority+0x30>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3b03      	subs	r3, #3
 800141e:	e000      	b.n	8001422 <NVIC_EncodePriority+0x32>
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	401a      	ands	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001438:	f04f 31ff 	mov.w	r1, #4294967295
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43d9      	mvns	r1, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	4313      	orrs	r3, r2
         );
}
 800144a:	4618      	mov	r0, r3
 800144c:	3724      	adds	r7, #36	; 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3b01      	subs	r3, #1
 8001464:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001468:	d301      	bcc.n	800146e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2301      	movs	r3, #1
 800146c:	e00f      	b.n	800148e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146e:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <SysTick_Config+0x40>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001476:	210f      	movs	r1, #15
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f7ff ff8e 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001480:	4b05      	ldr	r3, [pc, #20]	; (8001498 <SysTick_Config+0x40>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001486:	4b04      	ldr	r3, [pc, #16]	; (8001498 <SysTick_Config+0x40>)
 8001488:	2207      	movs	r2, #7
 800148a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	e000e010 	.word	0xe000e010

0800149c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff47 	bl	8001338 <__NVIC_SetPriorityGrouping>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c4:	f7ff ff5c 	bl	8001380 <__NVIC_GetPriorityGrouping>
 80014c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	6978      	ldr	r0, [r7, #20]
 80014d0:	f7ff ff8e 	bl	80013f0 <NVIC_EncodePriority>
 80014d4:	4602      	mov	r2, r0
 80014d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff5d 	bl	800139c <__NVIC_SetPriority>
}
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ffb0 	bl	8001458 <SysTick_Config>
 80014f8:	4603      	mov	r3, r0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
	...

08001504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001504:	b480      	push	{r7}
 8001506:	b089      	sub	sp, #36	; 0x24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001516:	2300      	movs	r3, #0
 8001518:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800151a:	2300      	movs	r3, #0
 800151c:	61fb      	str	r3, [r7, #28]
 800151e:	e159      	b.n	80017d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001520:	2201      	movs	r2, #1
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	697a      	ldr	r2, [r7, #20]
 8001530:	4013      	ands	r3, r2
 8001532:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	429a      	cmp	r2, r3
 800153a:	f040 8148 	bne.w	80017ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	2b01      	cmp	r3, #1
 8001548:	d005      	beq.n	8001556 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001552:	2b02      	cmp	r3, #2
 8001554:	d130      	bne.n	80015b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	2203      	movs	r2, #3
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43db      	mvns	r3, r3
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4013      	ands	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	68da      	ldr	r2, [r3, #12]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800158c:	2201      	movs	r2, #1
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	4013      	ands	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	091b      	lsrs	r3, r3, #4
 80015a2:	f003 0201 	and.w	r2, r3, #1
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	d017      	beq.n	80015f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	2203      	movs	r2, #3
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4013      	ands	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 0303 	and.w	r3, r3, #3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d123      	bne.n	8001648 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	08da      	lsrs	r2, r3, #3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3208      	adds	r2, #8
 8001608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800160c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	f003 0307 	and.w	r3, r3, #7
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	220f      	movs	r2, #15
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	4013      	ands	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	691a      	ldr	r2, [r3, #16]
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4313      	orrs	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	08da      	lsrs	r2, r3, #3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	3208      	adds	r2, #8
 8001642:	69b9      	ldr	r1, [r7, #24]
 8001644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	2203      	movs	r2, #3
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4013      	ands	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0203 	and.w	r2, r3, #3
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4313      	orrs	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 80a2 	beq.w	80017ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b57      	ldr	r3, [pc, #348]	; (80017ec <HAL_GPIO_Init+0x2e8>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001692:	4a56      	ldr	r2, [pc, #344]	; (80017ec <HAL_GPIO_Init+0x2e8>)
 8001694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001698:	6453      	str	r3, [r2, #68]	; 0x44
 800169a:	4b54      	ldr	r3, [pc, #336]	; (80017ec <HAL_GPIO_Init+0x2e8>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016a6:	4a52      	ldr	r2, [pc, #328]	; (80017f0 <HAL_GPIO_Init+0x2ec>)
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	089b      	lsrs	r3, r3, #2
 80016ac:	3302      	adds	r3, #2
 80016ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f003 0303 	and.w	r3, r3, #3
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	220f      	movs	r2, #15
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4013      	ands	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a49      	ldr	r2, [pc, #292]	; (80017f4 <HAL_GPIO_Init+0x2f0>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <HAL_GPIO_Init+0x202>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a48      	ldr	r2, [pc, #288]	; (80017f8 <HAL_GPIO_Init+0x2f4>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d013      	beq.n	8001702 <HAL_GPIO_Init+0x1fe>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a47      	ldr	r2, [pc, #284]	; (80017fc <HAL_GPIO_Init+0x2f8>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d00d      	beq.n	80016fe <HAL_GPIO_Init+0x1fa>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a46      	ldr	r2, [pc, #280]	; (8001800 <HAL_GPIO_Init+0x2fc>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d007      	beq.n	80016fa <HAL_GPIO_Init+0x1f6>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a45      	ldr	r2, [pc, #276]	; (8001804 <HAL_GPIO_Init+0x300>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d101      	bne.n	80016f6 <HAL_GPIO_Init+0x1f2>
 80016f2:	2304      	movs	r3, #4
 80016f4:	e008      	b.n	8001708 <HAL_GPIO_Init+0x204>
 80016f6:	2307      	movs	r3, #7
 80016f8:	e006      	b.n	8001708 <HAL_GPIO_Init+0x204>
 80016fa:	2303      	movs	r3, #3
 80016fc:	e004      	b.n	8001708 <HAL_GPIO_Init+0x204>
 80016fe:	2302      	movs	r3, #2
 8001700:	e002      	b.n	8001708 <HAL_GPIO_Init+0x204>
 8001702:	2301      	movs	r3, #1
 8001704:	e000      	b.n	8001708 <HAL_GPIO_Init+0x204>
 8001706:	2300      	movs	r3, #0
 8001708:	69fa      	ldr	r2, [r7, #28]
 800170a:	f002 0203 	and.w	r2, r2, #3
 800170e:	0092      	lsls	r2, r2, #2
 8001710:	4093      	lsls	r3, r2
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001718:	4935      	ldr	r1, [pc, #212]	; (80017f0 <HAL_GPIO_Init+0x2ec>)
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	089b      	lsrs	r3, r3, #2
 800171e:	3302      	adds	r3, #2
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001726:	4b38      	ldr	r3, [pc, #224]	; (8001808 <HAL_GPIO_Init+0x304>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800174a:	4a2f      	ldr	r2, [pc, #188]	; (8001808 <HAL_GPIO_Init+0x304>)
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001750:	4b2d      	ldr	r3, [pc, #180]	; (8001808 <HAL_GPIO_Init+0x304>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	43db      	mvns	r3, r3
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	4013      	ands	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001774:	4a24      	ldr	r2, [pc, #144]	; (8001808 <HAL_GPIO_Init+0x304>)
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800177a:	4b23      	ldr	r3, [pc, #140]	; (8001808 <HAL_GPIO_Init+0x304>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	43db      	mvns	r3, r3
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	4013      	ands	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	4313      	orrs	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800179e:	4a1a      	ldr	r2, [pc, #104]	; (8001808 <HAL_GPIO_Init+0x304>)
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a4:	4b18      	ldr	r3, [pc, #96]	; (8001808 <HAL_GPIO_Init+0x304>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	43db      	mvns	r3, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4013      	ands	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017c8:	4a0f      	ldr	r2, [pc, #60]	; (8001808 <HAL_GPIO_Init+0x304>)
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3301      	adds	r3, #1
 80017d2:	61fb      	str	r3, [r7, #28]
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	2b0f      	cmp	r3, #15
 80017d8:	f67f aea2 	bls.w	8001520 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017dc:	bf00      	nop
 80017de:	bf00      	nop
 80017e0:	3724      	adds	r7, #36	; 0x24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40013800 	.word	0x40013800
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40020400 	.word	0x40020400
 80017fc:	40020800 	.word	0x40020800
 8001800:	40020c00 	.word	0x40020c00
 8001804:	40021000 	.word	0x40021000
 8001808:	40013c00 	.word	0x40013c00

0800180c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	807b      	strh	r3, [r7, #2]
 8001818:	4613      	mov	r3, r2
 800181a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800181c:	787b      	ldrb	r3, [r7, #1]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001822:	887a      	ldrh	r2, [r7, #2]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001828:	e003      	b.n	8001832 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800182a:	887b      	ldrh	r3, [r7, #2]
 800182c:	041a      	lsls	r2, r3, #16
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	619a      	str	r2, [r3, #24]
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
	...

08001840 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e267      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d075      	beq.n	800194a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800185e:	4b88      	ldr	r3, [pc, #544]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b04      	cmp	r3, #4
 8001868:	d00c      	beq.n	8001884 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800186a:	4b85      	ldr	r3, [pc, #532]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001872:	2b08      	cmp	r3, #8
 8001874:	d112      	bne.n	800189c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001876:	4b82      	ldr	r3, [pc, #520]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800187e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001882:	d10b      	bne.n	800189c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001884:	4b7e      	ldr	r3, [pc, #504]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d05b      	beq.n	8001948 <HAL_RCC_OscConfig+0x108>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d157      	bne.n	8001948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e242      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a4:	d106      	bne.n	80018b4 <HAL_RCC_OscConfig+0x74>
 80018a6:	4b76      	ldr	r3, [pc, #472]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a75      	ldr	r2, [pc, #468]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e01d      	b.n	80018f0 <HAL_RCC_OscConfig+0xb0>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018bc:	d10c      	bne.n	80018d8 <HAL_RCC_OscConfig+0x98>
 80018be:	4b70      	ldr	r3, [pc, #448]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a6f      	ldr	r2, [pc, #444]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	4b6d      	ldr	r3, [pc, #436]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a6c      	ldr	r2, [pc, #432]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	e00b      	b.n	80018f0 <HAL_RCC_OscConfig+0xb0>
 80018d8:	4b69      	ldr	r3, [pc, #420]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a68      	ldr	r2, [pc, #416]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018e2:	6013      	str	r3, [r2, #0]
 80018e4:	4b66      	ldr	r3, [pc, #408]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a65      	ldr	r2, [pc, #404]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80018ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d013      	beq.n	8001920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f8:	f7ff fcee 	bl	80012d8 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001900:	f7ff fcea 	bl	80012d8 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b64      	cmp	r3, #100	; 0x64
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e207      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001912:	4b5b      	ldr	r3, [pc, #364]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0f0      	beq.n	8001900 <HAL_RCC_OscConfig+0xc0>
 800191e:	e014      	b.n	800194a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001920:	f7ff fcda 	bl	80012d8 <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001928:	f7ff fcd6 	bl	80012d8 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b64      	cmp	r3, #100	; 0x64
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e1f3      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800193a:	4b51      	ldr	r3, [pc, #324]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1f0      	bne.n	8001928 <HAL_RCC_OscConfig+0xe8>
 8001946:	e000      	b.n	800194a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d063      	beq.n	8001a1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001956:	4b4a      	ldr	r3, [pc, #296]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	2b00      	cmp	r3, #0
 8001960:	d00b      	beq.n	800197a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001962:	4b47      	ldr	r3, [pc, #284]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800196a:	2b08      	cmp	r3, #8
 800196c:	d11c      	bne.n	80019a8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800196e:	4b44      	ldr	r3, [pc, #272]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d116      	bne.n	80019a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800197a:	4b41      	ldr	r3, [pc, #260]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d005      	beq.n	8001992 <HAL_RCC_OscConfig+0x152>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d001      	beq.n	8001992 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e1c7      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001992:	4b3b      	ldr	r3, [pc, #236]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	4937      	ldr	r1, [pc, #220]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019a6:	e03a      	b.n	8001a1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d020      	beq.n	80019f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019b0:	4b34      	ldr	r3, [pc, #208]	; (8001a84 <HAL_RCC_OscConfig+0x244>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b6:	f7ff fc8f 	bl	80012d8 <HAL_GetTick>
 80019ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019bc:	e008      	b.n	80019d0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019be:	f7ff fc8b 	bl	80012d8 <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e1a8      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d0:	4b2b      	ldr	r3, [pc, #172]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d0f0      	beq.n	80019be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019dc:	4b28      	ldr	r3, [pc, #160]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	4925      	ldr	r1, [pc, #148]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	600b      	str	r3, [r1, #0]
 80019f0:	e015      	b.n	8001a1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019f2:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <HAL_RCC_OscConfig+0x244>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff fc6e 	bl	80012d8 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a00:	f7ff fc6a 	bl	80012d8 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e187      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	4b1b      	ldr	r3, [pc, #108]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0308 	and.w	r3, r3, #8
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d036      	beq.n	8001a98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d016      	beq.n	8001a60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <HAL_RCC_OscConfig+0x248>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a38:	f7ff fc4e 	bl	80012d8 <HAL_GetTick>
 8001a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a40:	f7ff fc4a 	bl	80012d8 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e167      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a52:	4b0b      	ldr	r3, [pc, #44]	; (8001a80 <HAL_RCC_OscConfig+0x240>)
 8001a54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d0f0      	beq.n	8001a40 <HAL_RCC_OscConfig+0x200>
 8001a5e:	e01b      	b.n	8001a98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a60:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_RCC_OscConfig+0x248>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a66:	f7ff fc37 	bl	80012d8 <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a6c:	e00e      	b.n	8001a8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6e:	f7ff fc33 	bl	80012d8 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d907      	bls.n	8001a8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e150      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
 8001a80:	40023800 	.word	0x40023800
 8001a84:	42470000 	.word	0x42470000
 8001a88:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8c:	4b88      	ldr	r3, [pc, #544]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001a8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1ea      	bne.n	8001a6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f000 8097 	beq.w	8001bd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aaa:	4b81      	ldr	r3, [pc, #516]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10f      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	4b7d      	ldr	r3, [pc, #500]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	4a7c      	ldr	r2, [pc, #496]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac6:	4b7a      	ldr	r3, [pc, #488]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad6:	4b77      	ldr	r3, [pc, #476]	; (8001cb4 <HAL_RCC_OscConfig+0x474>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d118      	bne.n	8001b14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae2:	4b74      	ldr	r3, [pc, #464]	; (8001cb4 <HAL_RCC_OscConfig+0x474>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a73      	ldr	r2, [pc, #460]	; (8001cb4 <HAL_RCC_OscConfig+0x474>)
 8001ae8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aee:	f7ff fbf3 	bl	80012d8 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af6:	f7ff fbef 	bl	80012d8 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e10c      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b08:	4b6a      	ldr	r3, [pc, #424]	; (8001cb4 <HAL_RCC_OscConfig+0x474>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0f0      	beq.n	8001af6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d106      	bne.n	8001b2a <HAL_RCC_OscConfig+0x2ea>
 8001b1c:	4b64      	ldr	r3, [pc, #400]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b20:	4a63      	ldr	r2, [pc, #396]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	6713      	str	r3, [r2, #112]	; 0x70
 8001b28:	e01c      	b.n	8001b64 <HAL_RCC_OscConfig+0x324>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	2b05      	cmp	r3, #5
 8001b30:	d10c      	bne.n	8001b4c <HAL_RCC_OscConfig+0x30c>
 8001b32:	4b5f      	ldr	r3, [pc, #380]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b36:	4a5e      	ldr	r2, [pc, #376]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b3e:	4b5c      	ldr	r3, [pc, #368]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b42:	4a5b      	ldr	r2, [pc, #364]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4a:	e00b      	b.n	8001b64 <HAL_RCC_OscConfig+0x324>
 8001b4c:	4b58      	ldr	r3, [pc, #352]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b50:	4a57      	ldr	r2, [pc, #348]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b52:	f023 0301 	bic.w	r3, r3, #1
 8001b56:	6713      	str	r3, [r2, #112]	; 0x70
 8001b58:	4b55      	ldr	r3, [pc, #340]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a54      	ldr	r2, [pc, #336]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b5e:	f023 0304 	bic.w	r3, r3, #4
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d015      	beq.n	8001b98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b6c:	f7ff fbb4 	bl	80012d8 <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b72:	e00a      	b.n	8001b8a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b74:	f7ff fbb0 	bl	80012d8 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e0cb      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8a:	4b49      	ldr	r3, [pc, #292]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0ee      	beq.n	8001b74 <HAL_RCC_OscConfig+0x334>
 8001b96:	e014      	b.n	8001bc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b98:	f7ff fb9e 	bl	80012d8 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b9e:	e00a      	b.n	8001bb6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba0:	f7ff fb9a 	bl	80012d8 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e0b5      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb6:	4b3e      	ldr	r3, [pc, #248]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1ee      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d105      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bc8:	4b39      	ldr	r3, [pc, #228]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	4a38      	ldr	r2, [pc, #224]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f000 80a1 	beq.w	8001d20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bde:	4b34      	ldr	r3, [pc, #208]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 030c 	and.w	r3, r3, #12
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d05c      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d141      	bne.n	8001c76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf2:	4b31      	ldr	r3, [pc, #196]	; (8001cb8 <HAL_RCC_OscConfig+0x478>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf8:	f7ff fb6e 	bl	80012d8 <HAL_GetTick>
 8001bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c00:	f7ff fb6a 	bl	80012d8 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e087      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c12:	4b27      	ldr	r3, [pc, #156]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69da      	ldr	r2, [r3, #28]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a1b      	ldr	r3, [r3, #32]
 8001c26:	431a      	orrs	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	019b      	lsls	r3, r3, #6
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c34:	085b      	lsrs	r3, r3, #1
 8001c36:	3b01      	subs	r3, #1
 8001c38:	041b      	lsls	r3, r3, #16
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c40:	061b      	lsls	r3, r3, #24
 8001c42:	491b      	ldr	r1, [pc, #108]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c48:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <HAL_RCC_OscConfig+0x478>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4e:	f7ff fb43 	bl	80012d8 <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c54:	e008      	b.n	8001c68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c56:	f7ff fb3f 	bl	80012d8 <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e05c      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d0f0      	beq.n	8001c56 <HAL_RCC_OscConfig+0x416>
 8001c74:	e054      	b.n	8001d20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c76:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <HAL_RCC_OscConfig+0x478>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7c:	f7ff fb2c 	bl	80012d8 <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c84:	f7ff fb28 	bl	80012d8 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e045      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_RCC_OscConfig+0x470>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f0      	bne.n	8001c84 <HAL_RCC_OscConfig+0x444>
 8001ca2:	e03d      	b.n	8001d20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d107      	bne.n	8001cbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e038      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40007000 	.word	0x40007000
 8001cb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <HAL_RCC_OscConfig+0x4ec>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d028      	beq.n	8001d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d121      	bne.n	8001d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d11a      	bne.n	8001d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cec:	4013      	ands	r3, r2
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d111      	bne.n	8001d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d02:	085b      	lsrs	r3, r3, #1
 8001d04:	3b01      	subs	r3, #1
 8001d06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d107      	bne.n	8001d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d001      	beq.n	8001d20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800

08001d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d101      	bne.n	8001d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e0cc      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d44:	4b68      	ldr	r3, [pc, #416]	; (8001ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d90c      	bls.n	8001d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d52:	4b65      	ldr	r3, [pc, #404]	; (8001ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5a:	4b63      	ldr	r3, [pc, #396]	; (8001ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e0b8      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d020      	beq.n	8001dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d005      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d84:	4b59      	ldr	r3, [pc, #356]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	4a58      	ldr	r2, [pc, #352]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001d8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d005      	beq.n	8001da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d9c:	4b53      	ldr	r3, [pc, #332]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	4a52      	ldr	r2, [pc, #328]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001da2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da8:	4b50      	ldr	r3, [pc, #320]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	494d      	ldr	r1, [pc, #308]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d044      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d107      	bne.n	8001dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	4b47      	ldr	r3, [pc, #284]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d119      	bne.n	8001e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e07f      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d003      	beq.n	8001dee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d107      	bne.n	8001dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dee:	4b3f      	ldr	r3, [pc, #252]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d109      	bne.n	8001e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e06f      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dfe:	4b3b      	ldr	r3, [pc, #236]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e067      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e0e:	4b37      	ldr	r3, [pc, #220]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f023 0203 	bic.w	r2, r3, #3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	4934      	ldr	r1, [pc, #208]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e20:	f7ff fa5a 	bl	80012d8 <HAL_GetTick>
 8001e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e26:	e00a      	b.n	8001e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e28:	f7ff fa56 	bl	80012d8 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e04f      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e3e:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 020c 	and.w	r2, r3, #12
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d1eb      	bne.n	8001e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e50:	4b25      	ldr	r3, [pc, #148]	; (8001ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d20c      	bcs.n	8001e78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5e:	4b22      	ldr	r3, [pc, #136]	; (8001ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e66:	4b20      	ldr	r3, [pc, #128]	; (8001ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d001      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e032      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d008      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e84:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	4916      	ldr	r1, [pc, #88]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d009      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ea2:	4b12      	ldr	r3, [pc, #72]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	490e      	ldr	r1, [pc, #56]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eb6:	f000 f821 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <HAL_RCC_ClockConfig+0x1bc>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	091b      	lsrs	r3, r3, #4
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	490a      	ldr	r1, [pc, #40]	; (8001ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec8:	5ccb      	ldrb	r3, [r1, r3]
 8001eca:	fa22 f303 	lsr.w	r3, r2, r3
 8001ece:	4a09      	ldr	r2, [pc, #36]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ed2:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff f9ba 	bl	8001250 <HAL_InitTick>

  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40023c00 	.word	0x40023c00
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	08004574 	.word	0x08004574
 8001ef4:	20000014 	.word	0x20000014
 8001ef8:	20000018 	.word	0x20000018

08001efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f00:	b094      	sub	sp, #80	; 0x50
 8001f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f14:	4b79      	ldr	r3, [pc, #484]	; (80020fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 030c 	and.w	r3, r3, #12
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d00d      	beq.n	8001f3c <HAL_RCC_GetSysClockFreq+0x40>
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	f200 80e1 	bhi.w	80020e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <HAL_RCC_GetSysClockFreq+0x34>
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	d003      	beq.n	8001f36 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f2e:	e0db      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f30:	4b73      	ldr	r3, [pc, #460]	; (8002100 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f34:	e0db      	b.n	80020ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f36:	4b73      	ldr	r3, [pc, #460]	; (8002104 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f3a:	e0d8      	b.n	80020ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f3c:	4b6f      	ldr	r3, [pc, #444]	; (80020fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f44:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f46:	4b6d      	ldr	r3, [pc, #436]	; (80020fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d063      	beq.n	800201a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f52:	4b6a      	ldr	r3, [pc, #424]	; (80020fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	099b      	lsrs	r3, r3, #6
 8001f58:	2200      	movs	r2, #0
 8001f5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f64:	633b      	str	r3, [r7, #48]	; 0x30
 8001f66:	2300      	movs	r3, #0
 8001f68:	637b      	str	r3, [r7, #52]	; 0x34
 8001f6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001f6e:	4622      	mov	r2, r4
 8001f70:	462b      	mov	r3, r5
 8001f72:	f04f 0000 	mov.w	r0, #0
 8001f76:	f04f 0100 	mov.w	r1, #0
 8001f7a:	0159      	lsls	r1, r3, #5
 8001f7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f80:	0150      	lsls	r0, r2, #5
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	4621      	mov	r1, r4
 8001f88:	1a51      	subs	r1, r2, r1
 8001f8a:	6139      	str	r1, [r7, #16]
 8001f8c:	4629      	mov	r1, r5
 8001f8e:	eb63 0301 	sbc.w	r3, r3, r1
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fa0:	4659      	mov	r1, fp
 8001fa2:	018b      	lsls	r3, r1, #6
 8001fa4:	4651      	mov	r1, sl
 8001fa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001faa:	4651      	mov	r1, sl
 8001fac:	018a      	lsls	r2, r1, #6
 8001fae:	4651      	mov	r1, sl
 8001fb0:	ebb2 0801 	subs.w	r8, r2, r1
 8001fb4:	4659      	mov	r1, fp
 8001fb6:	eb63 0901 	sbc.w	r9, r3, r1
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	f04f 0300 	mov.w	r3, #0
 8001fc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fce:	4690      	mov	r8, r2
 8001fd0:	4699      	mov	r9, r3
 8001fd2:	4623      	mov	r3, r4
 8001fd4:	eb18 0303 	adds.w	r3, r8, r3
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	462b      	mov	r3, r5
 8001fdc:	eb49 0303 	adc.w	r3, r9, r3
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	f04f 0300 	mov.w	r3, #0
 8001fea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001fee:	4629      	mov	r1, r5
 8001ff0:	024b      	lsls	r3, r1, #9
 8001ff2:	4621      	mov	r1, r4
 8001ff4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	024a      	lsls	r2, r1, #9
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002002:	2200      	movs	r2, #0
 8002004:	62bb      	str	r3, [r7, #40]	; 0x28
 8002006:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002008:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800200c:	f7fe f938 	bl	8000280 <__aeabi_uldivmod>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4613      	mov	r3, r2
 8002016:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002018:	e058      	b.n	80020cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800201a:	4b38      	ldr	r3, [pc, #224]	; (80020fc <HAL_RCC_GetSysClockFreq+0x200>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	099b      	lsrs	r3, r3, #6
 8002020:	2200      	movs	r2, #0
 8002022:	4618      	mov	r0, r3
 8002024:	4611      	mov	r1, r2
 8002026:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800202a:	623b      	str	r3, [r7, #32]
 800202c:	2300      	movs	r3, #0
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
 8002030:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002034:	4642      	mov	r2, r8
 8002036:	464b      	mov	r3, r9
 8002038:	f04f 0000 	mov.w	r0, #0
 800203c:	f04f 0100 	mov.w	r1, #0
 8002040:	0159      	lsls	r1, r3, #5
 8002042:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002046:	0150      	lsls	r0, r2, #5
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4641      	mov	r1, r8
 800204e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002052:	4649      	mov	r1, r9
 8002054:	eb63 0b01 	sbc.w	fp, r3, r1
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002064:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002068:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800206c:	ebb2 040a 	subs.w	r4, r2, sl
 8002070:	eb63 050b 	sbc.w	r5, r3, fp
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	f04f 0300 	mov.w	r3, #0
 800207c:	00eb      	lsls	r3, r5, #3
 800207e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002082:	00e2      	lsls	r2, r4, #3
 8002084:	4614      	mov	r4, r2
 8002086:	461d      	mov	r5, r3
 8002088:	4643      	mov	r3, r8
 800208a:	18e3      	adds	r3, r4, r3
 800208c:	603b      	str	r3, [r7, #0]
 800208e:	464b      	mov	r3, r9
 8002090:	eb45 0303 	adc.w	r3, r5, r3
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	f04f 0300 	mov.w	r3, #0
 800209e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020a2:	4629      	mov	r1, r5
 80020a4:	028b      	lsls	r3, r1, #10
 80020a6:	4621      	mov	r1, r4
 80020a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020ac:	4621      	mov	r1, r4
 80020ae:	028a      	lsls	r2, r1, #10
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020b6:	2200      	movs	r2, #0
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	61fa      	str	r2, [r7, #28]
 80020bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020c0:	f7fe f8de 	bl	8000280 <__aeabi_uldivmod>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4613      	mov	r3, r2
 80020ca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80020cc:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <HAL_RCC_GetSysClockFreq+0x200>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	0c1b      	lsrs	r3, r3, #16
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	3301      	adds	r3, #1
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80020dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020e6:	e002      	b.n	80020ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020e8:	4b05      	ldr	r3, [pc, #20]	; (8002100 <HAL_RCC_GetSysClockFreq+0x204>)
 80020ea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3750      	adds	r7, #80	; 0x50
 80020f4:	46bd      	mov	sp, r7
 80020f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	00f42400 	.word	0x00f42400
 8002104:	007a1200 	.word	0x007a1200

08002108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800210c:	4b03      	ldr	r3, [pc, #12]	; (800211c <HAL_RCC_GetHCLKFreq+0x14>)
 800210e:	681b      	ldr	r3, [r3, #0]
}
 8002110:	4618      	mov	r0, r3
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	20000014 	.word	0x20000014

08002120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002124:	f7ff fff0 	bl	8002108 <HAL_RCC_GetHCLKFreq>
 8002128:	4602      	mov	r2, r0
 800212a:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_RCC_GetPCLK1Freq+0x20>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	0a9b      	lsrs	r3, r3, #10
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	4903      	ldr	r1, [pc, #12]	; (8002144 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002136:	5ccb      	ldrb	r3, [r1, r3]
 8002138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40023800 	.word	0x40023800
 8002144:	08004584 	.word	0x08004584

08002148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800214c:	f7ff ffdc 	bl	8002108 <HAL_RCC_GetHCLKFreq>
 8002150:	4602      	mov	r2, r0
 8002152:	4b05      	ldr	r3, [pc, #20]	; (8002168 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	0b5b      	lsrs	r3, r3, #13
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	4903      	ldr	r1, [pc, #12]	; (800216c <HAL_RCC_GetPCLK2Freq+0x24>)
 800215e:	5ccb      	ldrb	r3, [r1, r3]
 8002160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002164:	4618      	mov	r0, r3
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40023800 	.word	0x40023800
 800216c:	08004584 	.word	0x08004584

08002170 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e07b      	b.n	800227a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002186:	2b00      	cmp	r3, #0
 8002188:	d108      	bne.n	800219c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002192:	d009      	beq.n	80021a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
 800219a:	e005      	b.n	80021a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d106      	bne.n	80021c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7fe fea4 	bl	8000f10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2202      	movs	r2, #2
 80021cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80021f0:	431a      	orrs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	691b      	ldr	r3, [r3, #16]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002218:	431a      	orrs	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800222c:	ea42 0103 	orr.w	r1, r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	0c1b      	lsrs	r3, r3, #16
 8002246:	f003 0104 	and.w	r1, r3, #4
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224e:	f003 0210 	and.w	r2, r3, #16
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	69da      	ldr	r2, [r3, #28]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002268:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b088      	sub	sp, #32
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	603b      	str	r3, [r7, #0]
 800228e:	4613      	mov	r3, r2
 8002290:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002292:	f7ff f821 	bl	80012d8 <HAL_GetTick>
 8002296:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d001      	beq.n	80022ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80022a8:	2302      	movs	r3, #2
 80022aa:	e12a      	b.n	8002502 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <HAL_SPI_Transmit+0x36>
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e122      	b.n	8002502 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d101      	bne.n	80022ca <HAL_SPI_Transmit+0x48>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e11b      	b.n	8002502 <HAL_SPI_Transmit+0x280>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2203      	movs	r2, #3
 80022d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	88fa      	ldrh	r2, [r7, #6]
 80022ea:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	88fa      	ldrh	r2, [r7, #6]
 80022f0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2200      	movs	r2, #0
 8002308:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002318:	d10f      	bne.n	800233a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002328:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002338:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002344:	2b40      	cmp	r3, #64	; 0x40
 8002346:	d007      	beq.n	8002358 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002356:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002360:	d152      	bne.n	8002408 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d002      	beq.n	8002370 <HAL_SPI_Transmit+0xee>
 800236a:	8b7b      	ldrh	r3, [r7, #26]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d145      	bne.n	80023fc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002374:	881a      	ldrh	r2, [r3, #0]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002380:	1c9a      	adds	r2, r3, #2
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800238a:	b29b      	uxth	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b29a      	uxth	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002394:	e032      	b.n	80023fc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d112      	bne.n	80023ca <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	881a      	ldrh	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	1c9a      	adds	r2, r3, #2
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023be:	b29b      	uxth	r3, r3
 80023c0:	3b01      	subs	r3, #1
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	86da      	strh	r2, [r3, #54]	; 0x36
 80023c8:	e018      	b.n	80023fc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023ca:	f7fe ff85 	bl	80012d8 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d803      	bhi.n	80023e2 <HAL_SPI_Transmit+0x160>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d102      	bne.n	80023e8 <HAL_SPI_Transmit+0x166>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d109      	bne.n	80023fc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e082      	b.n	8002502 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002400:	b29b      	uxth	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1c7      	bne.n	8002396 <HAL_SPI_Transmit+0x114>
 8002406:	e053      	b.n	80024b0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d002      	beq.n	8002416 <HAL_SPI_Transmit+0x194>
 8002410:	8b7b      	ldrh	r3, [r7, #26]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d147      	bne.n	80024a6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	330c      	adds	r3, #12
 8002420:	7812      	ldrb	r2, [r2, #0]
 8002422:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002432:	b29b      	uxth	r3, r3
 8002434:	3b01      	subs	r3, #1
 8002436:	b29a      	uxth	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800243c:	e033      	b.n	80024a6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b02      	cmp	r3, #2
 800244a:	d113      	bne.n	8002474 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	330c      	adds	r3, #12
 8002456:	7812      	ldrb	r2, [r2, #0]
 8002458:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	1c5a      	adds	r2, r3, #1
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002468:	b29b      	uxth	r3, r3
 800246a:	3b01      	subs	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	86da      	strh	r2, [r3, #54]	; 0x36
 8002472:	e018      	b.n	80024a6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002474:	f7fe ff30 	bl	80012d8 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	683a      	ldr	r2, [r7, #0]
 8002480:	429a      	cmp	r2, r3
 8002482:	d803      	bhi.n	800248c <HAL_SPI_Transmit+0x20a>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800248a:	d102      	bne.n	8002492 <HAL_SPI_Transmit+0x210>
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e02d      	b.n	8002502 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1c6      	bne.n	800243e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80024b0:	69fa      	ldr	r2, [r7, #28]
 80024b2:	6839      	ldr	r1, [r7, #0]
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 fbd9 	bl	8002c6c <SPI_EndRxTxTransaction>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d002      	beq.n	80024c6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2220      	movs	r2, #32
 80024c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10a      	bne.n	80024e4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e000      	b.n	8002502 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002500:	2300      	movs	r3, #0
  }
}
 8002502:	4618      	mov	r0, r3
 8002504:	3720      	adds	r7, #32
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b088      	sub	sp, #32
 800250e:	af02      	add	r7, sp, #8
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	603b      	str	r3, [r7, #0]
 8002516:	4613      	mov	r3, r2
 8002518:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b01      	cmp	r3, #1
 8002524:	d001      	beq.n	800252a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002526:	2302      	movs	r3, #2
 8002528:	e104      	b.n	8002734 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d002      	beq.n	8002536 <HAL_SPI_Receive+0x2c>
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e0fc      	b.n	8002734 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002542:	d112      	bne.n	800256a <HAL_SPI_Receive+0x60>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10e      	bne.n	800256a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2204      	movs	r2, #4
 8002550:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002554:	88fa      	ldrh	r2, [r7, #6]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	4613      	mov	r3, r2
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	68b9      	ldr	r1, [r7, #8]
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f000 f8eb 	bl	800273c <HAL_SPI_TransmitReceive>
 8002566:	4603      	mov	r3, r0
 8002568:	e0e4      	b.n	8002734 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800256a:	f7fe feb5 	bl	80012d8 <HAL_GetTick>
 800256e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002576:	2b01      	cmp	r3, #1
 8002578:	d101      	bne.n	800257e <HAL_SPI_Receive+0x74>
 800257a:	2302      	movs	r3, #2
 800257c:	e0da      	b.n	8002734 <HAL_SPI_Receive+0x22a>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2201      	movs	r2, #1
 8002582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2204      	movs	r2, #4
 800258a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	88fa      	ldrh	r2, [r7, #6]
 800259e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	88fa      	ldrh	r2, [r7, #6]
 80025a4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2200      	movs	r2, #0
 80025c2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025cc:	d10f      	bne.n	80025ee <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80025ec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f8:	2b40      	cmp	r3, #64	; 0x40
 80025fa:	d007      	beq.n	800260c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800260a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d170      	bne.n	80026f6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002614:	e035      	b.n	8002682 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b01      	cmp	r3, #1
 8002622:	d115      	bne.n	8002650 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f103 020c 	add.w	r2, r3, #12
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002630:	7812      	ldrb	r2, [r2, #0]
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002644:	b29b      	uxth	r3, r3
 8002646:	3b01      	subs	r3, #1
 8002648:	b29a      	uxth	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800264e:	e018      	b.n	8002682 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002650:	f7fe fe42 	bl	80012d8 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	429a      	cmp	r2, r3
 800265e:	d803      	bhi.n	8002668 <HAL_SPI_Receive+0x15e>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002666:	d102      	bne.n	800266e <HAL_SPI_Receive+0x164>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d109      	bne.n	8002682 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e058      	b.n	8002734 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002686:	b29b      	uxth	r3, r3
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1c4      	bne.n	8002616 <HAL_SPI_Receive+0x10c>
 800268c:	e038      	b.n	8002700 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b01      	cmp	r3, #1
 800269a:	d113      	bne.n	80026c4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a6:	b292      	uxth	r2, r2
 80026a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ae:	1c9a      	adds	r2, r3, #2
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b29a      	uxth	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80026c2:	e018      	b.n	80026f6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026c4:	f7fe fe08 	bl	80012d8 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d803      	bhi.n	80026dc <HAL_SPI_Receive+0x1d2>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026da:	d102      	bne.n	80026e2 <HAL_SPI_Receive+0x1d8>
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d109      	bne.n	80026f6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e01e      	b.n	8002734 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1c6      	bne.n	800268e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	6839      	ldr	r1, [r7, #0]
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 fa4b 	bl	8002ba0 <SPI_EndRxTransaction>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d002      	beq.n	8002716 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2220      	movs	r2, #32
 8002714:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e000      	b.n	8002734 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002732:	2300      	movs	r3, #0
  }
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b08a      	sub	sp, #40	; 0x28
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800274a:	2301      	movs	r3, #1
 800274c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800274e:	f7fe fdc3 	bl	80012d8 <HAL_GetTick>
 8002752:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800275a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002762:	887b      	ldrh	r3, [r7, #2]
 8002764:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002766:	7ffb      	ldrb	r3, [r7, #31]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d00c      	beq.n	8002786 <HAL_SPI_TransmitReceive+0x4a>
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002772:	d106      	bne.n	8002782 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d102      	bne.n	8002782 <HAL_SPI_TransmitReceive+0x46>
 800277c:	7ffb      	ldrb	r3, [r7, #31]
 800277e:	2b04      	cmp	r3, #4
 8002780:	d001      	beq.n	8002786 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002782:	2302      	movs	r3, #2
 8002784:	e17f      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d005      	beq.n	8002798 <HAL_SPI_TransmitReceive+0x5c>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d002      	beq.n	8002798 <HAL_SPI_TransmitReceive+0x5c>
 8002792:	887b      	ldrh	r3, [r7, #2]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e174      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d101      	bne.n	80027aa <HAL_SPI_TransmitReceive+0x6e>
 80027a6:	2302      	movs	r3, #2
 80027a8:	e16d      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d003      	beq.n	80027c6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2205      	movs	r2, #5
 80027c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	887a      	ldrh	r2, [r7, #2]
 80027d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	887a      	ldrh	r2, [r7, #2]
 80027dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	887a      	ldrh	r2, [r7, #2]
 80027e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	887a      	ldrh	r2, [r7, #2]
 80027ee:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002806:	2b40      	cmp	r3, #64	; 0x40
 8002808:	d007      	beq.n	800281a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002818:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002822:	d17e      	bne.n	8002922 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d002      	beq.n	8002832 <HAL_SPI_TransmitReceive+0xf6>
 800282c:	8afb      	ldrh	r3, [r7, #22]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d16c      	bne.n	800290c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	881a      	ldrh	r2, [r3, #0]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	1c9a      	adds	r2, r3, #2
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800284c:	b29b      	uxth	r3, r3
 800284e:	3b01      	subs	r3, #1
 8002850:	b29a      	uxth	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002856:	e059      	b.n	800290c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b02      	cmp	r3, #2
 8002864:	d11b      	bne.n	800289e <HAL_SPI_TransmitReceive+0x162>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800286a:	b29b      	uxth	r3, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	d016      	beq.n	800289e <HAL_SPI_TransmitReceive+0x162>
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	2b01      	cmp	r3, #1
 8002874:	d113      	bne.n	800289e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	881a      	ldrh	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	1c9a      	adds	r2, r3, #2
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002890:	b29b      	uxth	r3, r3
 8002892:	3b01      	subs	r3, #1
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800289a:	2300      	movs	r3, #0
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d119      	bne.n	80028e0 <HAL_SPI_TransmitReceive+0x1a4>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d014      	beq.n	80028e0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c0:	b292      	uxth	r2, r2
 80028c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c8:	1c9a      	adds	r2, r3, #2
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80028dc:	2301      	movs	r3, #1
 80028de:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80028e0:	f7fe fcfa 	bl	80012d8 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d80d      	bhi.n	800290c <HAL_SPI_TransmitReceive+0x1d0>
 80028f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f6:	d009      	beq.n	800290c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e0bc      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002910:	b29b      	uxth	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1a0      	bne.n	8002858 <HAL_SPI_TransmitReceive+0x11c>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800291a:	b29b      	uxth	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	d19b      	bne.n	8002858 <HAL_SPI_TransmitReceive+0x11c>
 8002920:	e082      	b.n	8002a28 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d002      	beq.n	8002930 <HAL_SPI_TransmitReceive+0x1f4>
 800292a:	8afb      	ldrh	r3, [r7, #22]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d171      	bne.n	8002a14 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	330c      	adds	r3, #12
 800293a:	7812      	ldrb	r2, [r2, #0]
 800293c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	1c5a      	adds	r2, r3, #1
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002956:	e05d      	b.n	8002a14 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b02      	cmp	r3, #2
 8002964:	d11c      	bne.n	80029a0 <HAL_SPI_TransmitReceive+0x264>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800296a:	b29b      	uxth	r3, r3
 800296c:	2b00      	cmp	r3, #0
 800296e:	d017      	beq.n	80029a0 <HAL_SPI_TransmitReceive+0x264>
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	2b01      	cmp	r3, #1
 8002974:	d114      	bne.n	80029a0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	330c      	adds	r3, #12
 8002980:	7812      	ldrb	r2, [r2, #0]
 8002982:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002992:	b29b      	uxth	r3, r3
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800299c:	2300      	movs	r3, #0
 800299e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d119      	bne.n	80029e2 <HAL_SPI_TransmitReceive+0x2a6>
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d014      	beq.n	80029e2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c2:	b2d2      	uxtb	r2, r2
 80029c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80029de:	2301      	movs	r3, #1
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80029e2:	f7fe fc79 	bl	80012d8 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d803      	bhi.n	80029fa <HAL_SPI_TransmitReceive+0x2be>
 80029f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f8:	d102      	bne.n	8002a00 <HAL_SPI_TransmitReceive+0x2c4>
 80029fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d109      	bne.n	8002a14 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e038      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d19c      	bne.n	8002958 <HAL_SPI_TransmitReceive+0x21c>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d197      	bne.n	8002958 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a28:	6a3a      	ldr	r2, [r7, #32]
 8002a2a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f91d 	bl	8002c6c <SPI_EndRxTxTransaction>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d008      	beq.n	8002a4a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e01d      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10a      	bne.n	8002a68 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e000      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002a84:	2300      	movs	r3, #0
  }
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3728      	adds	r7, #40	; 0x28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002aa0:	f7fe fc1a 	bl	80012d8 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa8:	1a9b      	subs	r3, r3, r2
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	4413      	add	r3, r2
 8002aae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ab0:	f7fe fc12 	bl	80012d8 <HAL_GetTick>
 8002ab4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ab6:	4b39      	ldr	r3, [pc, #228]	; (8002b9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	015b      	lsls	r3, r3, #5
 8002abc:	0d1b      	lsrs	r3, r3, #20
 8002abe:	69fa      	ldr	r2, [r7, #28]
 8002ac0:	fb02 f303 	mul.w	r3, r2, r3
 8002ac4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ac6:	e055      	b.n	8002b74 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ace:	d051      	beq.n	8002b74 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ad0:	f7fe fc02 	bl	80012d8 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	69fa      	ldr	r2, [r7, #28]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d902      	bls.n	8002ae6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d13d      	bne.n	8002b62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002af4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002afe:	d111      	bne.n	8002b24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b08:	d004      	beq.n	8002b14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b12:	d107      	bne.n	8002b24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b2c:	d10f      	bne.n	8002b4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e018      	b.n	8002b94 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d102      	bne.n	8002b6e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	61fb      	str	r3, [r7, #28]
 8002b6c:	e002      	b.n	8002b74 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	3b01      	subs	r3, #1
 8002b72:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	bf0c      	ite	eq
 8002b84:	2301      	moveq	r3, #1
 8002b86:	2300      	movne	r3, #0
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d19a      	bne.n	8002ac8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3720      	adds	r7, #32
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000014 	.word	0x20000014

08002ba0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af02      	add	r7, sp, #8
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bb4:	d111      	bne.n	8002bda <SPI_EndRxTransaction+0x3a>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bbe:	d004      	beq.n	8002bca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bc8:	d107      	bne.n	8002bda <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bd8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002be2:	d12a      	bne.n	8002c3a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bec:	d012      	beq.n	8002c14 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2180      	movs	r1, #128	; 0x80
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f7ff ff49 	bl	8002a90 <SPI_WaitFlagStateUntilTimeout>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d02d      	beq.n	8002c60 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c08:	f043 0220 	orr.w	r2, r3, #32
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e026      	b.n	8002c62 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f7ff ff36 	bl	8002a90 <SPI_WaitFlagStateUntilTimeout>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01a      	beq.n	8002c60 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2e:	f043 0220 	orr.w	r2, r3, #32
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e013      	b.n	8002c62 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2200      	movs	r2, #0
 8002c42:	2101      	movs	r1, #1
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f7ff ff23 	bl	8002a90 <SPI_WaitFlagStateUntilTimeout>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d007      	beq.n	8002c60 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c54:	f043 0220 	orr.w	r2, r3, #32
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e000      	b.n	8002c62 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
	...

08002c6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af02      	add	r7, sp, #8
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	2102      	movs	r1, #2
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f7ff ff04 	bl	8002a90 <SPI_WaitFlagStateUntilTimeout>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c92:	f043 0220 	orr.w	r2, r3, #32
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e032      	b.n	8002d04 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002c9e:	4b1b      	ldr	r3, [pc, #108]	; (8002d0c <SPI_EndRxTxTransaction+0xa0>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a1b      	ldr	r2, [pc, #108]	; (8002d10 <SPI_EndRxTxTransaction+0xa4>)
 8002ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca8:	0d5b      	lsrs	r3, r3, #21
 8002caa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002cae:	fb02 f303 	mul.w	r3, r2, r3
 8002cb2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cbc:	d112      	bne.n	8002ce4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	2180      	movs	r1, #128	; 0x80
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f7ff fee1 	bl	8002a90 <SPI_WaitFlagStateUntilTimeout>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d016      	beq.n	8002d02 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd8:	f043 0220 	orr.w	r2, r3, #32
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e00f      	b.n	8002d04 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	3b01      	subs	r3, #1
 8002cee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cfa:	2b80      	cmp	r3, #128	; 0x80
 8002cfc:	d0f2      	beq.n	8002ce4 <SPI_EndRxTxTransaction+0x78>
 8002cfe:	e000      	b.n	8002d02 <SPI_EndRxTxTransaction+0x96>
        break;
 8002d00:	bf00      	nop
  }

  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000014 	.word	0x20000014
 8002d10:	165e9f81 	.word	0x165e9f81

08002d14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e042      	b.n	8002dac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d106      	bne.n	8002d40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7fe f930 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2224      	movs	r2, #36	; 0x24
 8002d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68da      	ldr	r2, [r3, #12]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f000 f973 	bl	8003044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	695a      	ldr	r2, [r3, #20]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68da      	ldr	r2, [r3, #12]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b08a      	sub	sp, #40	; 0x28
 8002db8:	af02      	add	r7, sp, #8
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	d175      	bne.n	8002ec0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <HAL_UART_Transmit+0x2c>
 8002dda:	88fb      	ldrh	r3, [r7, #6]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e06e      	b.n	8002ec2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2221      	movs	r2, #33	; 0x21
 8002dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002df2:	f7fe fa71 	bl	80012d8 <HAL_GetTick>
 8002df6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	88fa      	ldrh	r2, [r7, #6]
 8002dfc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	88fa      	ldrh	r2, [r7, #6]
 8002e02:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e0c:	d108      	bne.n	8002e20 <HAL_UART_Transmit+0x6c>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d104      	bne.n	8002e20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	61bb      	str	r3, [r7, #24]
 8002e1e:	e003      	b.n	8002e28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e28:	e02e      	b.n	8002e88 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2200      	movs	r2, #0
 8002e32:	2180      	movs	r1, #128	; 0x80
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 f848 	bl	8002eca <UART_WaitOnFlagUntilTimeout>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2220      	movs	r2, #32
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e03a      	b.n	8002ec2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10b      	bne.n	8002e6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	461a      	mov	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	3302      	adds	r3, #2
 8002e66:	61bb      	str	r3, [r7, #24]
 8002e68:	e007      	b.n	8002e7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	781a      	ldrb	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	3301      	adds	r3, #1
 8002e78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1cb      	bne.n	8002e2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2140      	movs	r1, #64	; 0x40
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f814 	bl	8002eca <UART_WaitOnFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e006      	b.n	8002ec2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e000      	b.n	8002ec2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ec0:	2302      	movs	r3, #2
  }
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3720      	adds	r7, #32
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b086      	sub	sp, #24
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	60f8      	str	r0, [r7, #12]
 8002ed2:	60b9      	str	r1, [r7, #8]
 8002ed4:	603b      	str	r3, [r7, #0]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eda:	e03b      	b.n	8002f54 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee2:	d037      	beq.n	8002f54 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ee4:	f7fe f9f8 	bl	80012d8 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	6a3a      	ldr	r2, [r7, #32]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d302      	bcc.n	8002efa <UART_WaitOnFlagUntilTimeout+0x30>
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e03a      	b.n	8002f74 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d023      	beq.n	8002f54 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b80      	cmp	r3, #128	; 0x80
 8002f10:	d020      	beq.n	8002f54 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2b40      	cmp	r3, #64	; 0x40
 8002f16:	d01d      	beq.n	8002f54 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b08      	cmp	r3, #8
 8002f24:	d116      	bne.n	8002f54 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f81d 	bl	8002f7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2208      	movs	r2, #8
 8002f46:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e00f      	b.n	8002f74 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	bf0c      	ite	eq
 8002f64:	2301      	moveq	r3, #1
 8002f66:	2300      	movne	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d0b4      	beq.n	8002edc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b095      	sub	sp, #84	; 0x54
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	330c      	adds	r3, #12
 8002f8a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8e:	e853 3f00 	ldrex	r3, [r3]
 8002f92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	330c      	adds	r3, #12
 8002fa2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fa4:	643a      	str	r2, [r7, #64]	; 0x40
 8002fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002faa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002fac:	e841 2300 	strex	r3, r2, [r1]
 8002fb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1e5      	bne.n	8002f84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	3314      	adds	r3, #20
 8002fbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	e853 3f00 	ldrex	r3, [r3]
 8002fc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	f023 0301 	bic.w	r3, r3, #1
 8002fce:	64bb      	str	r3, [r7, #72]	; 0x48
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	3314      	adds	r3, #20
 8002fd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002fd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fe0:	e841 2300 	strex	r3, r2, [r1]
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e5      	bne.n	8002fb8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d119      	bne.n	8003028 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	330c      	adds	r3, #12
 8002ffa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	e853 3f00 	ldrex	r3, [r3]
 8003002:	60bb      	str	r3, [r7, #8]
   return(result);
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f023 0310 	bic.w	r3, r3, #16
 800300a:	647b      	str	r3, [r7, #68]	; 0x44
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	330c      	adds	r3, #12
 8003012:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003014:	61ba      	str	r2, [r7, #24]
 8003016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003018:	6979      	ldr	r1, [r7, #20]
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	e841 2300 	strex	r3, r2, [r1]
 8003020:	613b      	str	r3, [r7, #16]
   return(result);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1e5      	bne.n	8002ff4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003036:	bf00      	nop
 8003038:	3754      	adds	r7, #84	; 0x54
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003048:	b0c0      	sub	sp, #256	; 0x100
 800304a:	af00      	add	r7, sp, #0
 800304c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003060:	68d9      	ldr	r1, [r3, #12]
 8003062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	ea40 0301 	orr.w	r3, r0, r1
 800306c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800306e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	431a      	orrs	r2, r3
 800307c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	431a      	orrs	r2, r3
 8003084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4313      	orrs	r3, r2
 800308c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800309c:	f021 010c 	bic.w	r1, r1, #12
 80030a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030aa:	430b      	orrs	r3, r1
 80030ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80030ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030be:	6999      	ldr	r1, [r3, #24]
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	ea40 0301 	orr.w	r3, r0, r1
 80030ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	4b8f      	ldr	r3, [pc, #572]	; (8003310 <UART_SetConfig+0x2cc>)
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d005      	beq.n	80030e4 <UART_SetConfig+0xa0>
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4b8d      	ldr	r3, [pc, #564]	; (8003314 <UART_SetConfig+0x2d0>)
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d104      	bne.n	80030ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030e4:	f7ff f830 	bl	8002148 <HAL_RCC_GetPCLK2Freq>
 80030e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80030ec:	e003      	b.n	80030f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030ee:	f7ff f817 	bl	8002120 <HAL_RCC_GetPCLK1Freq>
 80030f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030fa:	69db      	ldr	r3, [r3, #28]
 80030fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003100:	f040 810c 	bne.w	800331c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003108:	2200      	movs	r2, #0
 800310a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800310e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003112:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003116:	4622      	mov	r2, r4
 8003118:	462b      	mov	r3, r5
 800311a:	1891      	adds	r1, r2, r2
 800311c:	65b9      	str	r1, [r7, #88]	; 0x58
 800311e:	415b      	adcs	r3, r3
 8003120:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003122:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003126:	4621      	mov	r1, r4
 8003128:	eb12 0801 	adds.w	r8, r2, r1
 800312c:	4629      	mov	r1, r5
 800312e:	eb43 0901 	adc.w	r9, r3, r1
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	f04f 0300 	mov.w	r3, #0
 800313a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800313e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003142:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003146:	4690      	mov	r8, r2
 8003148:	4699      	mov	r9, r3
 800314a:	4623      	mov	r3, r4
 800314c:	eb18 0303 	adds.w	r3, r8, r3
 8003150:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003154:	462b      	mov	r3, r5
 8003156:	eb49 0303 	adc.w	r3, r9, r3
 800315a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800315e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800316a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800316e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003172:	460b      	mov	r3, r1
 8003174:	18db      	adds	r3, r3, r3
 8003176:	653b      	str	r3, [r7, #80]	; 0x50
 8003178:	4613      	mov	r3, r2
 800317a:	eb42 0303 	adc.w	r3, r2, r3
 800317e:	657b      	str	r3, [r7, #84]	; 0x54
 8003180:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003184:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003188:	f7fd f87a 	bl	8000280 <__aeabi_uldivmod>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4b61      	ldr	r3, [pc, #388]	; (8003318 <UART_SetConfig+0x2d4>)
 8003192:	fba3 2302 	umull	r2, r3, r3, r2
 8003196:	095b      	lsrs	r3, r3, #5
 8003198:	011c      	lsls	r4, r3, #4
 800319a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800319e:	2200      	movs	r2, #0
 80031a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80031a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80031ac:	4642      	mov	r2, r8
 80031ae:	464b      	mov	r3, r9
 80031b0:	1891      	adds	r1, r2, r2
 80031b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80031b4:	415b      	adcs	r3, r3
 80031b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80031bc:	4641      	mov	r1, r8
 80031be:	eb12 0a01 	adds.w	sl, r2, r1
 80031c2:	4649      	mov	r1, r9
 80031c4:	eb43 0b01 	adc.w	fp, r3, r1
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031dc:	4692      	mov	sl, r2
 80031de:	469b      	mov	fp, r3
 80031e0:	4643      	mov	r3, r8
 80031e2:	eb1a 0303 	adds.w	r3, sl, r3
 80031e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80031ea:	464b      	mov	r3, r9
 80031ec:	eb4b 0303 	adc.w	r3, fp, r3
 80031f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003200:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003204:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003208:	460b      	mov	r3, r1
 800320a:	18db      	adds	r3, r3, r3
 800320c:	643b      	str	r3, [r7, #64]	; 0x40
 800320e:	4613      	mov	r3, r2
 8003210:	eb42 0303 	adc.w	r3, r2, r3
 8003214:	647b      	str	r3, [r7, #68]	; 0x44
 8003216:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800321a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800321e:	f7fd f82f 	bl	8000280 <__aeabi_uldivmod>
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4611      	mov	r1, r2
 8003228:	4b3b      	ldr	r3, [pc, #236]	; (8003318 <UART_SetConfig+0x2d4>)
 800322a:	fba3 2301 	umull	r2, r3, r3, r1
 800322e:	095b      	lsrs	r3, r3, #5
 8003230:	2264      	movs	r2, #100	; 0x64
 8003232:	fb02 f303 	mul.w	r3, r2, r3
 8003236:	1acb      	subs	r3, r1, r3
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800323e:	4b36      	ldr	r3, [pc, #216]	; (8003318 <UART_SetConfig+0x2d4>)
 8003240:	fba3 2302 	umull	r2, r3, r3, r2
 8003244:	095b      	lsrs	r3, r3, #5
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800324c:	441c      	add	r4, r3
 800324e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003252:	2200      	movs	r2, #0
 8003254:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003258:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800325c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003260:	4642      	mov	r2, r8
 8003262:	464b      	mov	r3, r9
 8003264:	1891      	adds	r1, r2, r2
 8003266:	63b9      	str	r1, [r7, #56]	; 0x38
 8003268:	415b      	adcs	r3, r3
 800326a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800326c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003270:	4641      	mov	r1, r8
 8003272:	1851      	adds	r1, r2, r1
 8003274:	6339      	str	r1, [r7, #48]	; 0x30
 8003276:	4649      	mov	r1, r9
 8003278:	414b      	adcs	r3, r1
 800327a:	637b      	str	r3, [r7, #52]	; 0x34
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003288:	4659      	mov	r1, fp
 800328a:	00cb      	lsls	r3, r1, #3
 800328c:	4651      	mov	r1, sl
 800328e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003292:	4651      	mov	r1, sl
 8003294:	00ca      	lsls	r2, r1, #3
 8003296:	4610      	mov	r0, r2
 8003298:	4619      	mov	r1, r3
 800329a:	4603      	mov	r3, r0
 800329c:	4642      	mov	r2, r8
 800329e:	189b      	adds	r3, r3, r2
 80032a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80032a4:	464b      	mov	r3, r9
 80032a6:	460a      	mov	r2, r1
 80032a8:	eb42 0303 	adc.w	r3, r2, r3
 80032ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80032c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80032c4:	460b      	mov	r3, r1
 80032c6:	18db      	adds	r3, r3, r3
 80032c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80032ca:	4613      	mov	r3, r2
 80032cc:	eb42 0303 	adc.w	r3, r2, r3
 80032d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80032da:	f7fc ffd1 	bl	8000280 <__aeabi_uldivmod>
 80032de:	4602      	mov	r2, r0
 80032e0:	460b      	mov	r3, r1
 80032e2:	4b0d      	ldr	r3, [pc, #52]	; (8003318 <UART_SetConfig+0x2d4>)
 80032e4:	fba3 1302 	umull	r1, r3, r3, r2
 80032e8:	095b      	lsrs	r3, r3, #5
 80032ea:	2164      	movs	r1, #100	; 0x64
 80032ec:	fb01 f303 	mul.w	r3, r1, r3
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	3332      	adds	r3, #50	; 0x32
 80032f6:	4a08      	ldr	r2, [pc, #32]	; (8003318 <UART_SetConfig+0x2d4>)
 80032f8:	fba2 2303 	umull	r2, r3, r2, r3
 80032fc:	095b      	lsrs	r3, r3, #5
 80032fe:	f003 0207 	and.w	r2, r3, #7
 8003302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4422      	add	r2, r4
 800330a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800330c:	e106      	b.n	800351c <UART_SetConfig+0x4d8>
 800330e:	bf00      	nop
 8003310:	40011000 	.word	0x40011000
 8003314:	40011400 	.word	0x40011400
 8003318:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800331c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003320:	2200      	movs	r2, #0
 8003322:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003326:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800332a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800332e:	4642      	mov	r2, r8
 8003330:	464b      	mov	r3, r9
 8003332:	1891      	adds	r1, r2, r2
 8003334:	6239      	str	r1, [r7, #32]
 8003336:	415b      	adcs	r3, r3
 8003338:	627b      	str	r3, [r7, #36]	; 0x24
 800333a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800333e:	4641      	mov	r1, r8
 8003340:	1854      	adds	r4, r2, r1
 8003342:	4649      	mov	r1, r9
 8003344:	eb43 0501 	adc.w	r5, r3, r1
 8003348:	f04f 0200 	mov.w	r2, #0
 800334c:	f04f 0300 	mov.w	r3, #0
 8003350:	00eb      	lsls	r3, r5, #3
 8003352:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003356:	00e2      	lsls	r2, r4, #3
 8003358:	4614      	mov	r4, r2
 800335a:	461d      	mov	r5, r3
 800335c:	4643      	mov	r3, r8
 800335e:	18e3      	adds	r3, r4, r3
 8003360:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003364:	464b      	mov	r3, r9
 8003366:	eb45 0303 	adc.w	r3, r5, r3
 800336a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800336e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800337a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800337e:	f04f 0200 	mov.w	r2, #0
 8003382:	f04f 0300 	mov.w	r3, #0
 8003386:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800338a:	4629      	mov	r1, r5
 800338c:	008b      	lsls	r3, r1, #2
 800338e:	4621      	mov	r1, r4
 8003390:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003394:	4621      	mov	r1, r4
 8003396:	008a      	lsls	r2, r1, #2
 8003398:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800339c:	f7fc ff70 	bl	8000280 <__aeabi_uldivmod>
 80033a0:	4602      	mov	r2, r0
 80033a2:	460b      	mov	r3, r1
 80033a4:	4b60      	ldr	r3, [pc, #384]	; (8003528 <UART_SetConfig+0x4e4>)
 80033a6:	fba3 2302 	umull	r2, r3, r3, r2
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	011c      	lsls	r4, r3, #4
 80033ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80033bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80033c0:	4642      	mov	r2, r8
 80033c2:	464b      	mov	r3, r9
 80033c4:	1891      	adds	r1, r2, r2
 80033c6:	61b9      	str	r1, [r7, #24]
 80033c8:	415b      	adcs	r3, r3
 80033ca:	61fb      	str	r3, [r7, #28]
 80033cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033d0:	4641      	mov	r1, r8
 80033d2:	1851      	adds	r1, r2, r1
 80033d4:	6139      	str	r1, [r7, #16]
 80033d6:	4649      	mov	r1, r9
 80033d8:	414b      	adcs	r3, r1
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033e8:	4659      	mov	r1, fp
 80033ea:	00cb      	lsls	r3, r1, #3
 80033ec:	4651      	mov	r1, sl
 80033ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033f2:	4651      	mov	r1, sl
 80033f4:	00ca      	lsls	r2, r1, #3
 80033f6:	4610      	mov	r0, r2
 80033f8:	4619      	mov	r1, r3
 80033fa:	4603      	mov	r3, r0
 80033fc:	4642      	mov	r2, r8
 80033fe:	189b      	adds	r3, r3, r2
 8003400:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003404:	464b      	mov	r3, r9
 8003406:	460a      	mov	r2, r1
 8003408:	eb42 0303 	adc.w	r3, r2, r3
 800340c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	67bb      	str	r3, [r7, #120]	; 0x78
 800341a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003428:	4649      	mov	r1, r9
 800342a:	008b      	lsls	r3, r1, #2
 800342c:	4641      	mov	r1, r8
 800342e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003432:	4641      	mov	r1, r8
 8003434:	008a      	lsls	r2, r1, #2
 8003436:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800343a:	f7fc ff21 	bl	8000280 <__aeabi_uldivmod>
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4611      	mov	r1, r2
 8003444:	4b38      	ldr	r3, [pc, #224]	; (8003528 <UART_SetConfig+0x4e4>)
 8003446:	fba3 2301 	umull	r2, r3, r3, r1
 800344a:	095b      	lsrs	r3, r3, #5
 800344c:	2264      	movs	r2, #100	; 0x64
 800344e:	fb02 f303 	mul.w	r3, r2, r3
 8003452:	1acb      	subs	r3, r1, r3
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	3332      	adds	r3, #50	; 0x32
 8003458:	4a33      	ldr	r2, [pc, #204]	; (8003528 <UART_SetConfig+0x4e4>)
 800345a:	fba2 2303 	umull	r2, r3, r2, r3
 800345e:	095b      	lsrs	r3, r3, #5
 8003460:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003464:	441c      	add	r4, r3
 8003466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800346a:	2200      	movs	r2, #0
 800346c:	673b      	str	r3, [r7, #112]	; 0x70
 800346e:	677a      	str	r2, [r7, #116]	; 0x74
 8003470:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003474:	4642      	mov	r2, r8
 8003476:	464b      	mov	r3, r9
 8003478:	1891      	adds	r1, r2, r2
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	415b      	adcs	r3, r3
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003484:	4641      	mov	r1, r8
 8003486:	1851      	adds	r1, r2, r1
 8003488:	6039      	str	r1, [r7, #0]
 800348a:	4649      	mov	r1, r9
 800348c:	414b      	adcs	r3, r1
 800348e:	607b      	str	r3, [r7, #4]
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800349c:	4659      	mov	r1, fp
 800349e:	00cb      	lsls	r3, r1, #3
 80034a0:	4651      	mov	r1, sl
 80034a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034a6:	4651      	mov	r1, sl
 80034a8:	00ca      	lsls	r2, r1, #3
 80034aa:	4610      	mov	r0, r2
 80034ac:	4619      	mov	r1, r3
 80034ae:	4603      	mov	r3, r0
 80034b0:	4642      	mov	r2, r8
 80034b2:	189b      	adds	r3, r3, r2
 80034b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80034b6:	464b      	mov	r3, r9
 80034b8:	460a      	mov	r2, r1
 80034ba:	eb42 0303 	adc.w	r3, r2, r3
 80034be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	663b      	str	r3, [r7, #96]	; 0x60
 80034ca:	667a      	str	r2, [r7, #100]	; 0x64
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80034d8:	4649      	mov	r1, r9
 80034da:	008b      	lsls	r3, r1, #2
 80034dc:	4641      	mov	r1, r8
 80034de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034e2:	4641      	mov	r1, r8
 80034e4:	008a      	lsls	r2, r1, #2
 80034e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80034ea:	f7fc fec9 	bl	8000280 <__aeabi_uldivmod>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <UART_SetConfig+0x4e4>)
 80034f4:	fba3 1302 	umull	r1, r3, r3, r2
 80034f8:	095b      	lsrs	r3, r3, #5
 80034fa:	2164      	movs	r1, #100	; 0x64
 80034fc:	fb01 f303 	mul.w	r3, r1, r3
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	3332      	adds	r3, #50	; 0x32
 8003506:	4a08      	ldr	r2, [pc, #32]	; (8003528 <UART_SetConfig+0x4e4>)
 8003508:	fba2 2303 	umull	r2, r3, r2, r3
 800350c:	095b      	lsrs	r3, r3, #5
 800350e:	f003 020f 	and.w	r2, r3, #15
 8003512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4422      	add	r2, r4
 800351a:	609a      	str	r2, [r3, #8]
}
 800351c:	bf00      	nop
 800351e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003522:	46bd      	mov	sp, r7
 8003524:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003528:	51eb851f 	.word	0x51eb851f

0800352c <std>:
 800352c:	2300      	movs	r3, #0
 800352e:	b510      	push	{r4, lr}
 8003530:	4604      	mov	r4, r0
 8003532:	e9c0 3300 	strd	r3, r3, [r0]
 8003536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800353a:	6083      	str	r3, [r0, #8]
 800353c:	8181      	strh	r1, [r0, #12]
 800353e:	6643      	str	r3, [r0, #100]	; 0x64
 8003540:	81c2      	strh	r2, [r0, #14]
 8003542:	6183      	str	r3, [r0, #24]
 8003544:	4619      	mov	r1, r3
 8003546:	2208      	movs	r2, #8
 8003548:	305c      	adds	r0, #92	; 0x5c
 800354a:	f000 f9f7 	bl	800393c <memset>
 800354e:	4b0d      	ldr	r3, [pc, #52]	; (8003584 <std+0x58>)
 8003550:	6263      	str	r3, [r4, #36]	; 0x24
 8003552:	4b0d      	ldr	r3, [pc, #52]	; (8003588 <std+0x5c>)
 8003554:	62a3      	str	r3, [r4, #40]	; 0x28
 8003556:	4b0d      	ldr	r3, [pc, #52]	; (800358c <std+0x60>)
 8003558:	62e3      	str	r3, [r4, #44]	; 0x2c
 800355a:	4b0d      	ldr	r3, [pc, #52]	; (8003590 <std+0x64>)
 800355c:	6323      	str	r3, [r4, #48]	; 0x30
 800355e:	4b0d      	ldr	r3, [pc, #52]	; (8003594 <std+0x68>)
 8003560:	6224      	str	r4, [r4, #32]
 8003562:	429c      	cmp	r4, r3
 8003564:	d006      	beq.n	8003574 <std+0x48>
 8003566:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800356a:	4294      	cmp	r4, r2
 800356c:	d002      	beq.n	8003574 <std+0x48>
 800356e:	33d0      	adds	r3, #208	; 0xd0
 8003570:	429c      	cmp	r4, r3
 8003572:	d105      	bne.n	8003580 <std+0x54>
 8003574:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800357c:	f000 ba56 	b.w	8003a2c <__retarget_lock_init_recursive>
 8003580:	bd10      	pop	{r4, pc}
 8003582:	bf00      	nop
 8003584:	0800378d 	.word	0x0800378d
 8003588:	080037af 	.word	0x080037af
 800358c:	080037e7 	.word	0x080037e7
 8003590:	0800380b 	.word	0x0800380b
 8003594:	20000148 	.word	0x20000148

08003598 <stdio_exit_handler>:
 8003598:	4a02      	ldr	r2, [pc, #8]	; (80035a4 <stdio_exit_handler+0xc>)
 800359a:	4903      	ldr	r1, [pc, #12]	; (80035a8 <stdio_exit_handler+0x10>)
 800359c:	4803      	ldr	r0, [pc, #12]	; (80035ac <stdio_exit_handler+0x14>)
 800359e:	f000 b869 	b.w	8003674 <_fwalk_sglue>
 80035a2:	bf00      	nop
 80035a4:	20000020 	.word	0x20000020
 80035a8:	080042d9 	.word	0x080042d9
 80035ac:	2000002c 	.word	0x2000002c

080035b0 <cleanup_stdio>:
 80035b0:	6841      	ldr	r1, [r0, #4]
 80035b2:	4b0c      	ldr	r3, [pc, #48]	; (80035e4 <cleanup_stdio+0x34>)
 80035b4:	4299      	cmp	r1, r3
 80035b6:	b510      	push	{r4, lr}
 80035b8:	4604      	mov	r4, r0
 80035ba:	d001      	beq.n	80035c0 <cleanup_stdio+0x10>
 80035bc:	f000 fe8c 	bl	80042d8 <_fflush_r>
 80035c0:	68a1      	ldr	r1, [r4, #8]
 80035c2:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <cleanup_stdio+0x38>)
 80035c4:	4299      	cmp	r1, r3
 80035c6:	d002      	beq.n	80035ce <cleanup_stdio+0x1e>
 80035c8:	4620      	mov	r0, r4
 80035ca:	f000 fe85 	bl	80042d8 <_fflush_r>
 80035ce:	68e1      	ldr	r1, [r4, #12]
 80035d0:	4b06      	ldr	r3, [pc, #24]	; (80035ec <cleanup_stdio+0x3c>)
 80035d2:	4299      	cmp	r1, r3
 80035d4:	d004      	beq.n	80035e0 <cleanup_stdio+0x30>
 80035d6:	4620      	mov	r0, r4
 80035d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035dc:	f000 be7c 	b.w	80042d8 <_fflush_r>
 80035e0:	bd10      	pop	{r4, pc}
 80035e2:	bf00      	nop
 80035e4:	20000148 	.word	0x20000148
 80035e8:	200001b0 	.word	0x200001b0
 80035ec:	20000218 	.word	0x20000218

080035f0 <global_stdio_init.part.0>:
 80035f0:	b510      	push	{r4, lr}
 80035f2:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <global_stdio_init.part.0+0x30>)
 80035f4:	4c0b      	ldr	r4, [pc, #44]	; (8003624 <global_stdio_init.part.0+0x34>)
 80035f6:	4a0c      	ldr	r2, [pc, #48]	; (8003628 <global_stdio_init.part.0+0x38>)
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	4620      	mov	r0, r4
 80035fc:	2200      	movs	r2, #0
 80035fe:	2104      	movs	r1, #4
 8003600:	f7ff ff94 	bl	800352c <std>
 8003604:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003608:	2201      	movs	r2, #1
 800360a:	2109      	movs	r1, #9
 800360c:	f7ff ff8e 	bl	800352c <std>
 8003610:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003614:	2202      	movs	r2, #2
 8003616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800361a:	2112      	movs	r1, #18
 800361c:	f7ff bf86 	b.w	800352c <std>
 8003620:	20000280 	.word	0x20000280
 8003624:	20000148 	.word	0x20000148
 8003628:	08003599 	.word	0x08003599

0800362c <__sfp_lock_acquire>:
 800362c:	4801      	ldr	r0, [pc, #4]	; (8003634 <__sfp_lock_acquire+0x8>)
 800362e:	f000 b9fe 	b.w	8003a2e <__retarget_lock_acquire_recursive>
 8003632:	bf00      	nop
 8003634:	20000289 	.word	0x20000289

08003638 <__sfp_lock_release>:
 8003638:	4801      	ldr	r0, [pc, #4]	; (8003640 <__sfp_lock_release+0x8>)
 800363a:	f000 b9f9 	b.w	8003a30 <__retarget_lock_release_recursive>
 800363e:	bf00      	nop
 8003640:	20000289 	.word	0x20000289

08003644 <__sinit>:
 8003644:	b510      	push	{r4, lr}
 8003646:	4604      	mov	r4, r0
 8003648:	f7ff fff0 	bl	800362c <__sfp_lock_acquire>
 800364c:	6a23      	ldr	r3, [r4, #32]
 800364e:	b11b      	cbz	r3, 8003658 <__sinit+0x14>
 8003650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003654:	f7ff bff0 	b.w	8003638 <__sfp_lock_release>
 8003658:	4b04      	ldr	r3, [pc, #16]	; (800366c <__sinit+0x28>)
 800365a:	6223      	str	r3, [r4, #32]
 800365c:	4b04      	ldr	r3, [pc, #16]	; (8003670 <__sinit+0x2c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1f5      	bne.n	8003650 <__sinit+0xc>
 8003664:	f7ff ffc4 	bl	80035f0 <global_stdio_init.part.0>
 8003668:	e7f2      	b.n	8003650 <__sinit+0xc>
 800366a:	bf00      	nop
 800366c:	080035b1 	.word	0x080035b1
 8003670:	20000280 	.word	0x20000280

08003674 <_fwalk_sglue>:
 8003674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003678:	4607      	mov	r7, r0
 800367a:	4688      	mov	r8, r1
 800367c:	4614      	mov	r4, r2
 800367e:	2600      	movs	r6, #0
 8003680:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003684:	f1b9 0901 	subs.w	r9, r9, #1
 8003688:	d505      	bpl.n	8003696 <_fwalk_sglue+0x22>
 800368a:	6824      	ldr	r4, [r4, #0]
 800368c:	2c00      	cmp	r4, #0
 800368e:	d1f7      	bne.n	8003680 <_fwalk_sglue+0xc>
 8003690:	4630      	mov	r0, r6
 8003692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003696:	89ab      	ldrh	r3, [r5, #12]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d907      	bls.n	80036ac <_fwalk_sglue+0x38>
 800369c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036a0:	3301      	adds	r3, #1
 80036a2:	d003      	beq.n	80036ac <_fwalk_sglue+0x38>
 80036a4:	4629      	mov	r1, r5
 80036a6:	4638      	mov	r0, r7
 80036a8:	47c0      	blx	r8
 80036aa:	4306      	orrs	r6, r0
 80036ac:	3568      	adds	r5, #104	; 0x68
 80036ae:	e7e9      	b.n	8003684 <_fwalk_sglue+0x10>

080036b0 <iprintf>:
 80036b0:	b40f      	push	{r0, r1, r2, r3}
 80036b2:	b507      	push	{r0, r1, r2, lr}
 80036b4:	4906      	ldr	r1, [pc, #24]	; (80036d0 <iprintf+0x20>)
 80036b6:	ab04      	add	r3, sp, #16
 80036b8:	6808      	ldr	r0, [r1, #0]
 80036ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80036be:	6881      	ldr	r1, [r0, #8]
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	f000 fad9 	bl	8003c78 <_vfiprintf_r>
 80036c6:	b003      	add	sp, #12
 80036c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80036cc:	b004      	add	sp, #16
 80036ce:	4770      	bx	lr
 80036d0:	20000078 	.word	0x20000078

080036d4 <_puts_r>:
 80036d4:	6a03      	ldr	r3, [r0, #32]
 80036d6:	b570      	push	{r4, r5, r6, lr}
 80036d8:	6884      	ldr	r4, [r0, #8]
 80036da:	4605      	mov	r5, r0
 80036dc:	460e      	mov	r6, r1
 80036de:	b90b      	cbnz	r3, 80036e4 <_puts_r+0x10>
 80036e0:	f7ff ffb0 	bl	8003644 <__sinit>
 80036e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80036e6:	07db      	lsls	r3, r3, #31
 80036e8:	d405      	bmi.n	80036f6 <_puts_r+0x22>
 80036ea:	89a3      	ldrh	r3, [r4, #12]
 80036ec:	0598      	lsls	r0, r3, #22
 80036ee:	d402      	bmi.n	80036f6 <_puts_r+0x22>
 80036f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036f2:	f000 f99c 	bl	8003a2e <__retarget_lock_acquire_recursive>
 80036f6:	89a3      	ldrh	r3, [r4, #12]
 80036f8:	0719      	lsls	r1, r3, #28
 80036fa:	d513      	bpl.n	8003724 <_puts_r+0x50>
 80036fc:	6923      	ldr	r3, [r4, #16]
 80036fe:	b18b      	cbz	r3, 8003724 <_puts_r+0x50>
 8003700:	3e01      	subs	r6, #1
 8003702:	68a3      	ldr	r3, [r4, #8]
 8003704:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003708:	3b01      	subs	r3, #1
 800370a:	60a3      	str	r3, [r4, #8]
 800370c:	b9e9      	cbnz	r1, 800374a <_puts_r+0x76>
 800370e:	2b00      	cmp	r3, #0
 8003710:	da2e      	bge.n	8003770 <_puts_r+0x9c>
 8003712:	4622      	mov	r2, r4
 8003714:	210a      	movs	r1, #10
 8003716:	4628      	mov	r0, r5
 8003718:	f000 f87b 	bl	8003812 <__swbuf_r>
 800371c:	3001      	adds	r0, #1
 800371e:	d007      	beq.n	8003730 <_puts_r+0x5c>
 8003720:	250a      	movs	r5, #10
 8003722:	e007      	b.n	8003734 <_puts_r+0x60>
 8003724:	4621      	mov	r1, r4
 8003726:	4628      	mov	r0, r5
 8003728:	f000 f8b0 	bl	800388c <__swsetup_r>
 800372c:	2800      	cmp	r0, #0
 800372e:	d0e7      	beq.n	8003700 <_puts_r+0x2c>
 8003730:	f04f 35ff 	mov.w	r5, #4294967295
 8003734:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003736:	07da      	lsls	r2, r3, #31
 8003738:	d405      	bmi.n	8003746 <_puts_r+0x72>
 800373a:	89a3      	ldrh	r3, [r4, #12]
 800373c:	059b      	lsls	r3, r3, #22
 800373e:	d402      	bmi.n	8003746 <_puts_r+0x72>
 8003740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003742:	f000 f975 	bl	8003a30 <__retarget_lock_release_recursive>
 8003746:	4628      	mov	r0, r5
 8003748:	bd70      	pop	{r4, r5, r6, pc}
 800374a:	2b00      	cmp	r3, #0
 800374c:	da04      	bge.n	8003758 <_puts_r+0x84>
 800374e:	69a2      	ldr	r2, [r4, #24]
 8003750:	429a      	cmp	r2, r3
 8003752:	dc06      	bgt.n	8003762 <_puts_r+0x8e>
 8003754:	290a      	cmp	r1, #10
 8003756:	d004      	beq.n	8003762 <_puts_r+0x8e>
 8003758:	6823      	ldr	r3, [r4, #0]
 800375a:	1c5a      	adds	r2, r3, #1
 800375c:	6022      	str	r2, [r4, #0]
 800375e:	7019      	strb	r1, [r3, #0]
 8003760:	e7cf      	b.n	8003702 <_puts_r+0x2e>
 8003762:	4622      	mov	r2, r4
 8003764:	4628      	mov	r0, r5
 8003766:	f000 f854 	bl	8003812 <__swbuf_r>
 800376a:	3001      	adds	r0, #1
 800376c:	d1c9      	bne.n	8003702 <_puts_r+0x2e>
 800376e:	e7df      	b.n	8003730 <_puts_r+0x5c>
 8003770:	6823      	ldr	r3, [r4, #0]
 8003772:	250a      	movs	r5, #10
 8003774:	1c5a      	adds	r2, r3, #1
 8003776:	6022      	str	r2, [r4, #0]
 8003778:	701d      	strb	r5, [r3, #0]
 800377a:	e7db      	b.n	8003734 <_puts_r+0x60>

0800377c <puts>:
 800377c:	4b02      	ldr	r3, [pc, #8]	; (8003788 <puts+0xc>)
 800377e:	4601      	mov	r1, r0
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	f7ff bfa7 	b.w	80036d4 <_puts_r>
 8003786:	bf00      	nop
 8003788:	20000078 	.word	0x20000078

0800378c <__sread>:
 800378c:	b510      	push	{r4, lr}
 800378e:	460c      	mov	r4, r1
 8003790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003794:	f000 f8fc 	bl	8003990 <_read_r>
 8003798:	2800      	cmp	r0, #0
 800379a:	bfab      	itete	ge
 800379c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800379e:	89a3      	ldrhlt	r3, [r4, #12]
 80037a0:	181b      	addge	r3, r3, r0
 80037a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80037a6:	bfac      	ite	ge
 80037a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80037aa:	81a3      	strhlt	r3, [r4, #12]
 80037ac:	bd10      	pop	{r4, pc}

080037ae <__swrite>:
 80037ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037b2:	461f      	mov	r7, r3
 80037b4:	898b      	ldrh	r3, [r1, #12]
 80037b6:	05db      	lsls	r3, r3, #23
 80037b8:	4605      	mov	r5, r0
 80037ba:	460c      	mov	r4, r1
 80037bc:	4616      	mov	r6, r2
 80037be:	d505      	bpl.n	80037cc <__swrite+0x1e>
 80037c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037c4:	2302      	movs	r3, #2
 80037c6:	2200      	movs	r2, #0
 80037c8:	f000 f8d0 	bl	800396c <_lseek_r>
 80037cc:	89a3      	ldrh	r3, [r4, #12]
 80037ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037d6:	81a3      	strh	r3, [r4, #12]
 80037d8:	4632      	mov	r2, r6
 80037da:	463b      	mov	r3, r7
 80037dc:	4628      	mov	r0, r5
 80037de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037e2:	f000 b8e7 	b.w	80039b4 <_write_r>

080037e6 <__sseek>:
 80037e6:	b510      	push	{r4, lr}
 80037e8:	460c      	mov	r4, r1
 80037ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ee:	f000 f8bd 	bl	800396c <_lseek_r>
 80037f2:	1c43      	adds	r3, r0, #1
 80037f4:	89a3      	ldrh	r3, [r4, #12]
 80037f6:	bf15      	itete	ne
 80037f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80037fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80037fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003802:	81a3      	strheq	r3, [r4, #12]
 8003804:	bf18      	it	ne
 8003806:	81a3      	strhne	r3, [r4, #12]
 8003808:	bd10      	pop	{r4, pc}

0800380a <__sclose>:
 800380a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800380e:	f000 b89d 	b.w	800394c <_close_r>

08003812 <__swbuf_r>:
 8003812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003814:	460e      	mov	r6, r1
 8003816:	4614      	mov	r4, r2
 8003818:	4605      	mov	r5, r0
 800381a:	b118      	cbz	r0, 8003824 <__swbuf_r+0x12>
 800381c:	6a03      	ldr	r3, [r0, #32]
 800381e:	b90b      	cbnz	r3, 8003824 <__swbuf_r+0x12>
 8003820:	f7ff ff10 	bl	8003644 <__sinit>
 8003824:	69a3      	ldr	r3, [r4, #24]
 8003826:	60a3      	str	r3, [r4, #8]
 8003828:	89a3      	ldrh	r3, [r4, #12]
 800382a:	071a      	lsls	r2, r3, #28
 800382c:	d525      	bpl.n	800387a <__swbuf_r+0x68>
 800382e:	6923      	ldr	r3, [r4, #16]
 8003830:	b31b      	cbz	r3, 800387a <__swbuf_r+0x68>
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	6922      	ldr	r2, [r4, #16]
 8003836:	1a98      	subs	r0, r3, r2
 8003838:	6963      	ldr	r3, [r4, #20]
 800383a:	b2f6      	uxtb	r6, r6
 800383c:	4283      	cmp	r3, r0
 800383e:	4637      	mov	r7, r6
 8003840:	dc04      	bgt.n	800384c <__swbuf_r+0x3a>
 8003842:	4621      	mov	r1, r4
 8003844:	4628      	mov	r0, r5
 8003846:	f000 fd47 	bl	80042d8 <_fflush_r>
 800384a:	b9e0      	cbnz	r0, 8003886 <__swbuf_r+0x74>
 800384c:	68a3      	ldr	r3, [r4, #8]
 800384e:	3b01      	subs	r3, #1
 8003850:	60a3      	str	r3, [r4, #8]
 8003852:	6823      	ldr	r3, [r4, #0]
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	6022      	str	r2, [r4, #0]
 8003858:	701e      	strb	r6, [r3, #0]
 800385a:	6962      	ldr	r2, [r4, #20]
 800385c:	1c43      	adds	r3, r0, #1
 800385e:	429a      	cmp	r2, r3
 8003860:	d004      	beq.n	800386c <__swbuf_r+0x5a>
 8003862:	89a3      	ldrh	r3, [r4, #12]
 8003864:	07db      	lsls	r3, r3, #31
 8003866:	d506      	bpl.n	8003876 <__swbuf_r+0x64>
 8003868:	2e0a      	cmp	r6, #10
 800386a:	d104      	bne.n	8003876 <__swbuf_r+0x64>
 800386c:	4621      	mov	r1, r4
 800386e:	4628      	mov	r0, r5
 8003870:	f000 fd32 	bl	80042d8 <_fflush_r>
 8003874:	b938      	cbnz	r0, 8003886 <__swbuf_r+0x74>
 8003876:	4638      	mov	r0, r7
 8003878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800387a:	4621      	mov	r1, r4
 800387c:	4628      	mov	r0, r5
 800387e:	f000 f805 	bl	800388c <__swsetup_r>
 8003882:	2800      	cmp	r0, #0
 8003884:	d0d5      	beq.n	8003832 <__swbuf_r+0x20>
 8003886:	f04f 37ff 	mov.w	r7, #4294967295
 800388a:	e7f4      	b.n	8003876 <__swbuf_r+0x64>

0800388c <__swsetup_r>:
 800388c:	b538      	push	{r3, r4, r5, lr}
 800388e:	4b2a      	ldr	r3, [pc, #168]	; (8003938 <__swsetup_r+0xac>)
 8003890:	4605      	mov	r5, r0
 8003892:	6818      	ldr	r0, [r3, #0]
 8003894:	460c      	mov	r4, r1
 8003896:	b118      	cbz	r0, 80038a0 <__swsetup_r+0x14>
 8003898:	6a03      	ldr	r3, [r0, #32]
 800389a:	b90b      	cbnz	r3, 80038a0 <__swsetup_r+0x14>
 800389c:	f7ff fed2 	bl	8003644 <__sinit>
 80038a0:	89a3      	ldrh	r3, [r4, #12]
 80038a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80038a6:	0718      	lsls	r0, r3, #28
 80038a8:	d422      	bmi.n	80038f0 <__swsetup_r+0x64>
 80038aa:	06d9      	lsls	r1, r3, #27
 80038ac:	d407      	bmi.n	80038be <__swsetup_r+0x32>
 80038ae:	2309      	movs	r3, #9
 80038b0:	602b      	str	r3, [r5, #0]
 80038b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80038b6:	81a3      	strh	r3, [r4, #12]
 80038b8:	f04f 30ff 	mov.w	r0, #4294967295
 80038bc:	e034      	b.n	8003928 <__swsetup_r+0x9c>
 80038be:	0758      	lsls	r0, r3, #29
 80038c0:	d512      	bpl.n	80038e8 <__swsetup_r+0x5c>
 80038c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038c4:	b141      	cbz	r1, 80038d8 <__swsetup_r+0x4c>
 80038c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038ca:	4299      	cmp	r1, r3
 80038cc:	d002      	beq.n	80038d4 <__swsetup_r+0x48>
 80038ce:	4628      	mov	r0, r5
 80038d0:	f000 f8b0 	bl	8003a34 <_free_r>
 80038d4:	2300      	movs	r3, #0
 80038d6:	6363      	str	r3, [r4, #52]	; 0x34
 80038d8:	89a3      	ldrh	r3, [r4, #12]
 80038da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80038de:	81a3      	strh	r3, [r4, #12]
 80038e0:	2300      	movs	r3, #0
 80038e2:	6063      	str	r3, [r4, #4]
 80038e4:	6923      	ldr	r3, [r4, #16]
 80038e6:	6023      	str	r3, [r4, #0]
 80038e8:	89a3      	ldrh	r3, [r4, #12]
 80038ea:	f043 0308 	orr.w	r3, r3, #8
 80038ee:	81a3      	strh	r3, [r4, #12]
 80038f0:	6923      	ldr	r3, [r4, #16]
 80038f2:	b94b      	cbnz	r3, 8003908 <__swsetup_r+0x7c>
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80038fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038fe:	d003      	beq.n	8003908 <__swsetup_r+0x7c>
 8003900:	4621      	mov	r1, r4
 8003902:	4628      	mov	r0, r5
 8003904:	f000 fd36 	bl	8004374 <__smakebuf_r>
 8003908:	89a0      	ldrh	r0, [r4, #12]
 800390a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800390e:	f010 0301 	ands.w	r3, r0, #1
 8003912:	d00a      	beq.n	800392a <__swsetup_r+0x9e>
 8003914:	2300      	movs	r3, #0
 8003916:	60a3      	str	r3, [r4, #8]
 8003918:	6963      	ldr	r3, [r4, #20]
 800391a:	425b      	negs	r3, r3
 800391c:	61a3      	str	r3, [r4, #24]
 800391e:	6923      	ldr	r3, [r4, #16]
 8003920:	b943      	cbnz	r3, 8003934 <__swsetup_r+0xa8>
 8003922:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003926:	d1c4      	bne.n	80038b2 <__swsetup_r+0x26>
 8003928:	bd38      	pop	{r3, r4, r5, pc}
 800392a:	0781      	lsls	r1, r0, #30
 800392c:	bf58      	it	pl
 800392e:	6963      	ldrpl	r3, [r4, #20]
 8003930:	60a3      	str	r3, [r4, #8]
 8003932:	e7f4      	b.n	800391e <__swsetup_r+0x92>
 8003934:	2000      	movs	r0, #0
 8003936:	e7f7      	b.n	8003928 <__swsetup_r+0x9c>
 8003938:	20000078 	.word	0x20000078

0800393c <memset>:
 800393c:	4402      	add	r2, r0
 800393e:	4603      	mov	r3, r0
 8003940:	4293      	cmp	r3, r2
 8003942:	d100      	bne.n	8003946 <memset+0xa>
 8003944:	4770      	bx	lr
 8003946:	f803 1b01 	strb.w	r1, [r3], #1
 800394a:	e7f9      	b.n	8003940 <memset+0x4>

0800394c <_close_r>:
 800394c:	b538      	push	{r3, r4, r5, lr}
 800394e:	4d06      	ldr	r5, [pc, #24]	; (8003968 <_close_r+0x1c>)
 8003950:	2300      	movs	r3, #0
 8003952:	4604      	mov	r4, r0
 8003954:	4608      	mov	r0, r1
 8003956:	602b      	str	r3, [r5, #0]
 8003958:	f7fd fbb1 	bl	80010be <_close>
 800395c:	1c43      	adds	r3, r0, #1
 800395e:	d102      	bne.n	8003966 <_close_r+0x1a>
 8003960:	682b      	ldr	r3, [r5, #0]
 8003962:	b103      	cbz	r3, 8003966 <_close_r+0x1a>
 8003964:	6023      	str	r3, [r4, #0]
 8003966:	bd38      	pop	{r3, r4, r5, pc}
 8003968:	20000284 	.word	0x20000284

0800396c <_lseek_r>:
 800396c:	b538      	push	{r3, r4, r5, lr}
 800396e:	4d07      	ldr	r5, [pc, #28]	; (800398c <_lseek_r+0x20>)
 8003970:	4604      	mov	r4, r0
 8003972:	4608      	mov	r0, r1
 8003974:	4611      	mov	r1, r2
 8003976:	2200      	movs	r2, #0
 8003978:	602a      	str	r2, [r5, #0]
 800397a:	461a      	mov	r2, r3
 800397c:	f7fd fbc6 	bl	800110c <_lseek>
 8003980:	1c43      	adds	r3, r0, #1
 8003982:	d102      	bne.n	800398a <_lseek_r+0x1e>
 8003984:	682b      	ldr	r3, [r5, #0]
 8003986:	b103      	cbz	r3, 800398a <_lseek_r+0x1e>
 8003988:	6023      	str	r3, [r4, #0]
 800398a:	bd38      	pop	{r3, r4, r5, pc}
 800398c:	20000284 	.word	0x20000284

08003990 <_read_r>:
 8003990:	b538      	push	{r3, r4, r5, lr}
 8003992:	4d07      	ldr	r5, [pc, #28]	; (80039b0 <_read_r+0x20>)
 8003994:	4604      	mov	r4, r0
 8003996:	4608      	mov	r0, r1
 8003998:	4611      	mov	r1, r2
 800399a:	2200      	movs	r2, #0
 800399c:	602a      	str	r2, [r5, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	f7fd fb70 	bl	8001084 <_read>
 80039a4:	1c43      	adds	r3, r0, #1
 80039a6:	d102      	bne.n	80039ae <_read_r+0x1e>
 80039a8:	682b      	ldr	r3, [r5, #0]
 80039aa:	b103      	cbz	r3, 80039ae <_read_r+0x1e>
 80039ac:	6023      	str	r3, [r4, #0]
 80039ae:	bd38      	pop	{r3, r4, r5, pc}
 80039b0:	20000284 	.word	0x20000284

080039b4 <_write_r>:
 80039b4:	b538      	push	{r3, r4, r5, lr}
 80039b6:	4d07      	ldr	r5, [pc, #28]	; (80039d4 <_write_r+0x20>)
 80039b8:	4604      	mov	r4, r0
 80039ba:	4608      	mov	r0, r1
 80039bc:	4611      	mov	r1, r2
 80039be:	2200      	movs	r2, #0
 80039c0:	602a      	str	r2, [r5, #0]
 80039c2:	461a      	mov	r2, r3
 80039c4:	f7fd f902 	bl	8000bcc <_write>
 80039c8:	1c43      	adds	r3, r0, #1
 80039ca:	d102      	bne.n	80039d2 <_write_r+0x1e>
 80039cc:	682b      	ldr	r3, [r5, #0]
 80039ce:	b103      	cbz	r3, 80039d2 <_write_r+0x1e>
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	bd38      	pop	{r3, r4, r5, pc}
 80039d4:	20000284 	.word	0x20000284

080039d8 <__errno>:
 80039d8:	4b01      	ldr	r3, [pc, #4]	; (80039e0 <__errno+0x8>)
 80039da:	6818      	ldr	r0, [r3, #0]
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	20000078 	.word	0x20000078

080039e4 <__libc_init_array>:
 80039e4:	b570      	push	{r4, r5, r6, lr}
 80039e6:	4d0d      	ldr	r5, [pc, #52]	; (8003a1c <__libc_init_array+0x38>)
 80039e8:	4c0d      	ldr	r4, [pc, #52]	; (8003a20 <__libc_init_array+0x3c>)
 80039ea:	1b64      	subs	r4, r4, r5
 80039ec:	10a4      	asrs	r4, r4, #2
 80039ee:	2600      	movs	r6, #0
 80039f0:	42a6      	cmp	r6, r4
 80039f2:	d109      	bne.n	8003a08 <__libc_init_array+0x24>
 80039f4:	4d0b      	ldr	r5, [pc, #44]	; (8003a24 <__libc_init_array+0x40>)
 80039f6:	4c0c      	ldr	r4, [pc, #48]	; (8003a28 <__libc_init_array+0x44>)
 80039f8:	f000 fd2a 	bl	8004450 <_init>
 80039fc:	1b64      	subs	r4, r4, r5
 80039fe:	10a4      	asrs	r4, r4, #2
 8003a00:	2600      	movs	r6, #0
 8003a02:	42a6      	cmp	r6, r4
 8003a04:	d105      	bne.n	8003a12 <__libc_init_array+0x2e>
 8003a06:	bd70      	pop	{r4, r5, r6, pc}
 8003a08:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a0c:	4798      	blx	r3
 8003a0e:	3601      	adds	r6, #1
 8003a10:	e7ee      	b.n	80039f0 <__libc_init_array+0xc>
 8003a12:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a16:	4798      	blx	r3
 8003a18:	3601      	adds	r6, #1
 8003a1a:	e7f2      	b.n	8003a02 <__libc_init_array+0x1e>
 8003a1c:	080045c8 	.word	0x080045c8
 8003a20:	080045c8 	.word	0x080045c8
 8003a24:	080045c8 	.word	0x080045c8
 8003a28:	080045cc 	.word	0x080045cc

08003a2c <__retarget_lock_init_recursive>:
 8003a2c:	4770      	bx	lr

08003a2e <__retarget_lock_acquire_recursive>:
 8003a2e:	4770      	bx	lr

08003a30 <__retarget_lock_release_recursive>:
 8003a30:	4770      	bx	lr
	...

08003a34 <_free_r>:
 8003a34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a36:	2900      	cmp	r1, #0
 8003a38:	d044      	beq.n	8003ac4 <_free_r+0x90>
 8003a3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a3e:	9001      	str	r0, [sp, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f1a1 0404 	sub.w	r4, r1, #4
 8003a46:	bfb8      	it	lt
 8003a48:	18e4      	addlt	r4, r4, r3
 8003a4a:	f000 f8df 	bl	8003c0c <__malloc_lock>
 8003a4e:	4a1e      	ldr	r2, [pc, #120]	; (8003ac8 <_free_r+0x94>)
 8003a50:	9801      	ldr	r0, [sp, #4]
 8003a52:	6813      	ldr	r3, [r2, #0]
 8003a54:	b933      	cbnz	r3, 8003a64 <_free_r+0x30>
 8003a56:	6063      	str	r3, [r4, #4]
 8003a58:	6014      	str	r4, [r2, #0]
 8003a5a:	b003      	add	sp, #12
 8003a5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a60:	f000 b8da 	b.w	8003c18 <__malloc_unlock>
 8003a64:	42a3      	cmp	r3, r4
 8003a66:	d908      	bls.n	8003a7a <_free_r+0x46>
 8003a68:	6825      	ldr	r5, [r4, #0]
 8003a6a:	1961      	adds	r1, r4, r5
 8003a6c:	428b      	cmp	r3, r1
 8003a6e:	bf01      	itttt	eq
 8003a70:	6819      	ldreq	r1, [r3, #0]
 8003a72:	685b      	ldreq	r3, [r3, #4]
 8003a74:	1949      	addeq	r1, r1, r5
 8003a76:	6021      	streq	r1, [r4, #0]
 8003a78:	e7ed      	b.n	8003a56 <_free_r+0x22>
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	b10b      	cbz	r3, 8003a84 <_free_r+0x50>
 8003a80:	42a3      	cmp	r3, r4
 8003a82:	d9fa      	bls.n	8003a7a <_free_r+0x46>
 8003a84:	6811      	ldr	r1, [r2, #0]
 8003a86:	1855      	adds	r5, r2, r1
 8003a88:	42a5      	cmp	r5, r4
 8003a8a:	d10b      	bne.n	8003aa4 <_free_r+0x70>
 8003a8c:	6824      	ldr	r4, [r4, #0]
 8003a8e:	4421      	add	r1, r4
 8003a90:	1854      	adds	r4, r2, r1
 8003a92:	42a3      	cmp	r3, r4
 8003a94:	6011      	str	r1, [r2, #0]
 8003a96:	d1e0      	bne.n	8003a5a <_free_r+0x26>
 8003a98:	681c      	ldr	r4, [r3, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	6053      	str	r3, [r2, #4]
 8003a9e:	440c      	add	r4, r1
 8003aa0:	6014      	str	r4, [r2, #0]
 8003aa2:	e7da      	b.n	8003a5a <_free_r+0x26>
 8003aa4:	d902      	bls.n	8003aac <_free_r+0x78>
 8003aa6:	230c      	movs	r3, #12
 8003aa8:	6003      	str	r3, [r0, #0]
 8003aaa:	e7d6      	b.n	8003a5a <_free_r+0x26>
 8003aac:	6825      	ldr	r5, [r4, #0]
 8003aae:	1961      	adds	r1, r4, r5
 8003ab0:	428b      	cmp	r3, r1
 8003ab2:	bf04      	itt	eq
 8003ab4:	6819      	ldreq	r1, [r3, #0]
 8003ab6:	685b      	ldreq	r3, [r3, #4]
 8003ab8:	6063      	str	r3, [r4, #4]
 8003aba:	bf04      	itt	eq
 8003abc:	1949      	addeq	r1, r1, r5
 8003abe:	6021      	streq	r1, [r4, #0]
 8003ac0:	6054      	str	r4, [r2, #4]
 8003ac2:	e7ca      	b.n	8003a5a <_free_r+0x26>
 8003ac4:	b003      	add	sp, #12
 8003ac6:	bd30      	pop	{r4, r5, pc}
 8003ac8:	2000028c 	.word	0x2000028c

08003acc <sbrk_aligned>:
 8003acc:	b570      	push	{r4, r5, r6, lr}
 8003ace:	4e0e      	ldr	r6, [pc, #56]	; (8003b08 <sbrk_aligned+0x3c>)
 8003ad0:	460c      	mov	r4, r1
 8003ad2:	6831      	ldr	r1, [r6, #0]
 8003ad4:	4605      	mov	r5, r0
 8003ad6:	b911      	cbnz	r1, 8003ade <sbrk_aligned+0x12>
 8003ad8:	f000 fcaa 	bl	8004430 <_sbrk_r>
 8003adc:	6030      	str	r0, [r6, #0]
 8003ade:	4621      	mov	r1, r4
 8003ae0:	4628      	mov	r0, r5
 8003ae2:	f000 fca5 	bl	8004430 <_sbrk_r>
 8003ae6:	1c43      	adds	r3, r0, #1
 8003ae8:	d00a      	beq.n	8003b00 <sbrk_aligned+0x34>
 8003aea:	1cc4      	adds	r4, r0, #3
 8003aec:	f024 0403 	bic.w	r4, r4, #3
 8003af0:	42a0      	cmp	r0, r4
 8003af2:	d007      	beq.n	8003b04 <sbrk_aligned+0x38>
 8003af4:	1a21      	subs	r1, r4, r0
 8003af6:	4628      	mov	r0, r5
 8003af8:	f000 fc9a 	bl	8004430 <_sbrk_r>
 8003afc:	3001      	adds	r0, #1
 8003afe:	d101      	bne.n	8003b04 <sbrk_aligned+0x38>
 8003b00:	f04f 34ff 	mov.w	r4, #4294967295
 8003b04:	4620      	mov	r0, r4
 8003b06:	bd70      	pop	{r4, r5, r6, pc}
 8003b08:	20000290 	.word	0x20000290

08003b0c <_malloc_r>:
 8003b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b10:	1ccd      	adds	r5, r1, #3
 8003b12:	f025 0503 	bic.w	r5, r5, #3
 8003b16:	3508      	adds	r5, #8
 8003b18:	2d0c      	cmp	r5, #12
 8003b1a:	bf38      	it	cc
 8003b1c:	250c      	movcc	r5, #12
 8003b1e:	2d00      	cmp	r5, #0
 8003b20:	4607      	mov	r7, r0
 8003b22:	db01      	blt.n	8003b28 <_malloc_r+0x1c>
 8003b24:	42a9      	cmp	r1, r5
 8003b26:	d905      	bls.n	8003b34 <_malloc_r+0x28>
 8003b28:	230c      	movs	r3, #12
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	2600      	movs	r6, #0
 8003b2e:	4630      	mov	r0, r6
 8003b30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003c08 <_malloc_r+0xfc>
 8003b38:	f000 f868 	bl	8003c0c <__malloc_lock>
 8003b3c:	f8d8 3000 	ldr.w	r3, [r8]
 8003b40:	461c      	mov	r4, r3
 8003b42:	bb5c      	cbnz	r4, 8003b9c <_malloc_r+0x90>
 8003b44:	4629      	mov	r1, r5
 8003b46:	4638      	mov	r0, r7
 8003b48:	f7ff ffc0 	bl	8003acc <sbrk_aligned>
 8003b4c:	1c43      	adds	r3, r0, #1
 8003b4e:	4604      	mov	r4, r0
 8003b50:	d155      	bne.n	8003bfe <_malloc_r+0xf2>
 8003b52:	f8d8 4000 	ldr.w	r4, [r8]
 8003b56:	4626      	mov	r6, r4
 8003b58:	2e00      	cmp	r6, #0
 8003b5a:	d145      	bne.n	8003be8 <_malloc_r+0xdc>
 8003b5c:	2c00      	cmp	r4, #0
 8003b5e:	d048      	beq.n	8003bf2 <_malloc_r+0xe6>
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	4631      	mov	r1, r6
 8003b64:	4638      	mov	r0, r7
 8003b66:	eb04 0903 	add.w	r9, r4, r3
 8003b6a:	f000 fc61 	bl	8004430 <_sbrk_r>
 8003b6e:	4581      	cmp	r9, r0
 8003b70:	d13f      	bne.n	8003bf2 <_malloc_r+0xe6>
 8003b72:	6821      	ldr	r1, [r4, #0]
 8003b74:	1a6d      	subs	r5, r5, r1
 8003b76:	4629      	mov	r1, r5
 8003b78:	4638      	mov	r0, r7
 8003b7a:	f7ff ffa7 	bl	8003acc <sbrk_aligned>
 8003b7e:	3001      	adds	r0, #1
 8003b80:	d037      	beq.n	8003bf2 <_malloc_r+0xe6>
 8003b82:	6823      	ldr	r3, [r4, #0]
 8003b84:	442b      	add	r3, r5
 8003b86:	6023      	str	r3, [r4, #0]
 8003b88:	f8d8 3000 	ldr.w	r3, [r8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d038      	beq.n	8003c02 <_malloc_r+0xf6>
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	42a2      	cmp	r2, r4
 8003b94:	d12b      	bne.n	8003bee <_malloc_r+0xe2>
 8003b96:	2200      	movs	r2, #0
 8003b98:	605a      	str	r2, [r3, #4]
 8003b9a:	e00f      	b.n	8003bbc <_malloc_r+0xb0>
 8003b9c:	6822      	ldr	r2, [r4, #0]
 8003b9e:	1b52      	subs	r2, r2, r5
 8003ba0:	d41f      	bmi.n	8003be2 <_malloc_r+0xd6>
 8003ba2:	2a0b      	cmp	r2, #11
 8003ba4:	d917      	bls.n	8003bd6 <_malloc_r+0xca>
 8003ba6:	1961      	adds	r1, r4, r5
 8003ba8:	42a3      	cmp	r3, r4
 8003baa:	6025      	str	r5, [r4, #0]
 8003bac:	bf18      	it	ne
 8003bae:	6059      	strne	r1, [r3, #4]
 8003bb0:	6863      	ldr	r3, [r4, #4]
 8003bb2:	bf08      	it	eq
 8003bb4:	f8c8 1000 	streq.w	r1, [r8]
 8003bb8:	5162      	str	r2, [r4, r5]
 8003bba:	604b      	str	r3, [r1, #4]
 8003bbc:	4638      	mov	r0, r7
 8003bbe:	f104 060b 	add.w	r6, r4, #11
 8003bc2:	f000 f829 	bl	8003c18 <__malloc_unlock>
 8003bc6:	f026 0607 	bic.w	r6, r6, #7
 8003bca:	1d23      	adds	r3, r4, #4
 8003bcc:	1af2      	subs	r2, r6, r3
 8003bce:	d0ae      	beq.n	8003b2e <_malloc_r+0x22>
 8003bd0:	1b9b      	subs	r3, r3, r6
 8003bd2:	50a3      	str	r3, [r4, r2]
 8003bd4:	e7ab      	b.n	8003b2e <_malloc_r+0x22>
 8003bd6:	42a3      	cmp	r3, r4
 8003bd8:	6862      	ldr	r2, [r4, #4]
 8003bda:	d1dd      	bne.n	8003b98 <_malloc_r+0x8c>
 8003bdc:	f8c8 2000 	str.w	r2, [r8]
 8003be0:	e7ec      	b.n	8003bbc <_malloc_r+0xb0>
 8003be2:	4623      	mov	r3, r4
 8003be4:	6864      	ldr	r4, [r4, #4]
 8003be6:	e7ac      	b.n	8003b42 <_malloc_r+0x36>
 8003be8:	4634      	mov	r4, r6
 8003bea:	6876      	ldr	r6, [r6, #4]
 8003bec:	e7b4      	b.n	8003b58 <_malloc_r+0x4c>
 8003bee:	4613      	mov	r3, r2
 8003bf0:	e7cc      	b.n	8003b8c <_malloc_r+0x80>
 8003bf2:	230c      	movs	r3, #12
 8003bf4:	603b      	str	r3, [r7, #0]
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	f000 f80e 	bl	8003c18 <__malloc_unlock>
 8003bfc:	e797      	b.n	8003b2e <_malloc_r+0x22>
 8003bfe:	6025      	str	r5, [r4, #0]
 8003c00:	e7dc      	b.n	8003bbc <_malloc_r+0xb0>
 8003c02:	605b      	str	r3, [r3, #4]
 8003c04:	deff      	udf	#255	; 0xff
 8003c06:	bf00      	nop
 8003c08:	2000028c 	.word	0x2000028c

08003c0c <__malloc_lock>:
 8003c0c:	4801      	ldr	r0, [pc, #4]	; (8003c14 <__malloc_lock+0x8>)
 8003c0e:	f7ff bf0e 	b.w	8003a2e <__retarget_lock_acquire_recursive>
 8003c12:	bf00      	nop
 8003c14:	20000288 	.word	0x20000288

08003c18 <__malloc_unlock>:
 8003c18:	4801      	ldr	r0, [pc, #4]	; (8003c20 <__malloc_unlock+0x8>)
 8003c1a:	f7ff bf09 	b.w	8003a30 <__retarget_lock_release_recursive>
 8003c1e:	bf00      	nop
 8003c20:	20000288 	.word	0x20000288

08003c24 <__sfputc_r>:
 8003c24:	6893      	ldr	r3, [r2, #8]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	b410      	push	{r4}
 8003c2c:	6093      	str	r3, [r2, #8]
 8003c2e:	da08      	bge.n	8003c42 <__sfputc_r+0x1e>
 8003c30:	6994      	ldr	r4, [r2, #24]
 8003c32:	42a3      	cmp	r3, r4
 8003c34:	db01      	blt.n	8003c3a <__sfputc_r+0x16>
 8003c36:	290a      	cmp	r1, #10
 8003c38:	d103      	bne.n	8003c42 <__sfputc_r+0x1e>
 8003c3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c3e:	f7ff bde8 	b.w	8003812 <__swbuf_r>
 8003c42:	6813      	ldr	r3, [r2, #0]
 8003c44:	1c58      	adds	r0, r3, #1
 8003c46:	6010      	str	r0, [r2, #0]
 8003c48:	7019      	strb	r1, [r3, #0]
 8003c4a:	4608      	mov	r0, r1
 8003c4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <__sfputs_r>:
 8003c52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c54:	4606      	mov	r6, r0
 8003c56:	460f      	mov	r7, r1
 8003c58:	4614      	mov	r4, r2
 8003c5a:	18d5      	adds	r5, r2, r3
 8003c5c:	42ac      	cmp	r4, r5
 8003c5e:	d101      	bne.n	8003c64 <__sfputs_r+0x12>
 8003c60:	2000      	movs	r0, #0
 8003c62:	e007      	b.n	8003c74 <__sfputs_r+0x22>
 8003c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c68:	463a      	mov	r2, r7
 8003c6a:	4630      	mov	r0, r6
 8003c6c:	f7ff ffda 	bl	8003c24 <__sfputc_r>
 8003c70:	1c43      	adds	r3, r0, #1
 8003c72:	d1f3      	bne.n	8003c5c <__sfputs_r+0xa>
 8003c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c78 <_vfiprintf_r>:
 8003c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c7c:	460d      	mov	r5, r1
 8003c7e:	b09d      	sub	sp, #116	; 0x74
 8003c80:	4614      	mov	r4, r2
 8003c82:	4698      	mov	r8, r3
 8003c84:	4606      	mov	r6, r0
 8003c86:	b118      	cbz	r0, 8003c90 <_vfiprintf_r+0x18>
 8003c88:	6a03      	ldr	r3, [r0, #32]
 8003c8a:	b90b      	cbnz	r3, 8003c90 <_vfiprintf_r+0x18>
 8003c8c:	f7ff fcda 	bl	8003644 <__sinit>
 8003c90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c92:	07d9      	lsls	r1, r3, #31
 8003c94:	d405      	bmi.n	8003ca2 <_vfiprintf_r+0x2a>
 8003c96:	89ab      	ldrh	r3, [r5, #12]
 8003c98:	059a      	lsls	r2, r3, #22
 8003c9a:	d402      	bmi.n	8003ca2 <_vfiprintf_r+0x2a>
 8003c9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c9e:	f7ff fec6 	bl	8003a2e <__retarget_lock_acquire_recursive>
 8003ca2:	89ab      	ldrh	r3, [r5, #12]
 8003ca4:	071b      	lsls	r3, r3, #28
 8003ca6:	d501      	bpl.n	8003cac <_vfiprintf_r+0x34>
 8003ca8:	692b      	ldr	r3, [r5, #16]
 8003caa:	b99b      	cbnz	r3, 8003cd4 <_vfiprintf_r+0x5c>
 8003cac:	4629      	mov	r1, r5
 8003cae:	4630      	mov	r0, r6
 8003cb0:	f7ff fdec 	bl	800388c <__swsetup_r>
 8003cb4:	b170      	cbz	r0, 8003cd4 <_vfiprintf_r+0x5c>
 8003cb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003cb8:	07dc      	lsls	r4, r3, #31
 8003cba:	d504      	bpl.n	8003cc6 <_vfiprintf_r+0x4e>
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	b01d      	add	sp, #116	; 0x74
 8003cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cc6:	89ab      	ldrh	r3, [r5, #12]
 8003cc8:	0598      	lsls	r0, r3, #22
 8003cca:	d4f7      	bmi.n	8003cbc <_vfiprintf_r+0x44>
 8003ccc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003cce:	f7ff feaf 	bl	8003a30 <__retarget_lock_release_recursive>
 8003cd2:	e7f3      	b.n	8003cbc <_vfiprintf_r+0x44>
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8003cd8:	2320      	movs	r3, #32
 8003cda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003cde:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ce2:	2330      	movs	r3, #48	; 0x30
 8003ce4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003e98 <_vfiprintf_r+0x220>
 8003ce8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cec:	f04f 0901 	mov.w	r9, #1
 8003cf0:	4623      	mov	r3, r4
 8003cf2:	469a      	mov	sl, r3
 8003cf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cf8:	b10a      	cbz	r2, 8003cfe <_vfiprintf_r+0x86>
 8003cfa:	2a25      	cmp	r2, #37	; 0x25
 8003cfc:	d1f9      	bne.n	8003cf2 <_vfiprintf_r+0x7a>
 8003cfe:	ebba 0b04 	subs.w	fp, sl, r4
 8003d02:	d00b      	beq.n	8003d1c <_vfiprintf_r+0xa4>
 8003d04:	465b      	mov	r3, fp
 8003d06:	4622      	mov	r2, r4
 8003d08:	4629      	mov	r1, r5
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	f7ff ffa1 	bl	8003c52 <__sfputs_r>
 8003d10:	3001      	adds	r0, #1
 8003d12:	f000 80a9 	beq.w	8003e68 <_vfiprintf_r+0x1f0>
 8003d16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d18:	445a      	add	r2, fp
 8003d1a:	9209      	str	r2, [sp, #36]	; 0x24
 8003d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 80a1 	beq.w	8003e68 <_vfiprintf_r+0x1f0>
 8003d26:	2300      	movs	r3, #0
 8003d28:	f04f 32ff 	mov.w	r2, #4294967295
 8003d2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d30:	f10a 0a01 	add.w	sl, sl, #1
 8003d34:	9304      	str	r3, [sp, #16]
 8003d36:	9307      	str	r3, [sp, #28]
 8003d38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d3c:	931a      	str	r3, [sp, #104]	; 0x68
 8003d3e:	4654      	mov	r4, sl
 8003d40:	2205      	movs	r2, #5
 8003d42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d46:	4854      	ldr	r0, [pc, #336]	; (8003e98 <_vfiprintf_r+0x220>)
 8003d48:	f7fc fa4a 	bl	80001e0 <memchr>
 8003d4c:	9a04      	ldr	r2, [sp, #16]
 8003d4e:	b9d8      	cbnz	r0, 8003d88 <_vfiprintf_r+0x110>
 8003d50:	06d1      	lsls	r1, r2, #27
 8003d52:	bf44      	itt	mi
 8003d54:	2320      	movmi	r3, #32
 8003d56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d5a:	0713      	lsls	r3, r2, #28
 8003d5c:	bf44      	itt	mi
 8003d5e:	232b      	movmi	r3, #43	; 0x2b
 8003d60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d64:	f89a 3000 	ldrb.w	r3, [sl]
 8003d68:	2b2a      	cmp	r3, #42	; 0x2a
 8003d6a:	d015      	beq.n	8003d98 <_vfiprintf_r+0x120>
 8003d6c:	9a07      	ldr	r2, [sp, #28]
 8003d6e:	4654      	mov	r4, sl
 8003d70:	2000      	movs	r0, #0
 8003d72:	f04f 0c0a 	mov.w	ip, #10
 8003d76:	4621      	mov	r1, r4
 8003d78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d7c:	3b30      	subs	r3, #48	; 0x30
 8003d7e:	2b09      	cmp	r3, #9
 8003d80:	d94d      	bls.n	8003e1e <_vfiprintf_r+0x1a6>
 8003d82:	b1b0      	cbz	r0, 8003db2 <_vfiprintf_r+0x13a>
 8003d84:	9207      	str	r2, [sp, #28]
 8003d86:	e014      	b.n	8003db2 <_vfiprintf_r+0x13a>
 8003d88:	eba0 0308 	sub.w	r3, r0, r8
 8003d8c:	fa09 f303 	lsl.w	r3, r9, r3
 8003d90:	4313      	orrs	r3, r2
 8003d92:	9304      	str	r3, [sp, #16]
 8003d94:	46a2      	mov	sl, r4
 8003d96:	e7d2      	b.n	8003d3e <_vfiprintf_r+0xc6>
 8003d98:	9b03      	ldr	r3, [sp, #12]
 8003d9a:	1d19      	adds	r1, r3, #4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	9103      	str	r1, [sp, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bfbb      	ittet	lt
 8003da4:	425b      	neglt	r3, r3
 8003da6:	f042 0202 	orrlt.w	r2, r2, #2
 8003daa:	9307      	strge	r3, [sp, #28]
 8003dac:	9307      	strlt	r3, [sp, #28]
 8003dae:	bfb8      	it	lt
 8003db0:	9204      	strlt	r2, [sp, #16]
 8003db2:	7823      	ldrb	r3, [r4, #0]
 8003db4:	2b2e      	cmp	r3, #46	; 0x2e
 8003db6:	d10c      	bne.n	8003dd2 <_vfiprintf_r+0x15a>
 8003db8:	7863      	ldrb	r3, [r4, #1]
 8003dba:	2b2a      	cmp	r3, #42	; 0x2a
 8003dbc:	d134      	bne.n	8003e28 <_vfiprintf_r+0x1b0>
 8003dbe:	9b03      	ldr	r3, [sp, #12]
 8003dc0:	1d1a      	adds	r2, r3, #4
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	9203      	str	r2, [sp, #12]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	bfb8      	it	lt
 8003dca:	f04f 33ff 	movlt.w	r3, #4294967295
 8003dce:	3402      	adds	r4, #2
 8003dd0:	9305      	str	r3, [sp, #20]
 8003dd2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003ea8 <_vfiprintf_r+0x230>
 8003dd6:	7821      	ldrb	r1, [r4, #0]
 8003dd8:	2203      	movs	r2, #3
 8003dda:	4650      	mov	r0, sl
 8003ddc:	f7fc fa00 	bl	80001e0 <memchr>
 8003de0:	b138      	cbz	r0, 8003df2 <_vfiprintf_r+0x17a>
 8003de2:	9b04      	ldr	r3, [sp, #16]
 8003de4:	eba0 000a 	sub.w	r0, r0, sl
 8003de8:	2240      	movs	r2, #64	; 0x40
 8003dea:	4082      	lsls	r2, r0
 8003dec:	4313      	orrs	r3, r2
 8003dee:	3401      	adds	r4, #1
 8003df0:	9304      	str	r3, [sp, #16]
 8003df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003df6:	4829      	ldr	r0, [pc, #164]	; (8003e9c <_vfiprintf_r+0x224>)
 8003df8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dfc:	2206      	movs	r2, #6
 8003dfe:	f7fc f9ef 	bl	80001e0 <memchr>
 8003e02:	2800      	cmp	r0, #0
 8003e04:	d03f      	beq.n	8003e86 <_vfiprintf_r+0x20e>
 8003e06:	4b26      	ldr	r3, [pc, #152]	; (8003ea0 <_vfiprintf_r+0x228>)
 8003e08:	bb1b      	cbnz	r3, 8003e52 <_vfiprintf_r+0x1da>
 8003e0a:	9b03      	ldr	r3, [sp, #12]
 8003e0c:	3307      	adds	r3, #7
 8003e0e:	f023 0307 	bic.w	r3, r3, #7
 8003e12:	3308      	adds	r3, #8
 8003e14:	9303      	str	r3, [sp, #12]
 8003e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e18:	443b      	add	r3, r7
 8003e1a:	9309      	str	r3, [sp, #36]	; 0x24
 8003e1c:	e768      	b.n	8003cf0 <_vfiprintf_r+0x78>
 8003e1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e22:	460c      	mov	r4, r1
 8003e24:	2001      	movs	r0, #1
 8003e26:	e7a6      	b.n	8003d76 <_vfiprintf_r+0xfe>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	3401      	adds	r4, #1
 8003e2c:	9305      	str	r3, [sp, #20]
 8003e2e:	4619      	mov	r1, r3
 8003e30:	f04f 0c0a 	mov.w	ip, #10
 8003e34:	4620      	mov	r0, r4
 8003e36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e3a:	3a30      	subs	r2, #48	; 0x30
 8003e3c:	2a09      	cmp	r2, #9
 8003e3e:	d903      	bls.n	8003e48 <_vfiprintf_r+0x1d0>
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0c6      	beq.n	8003dd2 <_vfiprintf_r+0x15a>
 8003e44:	9105      	str	r1, [sp, #20]
 8003e46:	e7c4      	b.n	8003dd2 <_vfiprintf_r+0x15a>
 8003e48:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e4c:	4604      	mov	r4, r0
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e7f0      	b.n	8003e34 <_vfiprintf_r+0x1bc>
 8003e52:	ab03      	add	r3, sp, #12
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	462a      	mov	r2, r5
 8003e58:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <_vfiprintf_r+0x22c>)
 8003e5a:	a904      	add	r1, sp, #16
 8003e5c:	4630      	mov	r0, r6
 8003e5e:	f3af 8000 	nop.w
 8003e62:	4607      	mov	r7, r0
 8003e64:	1c78      	adds	r0, r7, #1
 8003e66:	d1d6      	bne.n	8003e16 <_vfiprintf_r+0x19e>
 8003e68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e6a:	07d9      	lsls	r1, r3, #31
 8003e6c:	d405      	bmi.n	8003e7a <_vfiprintf_r+0x202>
 8003e6e:	89ab      	ldrh	r3, [r5, #12]
 8003e70:	059a      	lsls	r2, r3, #22
 8003e72:	d402      	bmi.n	8003e7a <_vfiprintf_r+0x202>
 8003e74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e76:	f7ff fddb 	bl	8003a30 <__retarget_lock_release_recursive>
 8003e7a:	89ab      	ldrh	r3, [r5, #12]
 8003e7c:	065b      	lsls	r3, r3, #25
 8003e7e:	f53f af1d 	bmi.w	8003cbc <_vfiprintf_r+0x44>
 8003e82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e84:	e71c      	b.n	8003cc0 <_vfiprintf_r+0x48>
 8003e86:	ab03      	add	r3, sp, #12
 8003e88:	9300      	str	r3, [sp, #0]
 8003e8a:	462a      	mov	r2, r5
 8003e8c:	4b05      	ldr	r3, [pc, #20]	; (8003ea4 <_vfiprintf_r+0x22c>)
 8003e8e:	a904      	add	r1, sp, #16
 8003e90:	4630      	mov	r0, r6
 8003e92:	f000 f879 	bl	8003f88 <_printf_i>
 8003e96:	e7e4      	b.n	8003e62 <_vfiprintf_r+0x1ea>
 8003e98:	0800458c 	.word	0x0800458c
 8003e9c:	08004596 	.word	0x08004596
 8003ea0:	00000000 	.word	0x00000000
 8003ea4:	08003c53 	.word	0x08003c53
 8003ea8:	08004592 	.word	0x08004592

08003eac <_printf_common>:
 8003eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eb0:	4616      	mov	r6, r2
 8003eb2:	4699      	mov	r9, r3
 8003eb4:	688a      	ldr	r2, [r1, #8]
 8003eb6:	690b      	ldr	r3, [r1, #16]
 8003eb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	bfb8      	it	lt
 8003ec0:	4613      	movlt	r3, r2
 8003ec2:	6033      	str	r3, [r6, #0]
 8003ec4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ec8:	4607      	mov	r7, r0
 8003eca:	460c      	mov	r4, r1
 8003ecc:	b10a      	cbz	r2, 8003ed2 <_printf_common+0x26>
 8003ece:	3301      	adds	r3, #1
 8003ed0:	6033      	str	r3, [r6, #0]
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	0699      	lsls	r1, r3, #26
 8003ed6:	bf42      	ittt	mi
 8003ed8:	6833      	ldrmi	r3, [r6, #0]
 8003eda:	3302      	addmi	r3, #2
 8003edc:	6033      	strmi	r3, [r6, #0]
 8003ede:	6825      	ldr	r5, [r4, #0]
 8003ee0:	f015 0506 	ands.w	r5, r5, #6
 8003ee4:	d106      	bne.n	8003ef4 <_printf_common+0x48>
 8003ee6:	f104 0a19 	add.w	sl, r4, #25
 8003eea:	68e3      	ldr	r3, [r4, #12]
 8003eec:	6832      	ldr	r2, [r6, #0]
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	42ab      	cmp	r3, r5
 8003ef2:	dc26      	bgt.n	8003f42 <_printf_common+0x96>
 8003ef4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ef8:	1e13      	subs	r3, r2, #0
 8003efa:	6822      	ldr	r2, [r4, #0]
 8003efc:	bf18      	it	ne
 8003efe:	2301      	movne	r3, #1
 8003f00:	0692      	lsls	r2, r2, #26
 8003f02:	d42b      	bmi.n	8003f5c <_printf_common+0xb0>
 8003f04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f08:	4649      	mov	r1, r9
 8003f0a:	4638      	mov	r0, r7
 8003f0c:	47c0      	blx	r8
 8003f0e:	3001      	adds	r0, #1
 8003f10:	d01e      	beq.n	8003f50 <_printf_common+0xa4>
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	6922      	ldr	r2, [r4, #16]
 8003f16:	f003 0306 	and.w	r3, r3, #6
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	bf02      	ittt	eq
 8003f1e:	68e5      	ldreq	r5, [r4, #12]
 8003f20:	6833      	ldreq	r3, [r6, #0]
 8003f22:	1aed      	subeq	r5, r5, r3
 8003f24:	68a3      	ldr	r3, [r4, #8]
 8003f26:	bf0c      	ite	eq
 8003f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f2c:	2500      	movne	r5, #0
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	bfc4      	itt	gt
 8003f32:	1a9b      	subgt	r3, r3, r2
 8003f34:	18ed      	addgt	r5, r5, r3
 8003f36:	2600      	movs	r6, #0
 8003f38:	341a      	adds	r4, #26
 8003f3a:	42b5      	cmp	r5, r6
 8003f3c:	d11a      	bne.n	8003f74 <_printf_common+0xc8>
 8003f3e:	2000      	movs	r0, #0
 8003f40:	e008      	b.n	8003f54 <_printf_common+0xa8>
 8003f42:	2301      	movs	r3, #1
 8003f44:	4652      	mov	r2, sl
 8003f46:	4649      	mov	r1, r9
 8003f48:	4638      	mov	r0, r7
 8003f4a:	47c0      	blx	r8
 8003f4c:	3001      	adds	r0, #1
 8003f4e:	d103      	bne.n	8003f58 <_printf_common+0xac>
 8003f50:	f04f 30ff 	mov.w	r0, #4294967295
 8003f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f58:	3501      	adds	r5, #1
 8003f5a:	e7c6      	b.n	8003eea <_printf_common+0x3e>
 8003f5c:	18e1      	adds	r1, r4, r3
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	2030      	movs	r0, #48	; 0x30
 8003f62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f66:	4422      	add	r2, r4
 8003f68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f70:	3302      	adds	r3, #2
 8003f72:	e7c7      	b.n	8003f04 <_printf_common+0x58>
 8003f74:	2301      	movs	r3, #1
 8003f76:	4622      	mov	r2, r4
 8003f78:	4649      	mov	r1, r9
 8003f7a:	4638      	mov	r0, r7
 8003f7c:	47c0      	blx	r8
 8003f7e:	3001      	adds	r0, #1
 8003f80:	d0e6      	beq.n	8003f50 <_printf_common+0xa4>
 8003f82:	3601      	adds	r6, #1
 8003f84:	e7d9      	b.n	8003f3a <_printf_common+0x8e>
	...

08003f88 <_printf_i>:
 8003f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f8c:	7e0f      	ldrb	r7, [r1, #24]
 8003f8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f90:	2f78      	cmp	r7, #120	; 0x78
 8003f92:	4691      	mov	r9, r2
 8003f94:	4680      	mov	r8, r0
 8003f96:	460c      	mov	r4, r1
 8003f98:	469a      	mov	sl, r3
 8003f9a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003f9e:	d807      	bhi.n	8003fb0 <_printf_i+0x28>
 8003fa0:	2f62      	cmp	r7, #98	; 0x62
 8003fa2:	d80a      	bhi.n	8003fba <_printf_i+0x32>
 8003fa4:	2f00      	cmp	r7, #0
 8003fa6:	f000 80d4 	beq.w	8004152 <_printf_i+0x1ca>
 8003faa:	2f58      	cmp	r7, #88	; 0x58
 8003fac:	f000 80c0 	beq.w	8004130 <_printf_i+0x1a8>
 8003fb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003fb8:	e03a      	b.n	8004030 <_printf_i+0xa8>
 8003fba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003fbe:	2b15      	cmp	r3, #21
 8003fc0:	d8f6      	bhi.n	8003fb0 <_printf_i+0x28>
 8003fc2:	a101      	add	r1, pc, #4	; (adr r1, 8003fc8 <_printf_i+0x40>)
 8003fc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fc8:	08004021 	.word	0x08004021
 8003fcc:	08004035 	.word	0x08004035
 8003fd0:	08003fb1 	.word	0x08003fb1
 8003fd4:	08003fb1 	.word	0x08003fb1
 8003fd8:	08003fb1 	.word	0x08003fb1
 8003fdc:	08003fb1 	.word	0x08003fb1
 8003fe0:	08004035 	.word	0x08004035
 8003fe4:	08003fb1 	.word	0x08003fb1
 8003fe8:	08003fb1 	.word	0x08003fb1
 8003fec:	08003fb1 	.word	0x08003fb1
 8003ff0:	08003fb1 	.word	0x08003fb1
 8003ff4:	08004139 	.word	0x08004139
 8003ff8:	08004061 	.word	0x08004061
 8003ffc:	080040f3 	.word	0x080040f3
 8004000:	08003fb1 	.word	0x08003fb1
 8004004:	08003fb1 	.word	0x08003fb1
 8004008:	0800415b 	.word	0x0800415b
 800400c:	08003fb1 	.word	0x08003fb1
 8004010:	08004061 	.word	0x08004061
 8004014:	08003fb1 	.word	0x08003fb1
 8004018:	08003fb1 	.word	0x08003fb1
 800401c:	080040fb 	.word	0x080040fb
 8004020:	682b      	ldr	r3, [r5, #0]
 8004022:	1d1a      	adds	r2, r3, #4
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	602a      	str	r2, [r5, #0]
 8004028:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800402c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004030:	2301      	movs	r3, #1
 8004032:	e09f      	b.n	8004174 <_printf_i+0x1ec>
 8004034:	6820      	ldr	r0, [r4, #0]
 8004036:	682b      	ldr	r3, [r5, #0]
 8004038:	0607      	lsls	r7, r0, #24
 800403a:	f103 0104 	add.w	r1, r3, #4
 800403e:	6029      	str	r1, [r5, #0]
 8004040:	d501      	bpl.n	8004046 <_printf_i+0xbe>
 8004042:	681e      	ldr	r6, [r3, #0]
 8004044:	e003      	b.n	800404e <_printf_i+0xc6>
 8004046:	0646      	lsls	r6, r0, #25
 8004048:	d5fb      	bpl.n	8004042 <_printf_i+0xba>
 800404a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800404e:	2e00      	cmp	r6, #0
 8004050:	da03      	bge.n	800405a <_printf_i+0xd2>
 8004052:	232d      	movs	r3, #45	; 0x2d
 8004054:	4276      	negs	r6, r6
 8004056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800405a:	485a      	ldr	r0, [pc, #360]	; (80041c4 <_printf_i+0x23c>)
 800405c:	230a      	movs	r3, #10
 800405e:	e012      	b.n	8004086 <_printf_i+0xfe>
 8004060:	682b      	ldr	r3, [r5, #0]
 8004062:	6820      	ldr	r0, [r4, #0]
 8004064:	1d19      	adds	r1, r3, #4
 8004066:	6029      	str	r1, [r5, #0]
 8004068:	0605      	lsls	r5, r0, #24
 800406a:	d501      	bpl.n	8004070 <_printf_i+0xe8>
 800406c:	681e      	ldr	r6, [r3, #0]
 800406e:	e002      	b.n	8004076 <_printf_i+0xee>
 8004070:	0641      	lsls	r1, r0, #25
 8004072:	d5fb      	bpl.n	800406c <_printf_i+0xe4>
 8004074:	881e      	ldrh	r6, [r3, #0]
 8004076:	4853      	ldr	r0, [pc, #332]	; (80041c4 <_printf_i+0x23c>)
 8004078:	2f6f      	cmp	r7, #111	; 0x6f
 800407a:	bf0c      	ite	eq
 800407c:	2308      	moveq	r3, #8
 800407e:	230a      	movne	r3, #10
 8004080:	2100      	movs	r1, #0
 8004082:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004086:	6865      	ldr	r5, [r4, #4]
 8004088:	60a5      	str	r5, [r4, #8]
 800408a:	2d00      	cmp	r5, #0
 800408c:	bfa2      	ittt	ge
 800408e:	6821      	ldrge	r1, [r4, #0]
 8004090:	f021 0104 	bicge.w	r1, r1, #4
 8004094:	6021      	strge	r1, [r4, #0]
 8004096:	b90e      	cbnz	r6, 800409c <_printf_i+0x114>
 8004098:	2d00      	cmp	r5, #0
 800409a:	d04b      	beq.n	8004134 <_printf_i+0x1ac>
 800409c:	4615      	mov	r5, r2
 800409e:	fbb6 f1f3 	udiv	r1, r6, r3
 80040a2:	fb03 6711 	mls	r7, r3, r1, r6
 80040a6:	5dc7      	ldrb	r7, [r0, r7]
 80040a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80040ac:	4637      	mov	r7, r6
 80040ae:	42bb      	cmp	r3, r7
 80040b0:	460e      	mov	r6, r1
 80040b2:	d9f4      	bls.n	800409e <_printf_i+0x116>
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d10b      	bne.n	80040d0 <_printf_i+0x148>
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	07de      	lsls	r6, r3, #31
 80040bc:	d508      	bpl.n	80040d0 <_printf_i+0x148>
 80040be:	6923      	ldr	r3, [r4, #16]
 80040c0:	6861      	ldr	r1, [r4, #4]
 80040c2:	4299      	cmp	r1, r3
 80040c4:	bfde      	ittt	le
 80040c6:	2330      	movle	r3, #48	; 0x30
 80040c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80040cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80040d0:	1b52      	subs	r2, r2, r5
 80040d2:	6122      	str	r2, [r4, #16]
 80040d4:	f8cd a000 	str.w	sl, [sp]
 80040d8:	464b      	mov	r3, r9
 80040da:	aa03      	add	r2, sp, #12
 80040dc:	4621      	mov	r1, r4
 80040de:	4640      	mov	r0, r8
 80040e0:	f7ff fee4 	bl	8003eac <_printf_common>
 80040e4:	3001      	adds	r0, #1
 80040e6:	d14a      	bne.n	800417e <_printf_i+0x1f6>
 80040e8:	f04f 30ff 	mov.w	r0, #4294967295
 80040ec:	b004      	add	sp, #16
 80040ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	f043 0320 	orr.w	r3, r3, #32
 80040f8:	6023      	str	r3, [r4, #0]
 80040fa:	4833      	ldr	r0, [pc, #204]	; (80041c8 <_printf_i+0x240>)
 80040fc:	2778      	movs	r7, #120	; 0x78
 80040fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	6829      	ldr	r1, [r5, #0]
 8004106:	061f      	lsls	r7, r3, #24
 8004108:	f851 6b04 	ldr.w	r6, [r1], #4
 800410c:	d402      	bmi.n	8004114 <_printf_i+0x18c>
 800410e:	065f      	lsls	r7, r3, #25
 8004110:	bf48      	it	mi
 8004112:	b2b6      	uxthmi	r6, r6
 8004114:	07df      	lsls	r7, r3, #31
 8004116:	bf48      	it	mi
 8004118:	f043 0320 	orrmi.w	r3, r3, #32
 800411c:	6029      	str	r1, [r5, #0]
 800411e:	bf48      	it	mi
 8004120:	6023      	strmi	r3, [r4, #0]
 8004122:	b91e      	cbnz	r6, 800412c <_printf_i+0x1a4>
 8004124:	6823      	ldr	r3, [r4, #0]
 8004126:	f023 0320 	bic.w	r3, r3, #32
 800412a:	6023      	str	r3, [r4, #0]
 800412c:	2310      	movs	r3, #16
 800412e:	e7a7      	b.n	8004080 <_printf_i+0xf8>
 8004130:	4824      	ldr	r0, [pc, #144]	; (80041c4 <_printf_i+0x23c>)
 8004132:	e7e4      	b.n	80040fe <_printf_i+0x176>
 8004134:	4615      	mov	r5, r2
 8004136:	e7bd      	b.n	80040b4 <_printf_i+0x12c>
 8004138:	682b      	ldr	r3, [r5, #0]
 800413a:	6826      	ldr	r6, [r4, #0]
 800413c:	6961      	ldr	r1, [r4, #20]
 800413e:	1d18      	adds	r0, r3, #4
 8004140:	6028      	str	r0, [r5, #0]
 8004142:	0635      	lsls	r5, r6, #24
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	d501      	bpl.n	800414c <_printf_i+0x1c4>
 8004148:	6019      	str	r1, [r3, #0]
 800414a:	e002      	b.n	8004152 <_printf_i+0x1ca>
 800414c:	0670      	lsls	r0, r6, #25
 800414e:	d5fb      	bpl.n	8004148 <_printf_i+0x1c0>
 8004150:	8019      	strh	r1, [r3, #0]
 8004152:	2300      	movs	r3, #0
 8004154:	6123      	str	r3, [r4, #16]
 8004156:	4615      	mov	r5, r2
 8004158:	e7bc      	b.n	80040d4 <_printf_i+0x14c>
 800415a:	682b      	ldr	r3, [r5, #0]
 800415c:	1d1a      	adds	r2, r3, #4
 800415e:	602a      	str	r2, [r5, #0]
 8004160:	681d      	ldr	r5, [r3, #0]
 8004162:	6862      	ldr	r2, [r4, #4]
 8004164:	2100      	movs	r1, #0
 8004166:	4628      	mov	r0, r5
 8004168:	f7fc f83a 	bl	80001e0 <memchr>
 800416c:	b108      	cbz	r0, 8004172 <_printf_i+0x1ea>
 800416e:	1b40      	subs	r0, r0, r5
 8004170:	6060      	str	r0, [r4, #4]
 8004172:	6863      	ldr	r3, [r4, #4]
 8004174:	6123      	str	r3, [r4, #16]
 8004176:	2300      	movs	r3, #0
 8004178:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800417c:	e7aa      	b.n	80040d4 <_printf_i+0x14c>
 800417e:	6923      	ldr	r3, [r4, #16]
 8004180:	462a      	mov	r2, r5
 8004182:	4649      	mov	r1, r9
 8004184:	4640      	mov	r0, r8
 8004186:	47d0      	blx	sl
 8004188:	3001      	adds	r0, #1
 800418a:	d0ad      	beq.n	80040e8 <_printf_i+0x160>
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	079b      	lsls	r3, r3, #30
 8004190:	d413      	bmi.n	80041ba <_printf_i+0x232>
 8004192:	68e0      	ldr	r0, [r4, #12]
 8004194:	9b03      	ldr	r3, [sp, #12]
 8004196:	4298      	cmp	r0, r3
 8004198:	bfb8      	it	lt
 800419a:	4618      	movlt	r0, r3
 800419c:	e7a6      	b.n	80040ec <_printf_i+0x164>
 800419e:	2301      	movs	r3, #1
 80041a0:	4632      	mov	r2, r6
 80041a2:	4649      	mov	r1, r9
 80041a4:	4640      	mov	r0, r8
 80041a6:	47d0      	blx	sl
 80041a8:	3001      	adds	r0, #1
 80041aa:	d09d      	beq.n	80040e8 <_printf_i+0x160>
 80041ac:	3501      	adds	r5, #1
 80041ae:	68e3      	ldr	r3, [r4, #12]
 80041b0:	9903      	ldr	r1, [sp, #12]
 80041b2:	1a5b      	subs	r3, r3, r1
 80041b4:	42ab      	cmp	r3, r5
 80041b6:	dcf2      	bgt.n	800419e <_printf_i+0x216>
 80041b8:	e7eb      	b.n	8004192 <_printf_i+0x20a>
 80041ba:	2500      	movs	r5, #0
 80041bc:	f104 0619 	add.w	r6, r4, #25
 80041c0:	e7f5      	b.n	80041ae <_printf_i+0x226>
 80041c2:	bf00      	nop
 80041c4:	0800459d 	.word	0x0800459d
 80041c8:	080045ae 	.word	0x080045ae

080041cc <__sflush_r>:
 80041cc:	898a      	ldrh	r2, [r1, #12]
 80041ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041d2:	4605      	mov	r5, r0
 80041d4:	0710      	lsls	r0, r2, #28
 80041d6:	460c      	mov	r4, r1
 80041d8:	d458      	bmi.n	800428c <__sflush_r+0xc0>
 80041da:	684b      	ldr	r3, [r1, #4]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	dc05      	bgt.n	80041ec <__sflush_r+0x20>
 80041e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	dc02      	bgt.n	80041ec <__sflush_r+0x20>
 80041e6:	2000      	movs	r0, #0
 80041e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041ee:	2e00      	cmp	r6, #0
 80041f0:	d0f9      	beq.n	80041e6 <__sflush_r+0x1a>
 80041f2:	2300      	movs	r3, #0
 80041f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80041f8:	682f      	ldr	r7, [r5, #0]
 80041fa:	6a21      	ldr	r1, [r4, #32]
 80041fc:	602b      	str	r3, [r5, #0]
 80041fe:	d032      	beq.n	8004266 <__sflush_r+0x9a>
 8004200:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004202:	89a3      	ldrh	r3, [r4, #12]
 8004204:	075a      	lsls	r2, r3, #29
 8004206:	d505      	bpl.n	8004214 <__sflush_r+0x48>
 8004208:	6863      	ldr	r3, [r4, #4]
 800420a:	1ac0      	subs	r0, r0, r3
 800420c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800420e:	b10b      	cbz	r3, 8004214 <__sflush_r+0x48>
 8004210:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004212:	1ac0      	subs	r0, r0, r3
 8004214:	2300      	movs	r3, #0
 8004216:	4602      	mov	r2, r0
 8004218:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800421a:	6a21      	ldr	r1, [r4, #32]
 800421c:	4628      	mov	r0, r5
 800421e:	47b0      	blx	r6
 8004220:	1c43      	adds	r3, r0, #1
 8004222:	89a3      	ldrh	r3, [r4, #12]
 8004224:	d106      	bne.n	8004234 <__sflush_r+0x68>
 8004226:	6829      	ldr	r1, [r5, #0]
 8004228:	291d      	cmp	r1, #29
 800422a:	d82b      	bhi.n	8004284 <__sflush_r+0xb8>
 800422c:	4a29      	ldr	r2, [pc, #164]	; (80042d4 <__sflush_r+0x108>)
 800422e:	410a      	asrs	r2, r1
 8004230:	07d6      	lsls	r6, r2, #31
 8004232:	d427      	bmi.n	8004284 <__sflush_r+0xb8>
 8004234:	2200      	movs	r2, #0
 8004236:	6062      	str	r2, [r4, #4]
 8004238:	04d9      	lsls	r1, r3, #19
 800423a:	6922      	ldr	r2, [r4, #16]
 800423c:	6022      	str	r2, [r4, #0]
 800423e:	d504      	bpl.n	800424a <__sflush_r+0x7e>
 8004240:	1c42      	adds	r2, r0, #1
 8004242:	d101      	bne.n	8004248 <__sflush_r+0x7c>
 8004244:	682b      	ldr	r3, [r5, #0]
 8004246:	b903      	cbnz	r3, 800424a <__sflush_r+0x7e>
 8004248:	6560      	str	r0, [r4, #84]	; 0x54
 800424a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800424c:	602f      	str	r7, [r5, #0]
 800424e:	2900      	cmp	r1, #0
 8004250:	d0c9      	beq.n	80041e6 <__sflush_r+0x1a>
 8004252:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004256:	4299      	cmp	r1, r3
 8004258:	d002      	beq.n	8004260 <__sflush_r+0x94>
 800425a:	4628      	mov	r0, r5
 800425c:	f7ff fbea 	bl	8003a34 <_free_r>
 8004260:	2000      	movs	r0, #0
 8004262:	6360      	str	r0, [r4, #52]	; 0x34
 8004264:	e7c0      	b.n	80041e8 <__sflush_r+0x1c>
 8004266:	2301      	movs	r3, #1
 8004268:	4628      	mov	r0, r5
 800426a:	47b0      	blx	r6
 800426c:	1c41      	adds	r1, r0, #1
 800426e:	d1c8      	bne.n	8004202 <__sflush_r+0x36>
 8004270:	682b      	ldr	r3, [r5, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d0c5      	beq.n	8004202 <__sflush_r+0x36>
 8004276:	2b1d      	cmp	r3, #29
 8004278:	d001      	beq.n	800427e <__sflush_r+0xb2>
 800427a:	2b16      	cmp	r3, #22
 800427c:	d101      	bne.n	8004282 <__sflush_r+0xb6>
 800427e:	602f      	str	r7, [r5, #0]
 8004280:	e7b1      	b.n	80041e6 <__sflush_r+0x1a>
 8004282:	89a3      	ldrh	r3, [r4, #12]
 8004284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004288:	81a3      	strh	r3, [r4, #12]
 800428a:	e7ad      	b.n	80041e8 <__sflush_r+0x1c>
 800428c:	690f      	ldr	r7, [r1, #16]
 800428e:	2f00      	cmp	r7, #0
 8004290:	d0a9      	beq.n	80041e6 <__sflush_r+0x1a>
 8004292:	0793      	lsls	r3, r2, #30
 8004294:	680e      	ldr	r6, [r1, #0]
 8004296:	bf08      	it	eq
 8004298:	694b      	ldreq	r3, [r1, #20]
 800429a:	600f      	str	r7, [r1, #0]
 800429c:	bf18      	it	ne
 800429e:	2300      	movne	r3, #0
 80042a0:	eba6 0807 	sub.w	r8, r6, r7
 80042a4:	608b      	str	r3, [r1, #8]
 80042a6:	f1b8 0f00 	cmp.w	r8, #0
 80042aa:	dd9c      	ble.n	80041e6 <__sflush_r+0x1a>
 80042ac:	6a21      	ldr	r1, [r4, #32]
 80042ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80042b0:	4643      	mov	r3, r8
 80042b2:	463a      	mov	r2, r7
 80042b4:	4628      	mov	r0, r5
 80042b6:	47b0      	blx	r6
 80042b8:	2800      	cmp	r0, #0
 80042ba:	dc06      	bgt.n	80042ca <__sflush_r+0xfe>
 80042bc:	89a3      	ldrh	r3, [r4, #12]
 80042be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042c2:	81a3      	strh	r3, [r4, #12]
 80042c4:	f04f 30ff 	mov.w	r0, #4294967295
 80042c8:	e78e      	b.n	80041e8 <__sflush_r+0x1c>
 80042ca:	4407      	add	r7, r0
 80042cc:	eba8 0800 	sub.w	r8, r8, r0
 80042d0:	e7e9      	b.n	80042a6 <__sflush_r+0xda>
 80042d2:	bf00      	nop
 80042d4:	dfbffffe 	.word	0xdfbffffe

080042d8 <_fflush_r>:
 80042d8:	b538      	push	{r3, r4, r5, lr}
 80042da:	690b      	ldr	r3, [r1, #16]
 80042dc:	4605      	mov	r5, r0
 80042de:	460c      	mov	r4, r1
 80042e0:	b913      	cbnz	r3, 80042e8 <_fflush_r+0x10>
 80042e2:	2500      	movs	r5, #0
 80042e4:	4628      	mov	r0, r5
 80042e6:	bd38      	pop	{r3, r4, r5, pc}
 80042e8:	b118      	cbz	r0, 80042f2 <_fflush_r+0x1a>
 80042ea:	6a03      	ldr	r3, [r0, #32]
 80042ec:	b90b      	cbnz	r3, 80042f2 <_fflush_r+0x1a>
 80042ee:	f7ff f9a9 	bl	8003644 <__sinit>
 80042f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d0f3      	beq.n	80042e2 <_fflush_r+0xa>
 80042fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80042fc:	07d0      	lsls	r0, r2, #31
 80042fe:	d404      	bmi.n	800430a <_fflush_r+0x32>
 8004300:	0599      	lsls	r1, r3, #22
 8004302:	d402      	bmi.n	800430a <_fflush_r+0x32>
 8004304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004306:	f7ff fb92 	bl	8003a2e <__retarget_lock_acquire_recursive>
 800430a:	4628      	mov	r0, r5
 800430c:	4621      	mov	r1, r4
 800430e:	f7ff ff5d 	bl	80041cc <__sflush_r>
 8004312:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004314:	07da      	lsls	r2, r3, #31
 8004316:	4605      	mov	r5, r0
 8004318:	d4e4      	bmi.n	80042e4 <_fflush_r+0xc>
 800431a:	89a3      	ldrh	r3, [r4, #12]
 800431c:	059b      	lsls	r3, r3, #22
 800431e:	d4e1      	bmi.n	80042e4 <_fflush_r+0xc>
 8004320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004322:	f7ff fb85 	bl	8003a30 <__retarget_lock_release_recursive>
 8004326:	e7dd      	b.n	80042e4 <_fflush_r+0xc>

08004328 <__swhatbuf_r>:
 8004328:	b570      	push	{r4, r5, r6, lr}
 800432a:	460c      	mov	r4, r1
 800432c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004330:	2900      	cmp	r1, #0
 8004332:	b096      	sub	sp, #88	; 0x58
 8004334:	4615      	mov	r5, r2
 8004336:	461e      	mov	r6, r3
 8004338:	da0d      	bge.n	8004356 <__swhatbuf_r+0x2e>
 800433a:	89a3      	ldrh	r3, [r4, #12]
 800433c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004340:	f04f 0100 	mov.w	r1, #0
 8004344:	bf0c      	ite	eq
 8004346:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800434a:	2340      	movne	r3, #64	; 0x40
 800434c:	2000      	movs	r0, #0
 800434e:	6031      	str	r1, [r6, #0]
 8004350:	602b      	str	r3, [r5, #0]
 8004352:	b016      	add	sp, #88	; 0x58
 8004354:	bd70      	pop	{r4, r5, r6, pc}
 8004356:	466a      	mov	r2, sp
 8004358:	f000 f848 	bl	80043ec <_fstat_r>
 800435c:	2800      	cmp	r0, #0
 800435e:	dbec      	blt.n	800433a <__swhatbuf_r+0x12>
 8004360:	9901      	ldr	r1, [sp, #4]
 8004362:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004366:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800436a:	4259      	negs	r1, r3
 800436c:	4159      	adcs	r1, r3
 800436e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004372:	e7eb      	b.n	800434c <__swhatbuf_r+0x24>

08004374 <__smakebuf_r>:
 8004374:	898b      	ldrh	r3, [r1, #12]
 8004376:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004378:	079d      	lsls	r5, r3, #30
 800437a:	4606      	mov	r6, r0
 800437c:	460c      	mov	r4, r1
 800437e:	d507      	bpl.n	8004390 <__smakebuf_r+0x1c>
 8004380:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004384:	6023      	str	r3, [r4, #0]
 8004386:	6123      	str	r3, [r4, #16]
 8004388:	2301      	movs	r3, #1
 800438a:	6163      	str	r3, [r4, #20]
 800438c:	b002      	add	sp, #8
 800438e:	bd70      	pop	{r4, r5, r6, pc}
 8004390:	ab01      	add	r3, sp, #4
 8004392:	466a      	mov	r2, sp
 8004394:	f7ff ffc8 	bl	8004328 <__swhatbuf_r>
 8004398:	9900      	ldr	r1, [sp, #0]
 800439a:	4605      	mov	r5, r0
 800439c:	4630      	mov	r0, r6
 800439e:	f7ff fbb5 	bl	8003b0c <_malloc_r>
 80043a2:	b948      	cbnz	r0, 80043b8 <__smakebuf_r+0x44>
 80043a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043a8:	059a      	lsls	r2, r3, #22
 80043aa:	d4ef      	bmi.n	800438c <__smakebuf_r+0x18>
 80043ac:	f023 0303 	bic.w	r3, r3, #3
 80043b0:	f043 0302 	orr.w	r3, r3, #2
 80043b4:	81a3      	strh	r3, [r4, #12]
 80043b6:	e7e3      	b.n	8004380 <__smakebuf_r+0xc>
 80043b8:	89a3      	ldrh	r3, [r4, #12]
 80043ba:	6020      	str	r0, [r4, #0]
 80043bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043c0:	81a3      	strh	r3, [r4, #12]
 80043c2:	9b00      	ldr	r3, [sp, #0]
 80043c4:	6163      	str	r3, [r4, #20]
 80043c6:	9b01      	ldr	r3, [sp, #4]
 80043c8:	6120      	str	r0, [r4, #16]
 80043ca:	b15b      	cbz	r3, 80043e4 <__smakebuf_r+0x70>
 80043cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043d0:	4630      	mov	r0, r6
 80043d2:	f000 f81d 	bl	8004410 <_isatty_r>
 80043d6:	b128      	cbz	r0, 80043e4 <__smakebuf_r+0x70>
 80043d8:	89a3      	ldrh	r3, [r4, #12]
 80043da:	f023 0303 	bic.w	r3, r3, #3
 80043de:	f043 0301 	orr.w	r3, r3, #1
 80043e2:	81a3      	strh	r3, [r4, #12]
 80043e4:	89a3      	ldrh	r3, [r4, #12]
 80043e6:	431d      	orrs	r5, r3
 80043e8:	81a5      	strh	r5, [r4, #12]
 80043ea:	e7cf      	b.n	800438c <__smakebuf_r+0x18>

080043ec <_fstat_r>:
 80043ec:	b538      	push	{r3, r4, r5, lr}
 80043ee:	4d07      	ldr	r5, [pc, #28]	; (800440c <_fstat_r+0x20>)
 80043f0:	2300      	movs	r3, #0
 80043f2:	4604      	mov	r4, r0
 80043f4:	4608      	mov	r0, r1
 80043f6:	4611      	mov	r1, r2
 80043f8:	602b      	str	r3, [r5, #0]
 80043fa:	f7fc fe6c 	bl	80010d6 <_fstat>
 80043fe:	1c43      	adds	r3, r0, #1
 8004400:	d102      	bne.n	8004408 <_fstat_r+0x1c>
 8004402:	682b      	ldr	r3, [r5, #0]
 8004404:	b103      	cbz	r3, 8004408 <_fstat_r+0x1c>
 8004406:	6023      	str	r3, [r4, #0]
 8004408:	bd38      	pop	{r3, r4, r5, pc}
 800440a:	bf00      	nop
 800440c:	20000284 	.word	0x20000284

08004410 <_isatty_r>:
 8004410:	b538      	push	{r3, r4, r5, lr}
 8004412:	4d06      	ldr	r5, [pc, #24]	; (800442c <_isatty_r+0x1c>)
 8004414:	2300      	movs	r3, #0
 8004416:	4604      	mov	r4, r0
 8004418:	4608      	mov	r0, r1
 800441a:	602b      	str	r3, [r5, #0]
 800441c:	f7fc fe6b 	bl	80010f6 <_isatty>
 8004420:	1c43      	adds	r3, r0, #1
 8004422:	d102      	bne.n	800442a <_isatty_r+0x1a>
 8004424:	682b      	ldr	r3, [r5, #0]
 8004426:	b103      	cbz	r3, 800442a <_isatty_r+0x1a>
 8004428:	6023      	str	r3, [r4, #0]
 800442a:	bd38      	pop	{r3, r4, r5, pc}
 800442c:	20000284 	.word	0x20000284

08004430 <_sbrk_r>:
 8004430:	b538      	push	{r3, r4, r5, lr}
 8004432:	4d06      	ldr	r5, [pc, #24]	; (800444c <_sbrk_r+0x1c>)
 8004434:	2300      	movs	r3, #0
 8004436:	4604      	mov	r4, r0
 8004438:	4608      	mov	r0, r1
 800443a:	602b      	str	r3, [r5, #0]
 800443c:	f7fc fe74 	bl	8001128 <_sbrk>
 8004440:	1c43      	adds	r3, r0, #1
 8004442:	d102      	bne.n	800444a <_sbrk_r+0x1a>
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	b103      	cbz	r3, 800444a <_sbrk_r+0x1a>
 8004448:	6023      	str	r3, [r4, #0]
 800444a:	bd38      	pop	{r3, r4, r5, pc}
 800444c:	20000284 	.word	0x20000284

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	bf00      	nop
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
