'use strict';(function(){const indexCfg={cache:true};indexCfg.doc={id:'id',field:['title','content'],store:['title','href'],};const index=FlexSearch.create('balance',indexCfg);window.bookSearchIndex=index;index.add({'id':0,'href':'/OrangeCrab/r0.1/docs/downloads/','title':"Downloads",'content':"Downloads "});index.add({'id':1,'href':'/OrangeCrab/r0.2/docs/downloads/','title':"Downloads",'content':"Downloads "});index.add({'id':2,'href':'/OrangeCrab/r0.1/','title':"Introduction",'content':"Introduction The OrangeCrab is an FPGA development board based around the Lattice ECP5 FPGA. The OrangeCrab features a direct USB connection to the FPGA and comes loaded with a DFU bootloader so you can get started without the need of an external programmer.\nThe OrangeCrab makes use of the logic inside the ECP5 to support DDR3L memory. In it\u0026rsquo;s minimal configuration this adds 128Mbytes of memory to the FPGA. Example gateware is provided that creates a System-On-Chip inside the FPGA with this RAM memory mapped.\nTechnical details Here are the main details for the OrangeCrab\n Lattice ECP5 25 (With limited support for 45/85 variants) DDR3L Memory upto 1Gbit (64Mbit x16) Micro USB connection Full-speed (12Mbit) USB direct connection to FPGA Battery charger, with charge indicator LED Reset Button 16Mbit QSPI FLASH Memory (Bitstream + User storage) 4bit MicroSD socket 48MHz Oscillator (Used by USB system) ATSAMD10/11 Co-processor planned mainly for the ADC/DAC Spare 3.3V I/O\u0026rsquo;s broken out onto a 30pin low profile connector  7 diff pairs 1 single ended only    Photos "});index.add({'id':3,'href':'/OrangeCrab/r0.2/','title':"Introduction",'content':"Introduction The OrangeCrab is an FPGA development board based around the Lattice ECP5 FPGA. The OrangeCrab features a direct USB connection to the FPGA and comes loaded with a DFU bootloader so you can get started without the need of an external programmer.\nThe OrangeCrab makes use of the logic inside the ECP5 to support DDR3L memory. In it\u0026rsquo;s minimal configuration this adds 128Mbytes of memory to the FPGA. Example gateware is provided that creates a System-On-Chip inside the FPGA with this RAM memory mapped.\nTechnical details Here are the main details for the OrangeCrab\n Lattice ECP5 25/45/85 variants (5G supported, but no SERDES routed) DDR3L Memory upto 8Gbit (512Mbit x16) Micro USB connection Full-speed (12Mbit) USB direct connection to FPGA 20 I/O pins (6 analog capable) Battery charger, with charge indicator LED User Button 128Mbit QSPI FLASH Memory (Bitstream + User storage) 4bit MicroSD socket 48MHz Oscillator (Used by USB system) ADC/DAC pins use an analog Mux + SAR controlled by FPGA  Photos "});index.add({'id':4,'href':'/OrangeCrab/','title':"OrangeCrab Docs",'content':""});index.add({'id':5,'href':'/OrangeCrab/r0.1/docs/overview/','title':"Overview",'content':"Overview "});index.add({'id':6,'href':'/OrangeCrab/r0.2/docs/overview/','title':"Overview",'content':"Overview "});index.add({'id':7,'href':'/OrangeCrab/r0.1/docs/pinout/','title':"Pinout",'content':"Pinout "});index.add({'id':8,'href':'/OrangeCrab/r0.2/docs/pinout/','title':"Pinout",'content':"Pinout (Work in Progress) "});})();