# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "G:/vivado/2025.2/Vivado/data/rsb/busdef" \
"../../../../UART_RX.srcs/sources_1/new/uart_byte_rx.v" \
"../../../../UART_RX.srcs/sim_1/new/uart_byte_rx_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
