
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//aarch64-unknown-linux-gnu-gcc-ar_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	4014a0 <strsignal@plt+0x60>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <memcpy@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 414000 <strsignal@plt+0x12bc0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <memcpy@plt>:
  401130:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <execvp@plt>:
  401140:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <calloc@plt>:
  401150:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <execv@plt>:
  401160:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <pipe@plt>:
  401170:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <dup2@plt>:
  401180:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fprintf@plt>:
  4011a0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <waitpid@plt>:
  4011b0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fclose@plt>:
  4011d0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <sleep@plt>:
  4011e0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <pipe2@plt>:
  4011f0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <wait4@plt>:
  401200:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <free@plt>:
  401210:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <memset@plt>:
  401220:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <strdup@plt>:
  401230:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <realloc@plt>:
  401240:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <access@plt>:
  401260:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <read@plt>:
  401270:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <strerror@plt>:
  401280:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <mkstemps@plt>:
  401290:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strcpy@plt>:
  4012a0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <sprintf@plt>:
  4012b0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <remove@plt>:
  4012c0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <__libc_start_main@plt>:
  4012d0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <strncmp@plt>:
  4012e0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strncpy@plt>:
  4012f0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <sbrk@plt>:
  401300:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <kill@plt>:
  401310:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <memmove@plt>:
  401320:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <__errno_location@plt>:
  401330:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fopen@plt>:
  401340:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <close@plt>:
  401350:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <__xstat@plt>:
  401370:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <write@plt>:
  401380:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <malloc@plt>:
  401390:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <vfork@plt>:
  4013a0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <abort@plt>:
  4013b0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <getenv@plt>:
  4013c0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fwrite@plt>:
  4013e0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fdopen@plt>:
  4013f0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <realpath@plt>:
  401400:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <fcntl@plt>:
  401410:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401424:	ldr	x17, [x16, #376]
  401428:	add	x16, x16, #0x178
  40142c:	br	x17

0000000000401430 <strcat@plt>:
  401430:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401434:	ldr	x17, [x16, #384]
  401438:	add	x16, x16, #0x180
  40143c:	br	x17

0000000000401440 <strsignal@plt>:
  401440:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401444:	ldr	x17, [x16, #392]
  401448:	add	x16, x16, #0x188
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	mov	x29, #0x0                   	// #0
  401454:	mov	x30, #0x0                   	// #0
  401458:	mov	x5, x0
  40145c:	ldr	x1, [sp]
  401460:	add	x2, sp, #0x8
  401464:	mov	x6, sp
  401468:	movz	x0, #0x0, lsl #48
  40146c:	movk	x0, #0x0, lsl #32
  401470:	movk	x0, #0x40, lsl #16
  401474:	movk	x0, #0x155c
  401478:	movz	x3, #0x0, lsl #48
  40147c:	movk	x3, #0x0, lsl #32
  401480:	movk	x3, #0x40, lsl #16
  401484:	movk	x3, #0x41a0
  401488:	movz	x4, #0x0, lsl #48
  40148c:	movk	x4, #0x0, lsl #32
  401490:	movk	x4, #0x40, lsl #16
  401494:	movk	x4, #0x4220
  401498:	bl	4012d0 <__libc_start_main@plt>
  40149c:	bl	4013b0 <abort@plt>
  4014a0:	adrp	x0, 414000 <strsignal@plt+0x12bc0>
  4014a4:	ldr	x0, [x0, #4064]
  4014a8:	cbz	x0, 4014b0 <strsignal@plt+0x70>
  4014ac:	b	401420 <__gmon_start__@plt>
  4014b0:	ret
  4014b4:	nop
  4014b8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4014bc:	add	x0, x0, #0x1a8
  4014c0:	adrp	x1, 415000 <strsignal@plt+0x13bc0>
  4014c4:	add	x1, x1, #0x1a8
  4014c8:	cmp	x1, x0
  4014cc:	b.eq	4014e4 <strsignal@plt+0xa4>  // b.none
  4014d0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4014d4:	ldr	x1, [x1, #592]
  4014d8:	cbz	x1, 4014e4 <strsignal@plt+0xa4>
  4014dc:	mov	x16, x1
  4014e0:	br	x16
  4014e4:	ret
  4014e8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4014ec:	add	x0, x0, #0x1a8
  4014f0:	adrp	x1, 415000 <strsignal@plt+0x13bc0>
  4014f4:	add	x1, x1, #0x1a8
  4014f8:	sub	x1, x1, x0
  4014fc:	lsr	x2, x1, #63
  401500:	add	x1, x2, x1, asr #3
  401504:	cmp	xzr, x1, asr #1
  401508:	asr	x1, x1, #1
  40150c:	b.eq	401524 <strsignal@plt+0xe4>  // b.none
  401510:	adrp	x2, 404000 <strsignal@plt+0x2bc0>
  401514:	ldr	x2, [x2, #600]
  401518:	cbz	x2, 401524 <strsignal@plt+0xe4>
  40151c:	mov	x16, x2
  401520:	br	x16
  401524:	ret
  401528:	stp	x29, x30, [sp, #-32]!
  40152c:	mov	x29, sp
  401530:	str	x19, [sp, #16]
  401534:	adrp	x19, 415000 <strsignal@plt+0x13bc0>
  401538:	ldrb	w0, [x19, #440]
  40153c:	cbnz	w0, 40154c <strsignal@plt+0x10c>
  401540:	bl	4014b8 <strsignal@plt+0x78>
  401544:	mov	w0, #0x1                   	// #1
  401548:	strb	w0, [x19, #440]
  40154c:	ldr	x19, [sp, #16]
  401550:	ldp	x29, x30, [sp], #32
  401554:	ret
  401558:	b	4014e8 <strsignal@plt+0xa8>
  40155c:	stp	x29, x30, [sp, #-80]!
  401560:	str	x25, [sp, #16]
  401564:	stp	x24, x23, [sp, #32]
  401568:	stp	x22, x21, [sp, #48]
  40156c:	stp	x20, x19, [sp, #64]
  401570:	mov	x29, sp
  401574:	ldr	x8, [x1]
  401578:	mov	w21, w0
  40157c:	mov	x19, x1
  401580:	mov	x0, x8
  401584:	bl	4018c8 <strsignal@plt+0x488>
  401588:	cmp	w21, #0x0
  40158c:	mov	w24, w21
  401590:	b.le	401678 <strsignal@plt+0x238>
  401594:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401598:	mov	x25, xzr
  40159c:	add	x22, x22, #0x260
  4015a0:	ldr	x20, [x19, x25, lsl #3]
  4015a4:	mov	w2, #0x2                   	// #2
  4015a8:	mov	x1, x22
  4015ac:	mov	x0, x20
  4015b0:	bl	4012e0 <strncmp@plt>
  4015b4:	cbz	w0, 4015c8 <strsignal@plt+0x188>
  4015b8:	add	x25, x25, #0x1
  4015bc:	cmp	x24, x25
  4015c0:	b.ne	4015a0 <strsignal@plt+0x160>  // b.any
  4015c4:	b	401678 <strsignal@plt+0x238>
  4015c8:	add	x22, x19, x25, lsl #3
  4015cc:	sub	w8, w24, w25
  4015d0:	add	x23, x22, #0x8
  4015d4:	add	w8, w8, #0x1
  4015d8:	sbfiz	x2, x8, #3, #32
  4015dc:	mov	x0, x22
  4015e0:	mov	x1, x23
  4015e4:	bl	401320 <memmove@plt>
  4015e8:	ldrb	w8, [x20, #2]!
  4015ec:	cbz	w8, 4015f8 <strsignal@plt+0x1b8>
  4015f0:	sub	w24, w21, #0x1
  4015f4:	b	401618 <strsignal@plt+0x1d8>
  4015f8:	ldr	x20, [x19, x25, lsl #3]
  4015fc:	cbz	x20, 4018a4 <strsignal@plt+0x464>
  401600:	sub	w8, w24, w25
  401604:	sbfiz	x2, x8, #3, #32
  401608:	mov	x0, x22
  40160c:	mov	x1, x23
  401610:	bl	401320 <memmove@plt>
  401614:	sub	w24, w21, #0x2
  401618:	mov	x0, x20
  40161c:	bl	401190 <strlen@plt>
  401620:	sub	x8, x0, #0x1
  401624:	cmp	x0, #0x0
  401628:	csel	x8, xzr, x8, eq  // eq = none
  40162c:	cmp	x8, #0x1
  401630:	b.lt	401658 <strsignal@plt+0x218>  // b.tstop
  401634:	ldrb	w8, [x20, x8]
  401638:	cmp	w8, #0x2f
  40163c:	b.eq	401658 <strsignal@plt+0x218>  // b.none
  401640:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401644:	add	x1, x1, #0x37e
  401648:	mov	x0, x20
  40164c:	mov	x2, xzr
  401650:	bl	402058 <strsignal@plt+0xc18>
  401654:	mov	x20, x0
  401658:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40165c:	add	x0, x0, #0x1c0
  401660:	mov	x1, x20
  401664:	bl	401c5c <strsignal@plt+0x81c>
  401668:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40166c:	add	x0, x0, #0x1d8
  401670:	mov	x1, x20
  401674:	bl	401c5c <strsignal@plt+0x81c>
  401678:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40167c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401680:	add	x0, x0, #0x1d8
  401684:	add	x1, x1, #0x28f
  401688:	mov	w2, #0x4                   	// #4
  40168c:	bl	401a18 <strsignal@plt+0x5d8>
  401690:	cbz	x0, 40185c <strsignal@plt+0x41c>
  401694:	mov	x22, x0
  401698:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40169c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4016a0:	add	x0, x0, #0x1d8
  4016a4:	add	x1, x1, #0x345
  4016a8:	mov	w2, #0x1                   	// #1
  4016ac:	bl	401a18 <strsignal@plt+0x5d8>
  4016b0:	mov	x20, x0
  4016b4:	cbnz	x0, 4016d8 <strsignal@plt+0x298>
  4016b8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4016bc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4016c0:	add	x0, x0, #0x1c0
  4016c4:	add	x1, x1, #0x345
  4016c8:	mov	w2, #0x1                   	// #1
  4016cc:	bl	401a18 <strsignal@plt+0x5d8>
  4016d0:	mov	x20, x0
  4016d4:	cbz	x0, 40187c <strsignal@plt+0x43c>
  4016d8:	add	w8, w24, #0x4
  4016dc:	sxtw	x0, w8
  4016e0:	mov	w1, #0x8                   	// #8
  4016e4:	bl	403088 <strsignal@plt+0x1c48>
  4016e8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4016ec:	add	x8, x8, #0x2da
  4016f0:	stp	x20, x8, [x0]
  4016f4:	str	x22, [x0, #16]
  4016f8:	ldr	x1, [x19, #8]
  4016fc:	mov	x21, x0
  401700:	cbz	x1, 401724 <strsignal@plt+0x2e4>
  401704:	ldrb	w8, [x1]
  401708:	cmp	w8, #0x2d
  40170c:	b.eq	401724 <strsignal@plt+0x2e4>  // b.none
  401710:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401714:	add	x0, x0, #0x2e6
  401718:	mov	x2, xzr
  40171c:	bl	402058 <strsignal@plt+0xc18>
  401720:	str	x0, [x19, #8]
  401724:	cmp	w24, #0x2
  401728:	b.lt	40175c <strsignal@plt+0x31c>  // b.tstop
  40172c:	sub	w8, w24, #0x1
  401730:	add	x0, x21, #0x18
  401734:	add	x1, x19, #0x8
  401738:	lsl	x2, x8, #3
  40173c:	mov	w22, w24
  401740:	bl	401130 <memcpy@plt>
  401744:	mov	w8, #0x1                   	// #1
  401748:	add	x8, x8, #0x1
  40174c:	cmp	x22, x8
  401750:	b.ne	401748 <strsignal@plt+0x308>  // b.any
  401754:	add	w8, w8, #0x2
  401758:	b	401760 <strsignal@plt+0x320>
  40175c:	mov	w8, #0x3                   	// #3
  401760:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401764:	add	x0, x0, #0x2e3
  401768:	mov	x1, x20
  40176c:	mov	x2, xzr
  401770:	str	xzr, [x21, x8, lsl #3]
  401774:	bl	402058 <strsignal@plt+0xc18>
  401778:	mov	x3, x0
  40177c:	add	x6, x29, #0x1c
  401780:	add	x7, x29, #0x18
  401784:	mov	w0, #0x3                   	// #3
  401788:	mov	x1, x20
  40178c:	mov	x2, x21
  401790:	mov	x4, xzr
  401794:	mov	x5, xzr
  401798:	bl	402808 <strsignal@plt+0x13c8>
  40179c:	cbnz	x0, 4017f0 <strsignal@plt+0x3b0>
  4017a0:	ldr	w8, [x29, #28]
  4017a4:	cbz	w8, 4017cc <strsignal@plt+0x38c>
  4017a8:	and	w19, w8, #0x7f
  4017ac:	mov	w9, #0x1000000             	// #16777216
  4017b0:	add	w9, w9, w19, lsl #24
  4017b4:	mov	w10, #0x2000000             	// #33554432
  4017b8:	cmp	w9, w10
  4017bc:	b.ge	401810 <strsignal@plt+0x3d0>  // b.tcont
  4017c0:	cbz	w19, 4017d4 <strsignal@plt+0x394>
  4017c4:	mov	w0, #0x1                   	// #1
  4017c8:	b	4017d8 <strsignal@plt+0x398>
  4017cc:	mov	w0, wzr
  4017d0:	b	4017d8 <strsignal@plt+0x398>
  4017d4:	ubfx	w0, w8, #8, #8
  4017d8:	ldp	x20, x19, [sp, #64]
  4017dc:	ldp	x22, x21, [sp, #48]
  4017e0:	ldp	x24, x23, [sp, #32]
  4017e4:	ldr	x25, [sp, #16]
  4017e8:	ldp	x29, x30, [sp], #80
  4017ec:	ret
  4017f0:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  4017f4:	mov	x3, x0
  4017f8:	ldr	x0, [x8, #432]
  4017fc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401800:	add	x1, x1, #0x2e8
  401804:	mov	x2, x20
  401808:	bl	4011a0 <fprintf@plt>
  40180c:	b	4017c4 <strsignal@plt+0x384>
  401810:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401814:	ldr	x21, [x8, #432]
  401818:	mov	w0, w19
  40181c:	bl	401440 <strsignal@plt>
  401820:	ldr	w8, [x29, #28]
  401824:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  401828:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  40182c:	add	x9, x9, #0x323
  401830:	add	x10, x10, #0x45d
  401834:	tst	w8, #0x80
  401838:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40183c:	mov	x4, x0
  401840:	csel	x5, x10, x9, eq  // eq = none
  401844:	add	x1, x1, #0x2fe
  401848:	mov	x0, x21
  40184c:	mov	x2, x20
  401850:	mov	w3, w19
  401854:	bl	4011a0 <fprintf@plt>
  401858:	b	4017c4 <strsignal@plt+0x384>
  40185c:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401860:	ldr	x0, [x8, #432]
  401864:	ldr	x2, [x19]
  401868:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40186c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  401870:	add	x1, x1, #0x2a0
  401874:	add	x3, x3, #0x28f
  401878:	b	401898 <strsignal@plt+0x458>
  40187c:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401880:	ldr	x0, [x8, #432]
  401884:	ldr	x2, [x19]
  401888:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40188c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  401890:	add	x1, x1, #0x2bd
  401894:	add	x3, x3, #0x345
  401898:	bl	4011a0 <fprintf@plt>
  40189c:	mov	w0, #0x1                   	// #1
  4018a0:	bl	4013d0 <exit@plt>
  4018a4:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  4018a8:	ldr	x3, [x8, #432]
  4018ac:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4018b0:	add	x0, x0, #0x263
  4018b4:	mov	w1, #0x2b                  	// #43
  4018b8:	mov	w2, #0x1                   	// #1
  4018bc:	bl	4013e0 <fwrite@plt>
  4018c0:	mov	w0, #0x1                   	// #1
  4018c4:	bl	4013d0 <exit@plt>
  4018c8:	stp	x29, x30, [sp, #-64]!
  4018cc:	str	x23, [sp, #16]
  4018d0:	stp	x22, x21, [sp, #32]
  4018d4:	stp	x20, x19, [sp, #48]
  4018d8:	mov	x29, sp
  4018dc:	mov	x19, x0
  4018e0:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4018e4:	add	x0, x0, #0x331
  4018e8:	bl	4013c0 <getenv@plt>
  4018ec:	cbz	x0, 401904 <strsignal@plt+0x4c4>
  4018f0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4018f4:	add	x1, x1, #0x341
  4018f8:	mov	x2, xzr
  4018fc:	bl	402058 <strsignal@plt+0xc18>
  401900:	mov	x19, x0
  401904:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  401908:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  40190c:	add	x20, x20, #0x380
  401910:	add	x21, x21, #0x38a
  401914:	mov	x0, x19
  401918:	mov	x1, x20
  40191c:	mov	x2, x21
  401920:	bl	4021e4 <strsignal@plt+0xda4>
  401924:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401928:	cmp	x0, #0x0
  40192c:	add	x22, x22, #0x398
  401930:	csel	x21, x21, x0, eq  // eq = none
  401934:	mov	x0, x19
  401938:	mov	x1, x20
  40193c:	mov	x2, x22
  401940:	bl	4021e4 <strsignal@plt+0xda4>
  401944:	cmp	x0, #0x0
  401948:	csel	x19, x22, x0, eq  // eq = none
  40194c:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  401950:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401954:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401958:	add	x20, x20, #0x355
  40195c:	add	x22, x22, #0x3aa
  401960:	add	x0, x0, #0x348
  401964:	mov	x1, x20
  401968:	mov	x2, x22
  40196c:	mov	x3, xzr
  401970:	bl	402058 <strsignal@plt+0xc18>
  401974:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  401978:	add	x23, x23, #0x36f
  40197c:	mov	x5, x0
  401980:	mov	x0, x21
  401984:	mov	x1, x20
  401988:	mov	x2, x22
  40198c:	mov	x3, x23
  401990:	mov	x4, x22
  401994:	mov	x6, xzr
  401998:	bl	402058 <strsignal@plt+0xc18>
  40199c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4019a0:	add	x1, x1, #0x375
  4019a4:	mov	x2, xzr
  4019a8:	bl	402058 <strsignal@plt+0xc18>
  4019ac:	adrp	x21, 415000 <strsignal@plt+0x13bc0>
  4019b0:	add	x21, x21, #0x1d8
  4019b4:	mov	x1, x21
  4019b8:	bl	401ca0 <strsignal@plt+0x860>
  4019bc:	mov	x0, x19
  4019c0:	mov	x1, x20
  4019c4:	mov	x2, x22
  4019c8:	mov	x3, x23
  4019cc:	mov	x4, x22
  4019d0:	mov	x5, xzr
  4019d4:	bl	402058 <strsignal@plt+0xc18>
  4019d8:	mov	x1, x21
  4019dc:	bl	401ca0 <strsignal@plt+0x860>
  4019e0:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4019e4:	adrp	x1, 415000 <strsignal@plt+0x13bc0>
  4019e8:	add	x0, x0, #0x379
  4019ec:	add	x1, x1, #0x1c0
  4019f0:	bl	401c74 <strsignal@plt+0x834>
  4019f4:	ldp	x20, x19, [sp, #48]
  4019f8:	ldp	x22, x21, [sp, #32]
  4019fc:	ldr	x23, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #64
  401a04:	ret
  401a08:	and	w8, w0, #0x1
  401a0c:	adrp	x9, 415000 <strsignal@plt+0x13bc0>
  401a10:	strb	w8, [x9, #496]
  401a14:	ret
  401a18:	sub	sp, sp, #0xc0
  401a1c:	stp	x29, x30, [sp, #128]
  401a20:	stp	x24, x23, [sp, #144]
  401a24:	stp	x22, x21, [sp, #160]
  401a28:	stp	x20, x19, [sp, #176]
  401a2c:	add	x29, sp, #0x80
  401a30:	ldr	w19, [x0, #8]
  401a34:	mov	x20, x0
  401a38:	mov	x0, x1
  401a3c:	mov	w22, w2
  401a40:	mov	x21, x1
  401a44:	bl	401190 <strlen@plt>
  401a48:	adrp	x23, 415000 <strsignal@plt+0x13bc0>
  401a4c:	ldrb	w8, [x23, #496]
  401a50:	add	w9, w19, w0
  401a54:	add	w19, w9, #0x1
  401a58:	cbnz	w8, 401b64 <strsignal@plt+0x724>
  401a5c:	sxtw	x0, w19
  401a60:	bl	403054 <strsignal@plt+0x1c14>
  401a64:	ldrb	w8, [x21]
  401a68:	mov	x19, x0
  401a6c:	cmp	w8, #0x2f
  401a70:	b.ne	401aac <strsignal@plt+0x66c>  // b.any
  401a74:	mov	x0, x21
  401a78:	mov	w1, w22
  401a7c:	bl	401260 <access@plt>
  401a80:	cbz	w0, 401b34 <strsignal@plt+0x6f4>
  401a84:	ldrb	w8, [x23, #496]
  401a88:	cbz	w8, 401b14 <strsignal@plt+0x6d4>
  401a8c:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401a90:	ldr	x3, [x8, #432]
  401a94:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401a98:	add	x0, x0, #0x3d8
  401a9c:	mov	w1, #0x29                  	// #41
  401aa0:	mov	w2, #0x1                   	// #1
  401aa4:	bl	4013e0 <fwrite@plt>
  401aa8:	b	401b14 <strsignal@plt+0x6d4>
  401aac:	ldr	x24, [x20]
  401ab0:	cbz	x24, 401b14 <strsignal@plt+0x6d4>
  401ab4:	ldr	x1, [x24]
  401ab8:	mov	x0, x19
  401abc:	bl	4012a0 <strcpy@plt>
  401ac0:	mov	x1, x21
  401ac4:	bl	401430 <strcat@plt>
  401ac8:	mov	x1, sp
  401acc:	bl	404228 <strsignal@plt+0x2de8>
  401ad0:	tbnz	w0, #31, 401af4 <strsignal@plt+0x6b4>
  401ad4:	ldr	w8, [sp, #16]
  401ad8:	and	w8, w8, #0xf000
  401adc:	cmp	w8, #0x4, lsl #12
  401ae0:	b.eq	401af4 <strsignal@plt+0x6b4>  // b.none
  401ae4:	mov	x0, x19
  401ae8:	mov	w1, w22
  401aec:	bl	401260 <access@plt>
  401af0:	cbz	w0, 401b08 <strsignal@plt+0x6c8>
  401af4:	mov	w8, #0x1                   	// #1
  401af8:	tbz	w8, #0, 401b48 <strsignal@plt+0x708>
  401afc:	ldr	x24, [x24, #8]
  401b00:	cbnz	x24, 401ab4 <strsignal@plt+0x674>
  401b04:	b	401b14 <strsignal@plt+0x6d4>
  401b08:	mov	w8, wzr
  401b0c:	tbnz	w8, #0, 401afc <strsignal@plt+0x6bc>
  401b10:	b	401b48 <strsignal@plt+0x708>
  401b14:	ldrb	w8, [x23, #496]
  401b18:	cbz	w8, 401b24 <strsignal@plt+0x6e4>
  401b1c:	ldr	x8, [x20]
  401b20:	cbz	x8, 401b80 <strsignal@plt+0x740>
  401b24:	mov	x0, x19
  401b28:	bl	401210 <free@plt>
  401b2c:	mov	x19, xzr
  401b30:	b	401b48 <strsignal@plt+0x708>
  401b34:	mov	x0, x19
  401b38:	mov	x1, x21
  401b3c:	bl	4012a0 <strcpy@plt>
  401b40:	ldrb	w8, [x23, #496]
  401b44:	cbnz	w8, 401ba0 <strsignal@plt+0x760>
  401b48:	mov	x0, x19
  401b4c:	ldp	x20, x19, [sp, #176]
  401b50:	ldp	x22, x21, [sp, #160]
  401b54:	ldp	x24, x23, [sp, #144]
  401b58:	ldp	x29, x30, [sp, #128]
  401b5c:	add	sp, sp, #0xc0
  401b60:	ret
  401b64:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401b68:	ldr	x0, [x8, #432]
  401b6c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401b70:	add	x1, x1, #0x3ac
  401b74:	mov	x2, x21
  401b78:	bl	4011a0 <fprintf@plt>
  401b7c:	b	401a5c <strsignal@plt+0x61c>
  401b80:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401b84:	ldr	x3, [x8, #432]
  401b88:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b8c:	add	x0, x0, #0x402
  401b90:	mov	w1, #0x26                  	// #38
  401b94:	mov	w2, #0x1                   	// #1
  401b98:	bl	4013e0 <fwrite@plt>
  401b9c:	b	401b24 <strsignal@plt+0x6e4>
  401ba0:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401ba4:	ldr	x3, [x8, #432]
  401ba8:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401bac:	add	x0, x0, #0x3be
  401bb0:	mov	w1, #0x19                  	// #25
  401bb4:	mov	w2, #0x1                   	// #1
  401bb8:	bl	4013e0 <fwrite@plt>
  401bbc:	b	401b48 <strsignal@plt+0x708>
  401bc0:	stp	x29, x30, [sp, #-48]!
  401bc4:	str	x21, [sp, #16]
  401bc8:	stp	x20, x19, [sp, #32]
  401bcc:	mov	x29, sp
  401bd0:	ldr	x8, [x0]
  401bd4:	mov	x19, x1
  401bd8:	mov	x20, x0
  401bdc:	mov	x21, x0
  401be0:	cbz	x8, 401bf8 <strsignal@plt+0x7b8>
  401be4:	tbnz	w2, #0, 401bf8 <strsignal@plt+0x7b8>
  401be8:	mov	x9, x8
  401bec:	ldr	x8, [x8, #8]
  401bf0:	cbnz	x8, 401be8 <strsignal@plt+0x7a8>
  401bf4:	add	x21, x9, #0x8
  401bf8:	mov	x0, x19
  401bfc:	bl	401190 <strlen@plt>
  401c00:	ldr	w8, [x20, #8]
  401c04:	cmp	w8, w0
  401c08:	b.ge	401c10 <strsignal@plt+0x7d0>  // b.tcont
  401c0c:	str	w0, [x20, #8]
  401c10:	mov	w0, #0x10                  	// #16
  401c14:	bl	403054 <strsignal@plt+0x1c14>
  401c18:	mov	x20, x0
  401c1c:	mov	x0, x19
  401c20:	bl	40311c <strsignal@plt+0x1cdc>
  401c24:	str	x0, [x20]
  401c28:	ldr	x8, [x21]
  401c2c:	str	x8, [x20, #8]
  401c30:	str	x20, [x21]
  401c34:	ldp	x20, x19, [sp, #32]
  401c38:	ldr	x21, [sp, #16]
  401c3c:	ldp	x29, x30, [sp], #48
  401c40:	ret
  401c44:	stp	x29, x30, [sp, #-16]!
  401c48:	mov	x29, sp
  401c4c:	mov	w2, wzr
  401c50:	bl	401bc0 <strsignal@plt+0x780>
  401c54:	ldp	x29, x30, [sp], #16
  401c58:	ret
  401c5c:	stp	x29, x30, [sp, #-16]!
  401c60:	mov	x29, sp
  401c64:	mov	w2, #0x1                   	// #1
  401c68:	bl	401bc0 <strsignal@plt+0x780>
  401c6c:	ldp	x29, x30, [sp], #16
  401c70:	ret
  401c74:	stp	x29, x30, [sp, #-32]!
  401c78:	str	x19, [sp, #16]
  401c7c:	mov	x29, sp
  401c80:	mov	x19, x1
  401c84:	bl	4013c0 <getenv@plt>
  401c88:	cbz	x0, 401c94 <strsignal@plt+0x854>
  401c8c:	mov	x1, x19
  401c90:	bl	401ca0 <strsignal@plt+0x860>
  401c94:	ldr	x19, [sp, #16]
  401c98:	ldp	x29, x30, [sp], #32
  401c9c:	ret
  401ca0:	stp	x29, x30, [sp, #-96]!
  401ca4:	str	x27, [sp, #16]
  401ca8:	stp	x26, x25, [sp, #32]
  401cac:	stp	x24, x23, [sp, #48]
  401cb0:	stp	x22, x21, [sp, #64]
  401cb4:	stp	x20, x19, [sp, #80]
  401cb8:	mov	x29, sp
  401cbc:	mov	x19, x1
  401cc0:	mov	x20, x0
  401cc4:	bl	401190 <strlen@plt>
  401cc8:	add	x0, x0, #0x3
  401ccc:	bl	403054 <strsignal@plt+0x1c14>
  401cd0:	adrp	x24, 415000 <strsignal@plt+0x13bc0>
  401cd4:	ldrb	w8, [x24, #496]
  401cd8:	mov	x21, x0
  401cdc:	adrp	x25, 415000 <strsignal@plt+0x13bc0>
  401ce0:	cbnz	w8, 401db8 <strsignal@plt+0x978>
  401ce4:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401ce8:	mov	w26, #0x2f2e                	// #12078
  401cec:	add	x22, x22, #0x45e
  401cf0:	mov	w27, #0x2f                  	// #47
  401cf4:	mov	x23, xzr
  401cf8:	ldrb	w8, [x20, x23]
  401cfc:	cmp	w8, #0x3a
  401d00:	b.eq	401d10 <strsignal@plt+0x8d0>  // b.none
  401d04:	cbz	w8, 401d10 <strsignal@plt+0x8d0>
  401d08:	add	x23, x23, #0x1
  401d0c:	b	401cf8 <strsignal@plt+0x8b8>
  401d10:	mov	x0, x21
  401d14:	mov	x1, x20
  401d18:	mov	x2, x23
  401d1c:	bl	4012f0 <strncpy@plt>
  401d20:	cbz	x23, 401d44 <strsignal@plt+0x904>
  401d24:	add	x8, x20, x23
  401d28:	ldurb	w8, [x8, #-1]
  401d2c:	cmp	w8, #0x2f
  401d30:	b.ne	401d74 <strsignal@plt+0x934>  // b.any
  401d34:	strb	wzr, [x21, x23]
  401d38:	ldrb	w8, [x24, #496]
  401d3c:	cbz	w8, 401d54 <strsignal@plt+0x914>
  401d40:	b	401d80 <strsignal@plt+0x940>
  401d44:	strb	wzr, [x21, #2]
  401d48:	strh	w26, [x21]
  401d4c:	ldrb	w8, [x24, #496]
  401d50:	cbnz	w8, 401d80 <strsignal@plt+0x940>
  401d54:	mov	x0, x19
  401d58:	mov	x1, x21
  401d5c:	bl	401c44 <strsignal@plt+0x804>
  401d60:	ldrb	w8, [x20, x23]
  401d64:	cbz	w8, 401d94 <strsignal@plt+0x954>
  401d68:	add	x8, x20, x23
  401d6c:	add	x20, x8, #0x1
  401d70:	b	401cf4 <strsignal@plt+0x8b4>
  401d74:	strh	w27, [x21, x23]
  401d78:	ldrb	w8, [x24, #496]
  401d7c:	cbz	w8, 401d54 <strsignal@plt+0x914>
  401d80:	ldr	x0, [x25, #432]
  401d84:	mov	x1, x22
  401d88:	mov	x2, x21
  401d8c:	bl	4011a0 <fprintf@plt>
  401d90:	b	401d54 <strsignal@plt+0x914>
  401d94:	mov	x0, x21
  401d98:	bl	401210 <free@plt>
  401d9c:	ldp	x20, x19, [sp, #80]
  401da0:	ldp	x22, x21, [sp, #64]
  401da4:	ldp	x24, x23, [sp, #48]
  401da8:	ldp	x26, x25, [sp, #32]
  401dac:	ldr	x27, [sp, #16]
  401db0:	ldp	x29, x30, [sp], #96
  401db4:	ret
  401db8:	ldr	x0, [x25, #432]
  401dbc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401dc0:	add	x1, x1, #0x429
  401dc4:	mov	w3, #0x3a                  	// #58
  401dc8:	mov	x2, x20
  401dcc:	bl	4011a0 <fprintf@plt>
  401dd0:	b	401ce4 <strsignal@plt+0x8a4>
  401dd4:	sub	sp, sp, #0x120
  401dd8:	stp	x29, x30, [sp, #256]
  401ddc:	add	x29, sp, #0x100
  401de0:	mov	x8, #0xffffffffffffffc8    	// #-56
  401de4:	mov	x9, sp
  401de8:	sub	x10, x29, #0x78
  401dec:	movk	x8, #0xff80, lsl #32
  401df0:	add	x11, x29, #0x20
  401df4:	add	x9, x9, #0x80
  401df8:	add	x10, x10, #0x38
  401dfc:	stp	x9, x8, [x29, #-16]
  401e00:	stp	x11, x10, [x29, #-32]
  401e04:	stp	x1, x2, [x29, #-120]
  401e08:	stp	x3, x4, [x29, #-104]
  401e0c:	stp	x5, x6, [x29, #-88]
  401e10:	stur	x7, [x29, #-72]
  401e14:	stp	q0, q1, [sp]
  401e18:	ldp	q0, q1, [x29, #-32]
  401e1c:	sub	x1, x29, #0x40
  401e20:	str	x28, [sp, #272]
  401e24:	stp	q2, q3, [sp, #32]
  401e28:	stp	q4, q5, [sp, #64]
  401e2c:	stp	q6, q7, [sp, #96]
  401e30:	stp	q0, q1, [x29, #-64]
  401e34:	bl	401e48 <strsignal@plt+0xa08>
  401e38:	ldr	x28, [sp, #272]
  401e3c:	ldp	x29, x30, [sp, #256]
  401e40:	add	sp, sp, #0x120
  401e44:	ret
  401e48:	stp	x29, x30, [sp, #-32]!
  401e4c:	stp	x20, x19, [sp, #16]
  401e50:	mov	x29, sp
  401e54:	cbz	x0, 401eac <strsignal@plt+0xa6c>
  401e58:	mov	x19, x1
  401e5c:	mov	x20, xzr
  401e60:	b	401e78 <strsignal@plt+0xa38>
  401e64:	ldr	x8, [x19]
  401e68:	add	x9, x8, #0x8
  401e6c:	str	x9, [x19]
  401e70:	ldr	x0, [x8]
  401e74:	cbz	x0, 401eb0 <strsignal@plt+0xa70>
  401e78:	bl	401190 <strlen@plt>
  401e7c:	ldrsw	x8, [x19, #24]
  401e80:	add	x20, x0, x20
  401e84:	tbz	w8, #31, 401e64 <strsignal@plt+0xa24>
  401e88:	add	w9, w8, #0x8
  401e8c:	cmp	w9, #0x0
  401e90:	str	w9, [x19, #24]
  401e94:	b.gt	401e64 <strsignal@plt+0xa24>
  401e98:	ldr	x9, [x19, #8]
  401e9c:	add	x8, x9, x8
  401ea0:	ldr	x0, [x8]
  401ea4:	cbnz	x0, 401e78 <strsignal@plt+0xa38>
  401ea8:	b	401eb0 <strsignal@plt+0xa70>
  401eac:	mov	x20, xzr
  401eb0:	mov	x0, x20
  401eb4:	ldp	x20, x19, [sp, #16]
  401eb8:	ldp	x29, x30, [sp], #32
  401ebc:	ret
  401ec0:	sub	sp, sp, #0x110
  401ec4:	stp	x29, x30, [sp, #240]
  401ec8:	add	x29, sp, #0xf0
  401ecc:	mov	x8, #0xffffffffffffffd0    	// #-48
  401ed0:	mov	x9, sp
  401ed4:	sub	x10, x29, #0x70
  401ed8:	movk	x8, #0xff80, lsl #32
  401edc:	add	x11, x29, #0x20
  401ee0:	add	x9, x9, #0x80
  401ee4:	add	x10, x10, #0x30
  401ee8:	stp	x9, x8, [x29, #-16]
  401eec:	stp	x11, x10, [x29, #-32]
  401ef0:	stp	x2, x3, [x29, #-112]
  401ef4:	stp	x4, x5, [x29, #-96]
  401ef8:	stp	x6, x7, [x29, #-80]
  401efc:	stp	q1, q2, [sp, #16]
  401f00:	str	q0, [sp]
  401f04:	ldp	q0, q1, [x29, #-32]
  401f08:	sub	x2, x29, #0x40
  401f0c:	stp	x28, x19, [sp, #256]
  401f10:	mov	x19, x0
  401f14:	stp	q3, q4, [sp, #48]
  401f18:	stp	q5, q6, [sp, #80]
  401f1c:	str	q7, [sp, #112]
  401f20:	stp	q0, q1, [x29, #-64]
  401f24:	bl	401f3c <strsignal@plt+0xafc>
  401f28:	mov	x0, x19
  401f2c:	ldp	x28, x19, [sp, #256]
  401f30:	ldp	x29, x30, [sp, #240]
  401f34:	add	sp, sp, #0x110
  401f38:	ret
  401f3c:	stp	x29, x30, [sp, #-48]!
  401f40:	stp	x20, x19, [sp, #32]
  401f44:	mov	x19, x0
  401f48:	stp	x22, x21, [sp, #16]
  401f4c:	mov	x29, sp
  401f50:	cbz	x1, 401fbc <strsignal@plt+0xb7c>
  401f54:	mov	x20, x2
  401f58:	mov	x21, x1
  401f5c:	b	401f74 <strsignal@plt+0xb34>
  401f60:	ldr	x8, [x20]
  401f64:	add	x9, x8, #0x8
  401f68:	str	x9, [x20]
  401f6c:	ldr	x21, [x8]
  401f70:	cbz	x21, 401fbc <strsignal@plt+0xb7c>
  401f74:	mov	x0, x21
  401f78:	bl	401190 <strlen@plt>
  401f7c:	mov	x22, x0
  401f80:	mov	x0, x19
  401f84:	mov	x1, x21
  401f88:	mov	x2, x22
  401f8c:	bl	401130 <memcpy@plt>
  401f90:	ldrsw	x8, [x20, #24]
  401f94:	add	x19, x19, x22
  401f98:	tbz	w8, #31, 401f60 <strsignal@plt+0xb20>
  401f9c:	add	w9, w8, #0x8
  401fa0:	cmp	w9, #0x0
  401fa4:	str	w9, [x20, #24]
  401fa8:	b.gt	401f60 <strsignal@plt+0xb20>
  401fac:	ldr	x9, [x20, #8]
  401fb0:	add	x8, x9, x8
  401fb4:	ldr	x21, [x8]
  401fb8:	cbnz	x21, 401f74 <strsignal@plt+0xb34>
  401fbc:	strb	wzr, [x19]
  401fc0:	ldp	x20, x19, [sp, #32]
  401fc4:	ldp	x22, x21, [sp, #16]
  401fc8:	ldp	x29, x30, [sp], #48
  401fcc:	ret
  401fd0:	sub	sp, sp, #0x120
  401fd4:	stp	x29, x30, [sp, #256]
  401fd8:	add	x29, sp, #0x100
  401fdc:	mov	x9, #0xffffffffffffffc8    	// #-56
  401fe0:	mov	x10, sp
  401fe4:	sub	x11, x29, #0x78
  401fe8:	movk	x9, #0xff80, lsl #32
  401fec:	add	x12, x29, #0x20
  401ff0:	add	x10, x10, #0x80
  401ff4:	add	x11, x11, #0x38
  401ff8:	stp	x28, x19, [sp, #272]
  401ffc:	adrp	x19, 415000 <strsignal@plt+0x13bc0>
  402000:	stp	x10, x9, [x29, #-16]
  402004:	stp	x12, x11, [x29, #-32]
  402008:	mov	x8, x0
  40200c:	stp	x1, x2, [x29, #-120]
  402010:	stp	x3, x4, [x29, #-104]
  402014:	stp	x5, x6, [x29, #-88]
  402018:	stur	x7, [x29, #-72]
  40201c:	stp	q0, q1, [sp]
  402020:	ldr	x0, [x19, #568]
  402024:	ldp	q0, q1, [x29, #-32]
  402028:	sub	x2, x29, #0x40
  40202c:	mov	x1, x8
  402030:	stp	q2, q3, [sp, #32]
  402034:	stp	q4, q5, [sp, #64]
  402038:	stp	q6, q7, [sp, #96]
  40203c:	stp	q0, q1, [x29, #-64]
  402040:	bl	401f3c <strsignal@plt+0xafc>
  402044:	ldr	x0, [x19, #568]
  402048:	ldp	x28, x19, [sp, #272]
  40204c:	ldp	x29, x30, [sp, #256]
  402050:	add	sp, sp, #0x120
  402054:	ret
  402058:	sub	sp, sp, #0x150
  40205c:	stp	x29, x30, [sp, #256]
  402060:	add	x29, sp, #0x100
  402064:	stp	x22, x21, [sp, #304]
  402068:	mov	x21, #0xffffffffffffffc8    	// #-56
  40206c:	mov	x8, sp
  402070:	sub	x9, x29, #0x78
  402074:	stp	x24, x23, [sp, #288]
  402078:	movk	x21, #0xff80, lsl #32
  40207c:	add	x22, x29, #0x50
  402080:	add	x23, x8, #0x80
  402084:	add	x24, x9, #0x38
  402088:	stp	x23, x21, [x29, #-16]
  40208c:	stp	x22, x24, [x29, #-32]
  402090:	stp	x1, x2, [x29, #-120]
  402094:	stp	x3, x4, [x29, #-104]
  402098:	stp	x5, x6, [x29, #-88]
  40209c:	stur	x7, [x29, #-72]
  4020a0:	stp	q0, q1, [sp]
  4020a4:	ldp	q0, q1, [x29, #-32]
  4020a8:	sub	x1, x29, #0x40
  4020ac:	str	x28, [sp, #272]
  4020b0:	stp	x20, x19, [sp, #320]
  4020b4:	mov	x19, x0
  4020b8:	stp	q2, q3, [sp, #32]
  4020bc:	stp	q4, q5, [sp, #64]
  4020c0:	stp	q6, q7, [sp, #96]
  4020c4:	stp	q0, q1, [x29, #-64]
  4020c8:	bl	401e48 <strsignal@plt+0xa08>
  4020cc:	add	x0, x0, #0x1
  4020d0:	bl	403054 <strsignal@plt+0x1c14>
  4020d4:	stp	x22, x24, [x29, #-32]
  4020d8:	stp	x23, x21, [x29, #-16]
  4020dc:	ldp	q0, q1, [x29, #-32]
  4020e0:	sub	x2, x29, #0x40
  4020e4:	mov	x1, x19
  4020e8:	mov	x20, x0
  4020ec:	stp	q0, q1, [x29, #-64]
  4020f0:	bl	401f3c <strsignal@plt+0xafc>
  4020f4:	mov	x0, x20
  4020f8:	ldp	x20, x19, [sp, #320]
  4020fc:	ldp	x22, x21, [sp, #304]
  402100:	ldp	x24, x23, [sp, #288]
  402104:	ldr	x28, [sp, #272]
  402108:	ldp	x29, x30, [sp, #256]
  40210c:	add	sp, sp, #0x150
  402110:	ret
  402114:	sub	sp, sp, #0x140
  402118:	stp	x29, x30, [sp, #240]
  40211c:	add	x29, sp, #0xf0
  402120:	stp	x22, x21, [sp, #288]
  402124:	mov	x22, #0xffffffffffffffd0    	// #-48
  402128:	mov	x8, sp
  40212c:	sub	x9, x29, #0x70
  402130:	stp	x28, x25, [sp, #256]
  402134:	stp	x24, x23, [sp, #272]
  402138:	movk	x22, #0xff80, lsl #32
  40213c:	add	x23, x29, #0x50
  402140:	add	x24, x8, #0x80
  402144:	add	x25, x9, #0x30
  402148:	stp	x24, x22, [x29, #-16]
  40214c:	stp	x23, x25, [x29, #-32]
  402150:	stp	x2, x3, [x29, #-112]
  402154:	stp	x4, x5, [x29, #-96]
  402158:	stp	x6, x7, [x29, #-80]
  40215c:	stp	q1, q2, [sp, #16]
  402160:	str	q0, [sp]
  402164:	ldp	q0, q1, [x29, #-32]
  402168:	mov	x21, x1
  40216c:	stp	x20, x19, [sp, #304]
  402170:	mov	x19, x0
  402174:	sub	x1, x29, #0x40
  402178:	mov	x0, x21
  40217c:	stp	q3, q4, [sp, #48]
  402180:	stp	q5, q6, [sp, #80]
  402184:	str	q7, [sp, #112]
  402188:	stp	q0, q1, [x29, #-64]
  40218c:	bl	401e48 <strsignal@plt+0xa08>
  402190:	add	x0, x0, #0x1
  402194:	bl	403054 <strsignal@plt+0x1c14>
  402198:	stp	x23, x25, [x29, #-32]
  40219c:	stp	x24, x22, [x29, #-16]
  4021a0:	ldp	q0, q1, [x29, #-32]
  4021a4:	sub	x2, x29, #0x40
  4021a8:	mov	x1, x21
  4021ac:	mov	x20, x0
  4021b0:	stp	q0, q1, [x29, #-64]
  4021b4:	bl	401f3c <strsignal@plt+0xafc>
  4021b8:	cbz	x19, 4021c4 <strsignal@plt+0xd84>
  4021bc:	mov	x0, x19
  4021c0:	bl	401210 <free@plt>
  4021c4:	mov	x0, x20
  4021c8:	ldp	x20, x19, [sp, #304]
  4021cc:	ldp	x22, x21, [sp, #288]
  4021d0:	ldp	x24, x23, [sp, #272]
  4021d4:	ldp	x28, x25, [sp, #256]
  4021d8:	ldp	x29, x30, [sp, #240]
  4021dc:	add	sp, sp, #0x140
  4021e0:	ret
  4021e4:	stp	x29, x30, [sp, #-16]!
  4021e8:	mov	w3, #0x1                   	// #1
  4021ec:	mov	x29, sp
  4021f0:	bl	4021fc <strsignal@plt+0xdbc>
  4021f4:	ldp	x29, x30, [sp], #16
  4021f8:	ret
  4021fc:	stp	x29, x30, [sp, #-96]!
  402200:	stp	x28, x27, [sp, #16]
  402204:	stp	x26, x25, [sp, #32]
  402208:	stp	x24, x23, [sp, #48]
  40220c:	stp	x22, x21, [sp, #64]
  402210:	stp	x20, x19, [sp, #80]
  402214:	mov	x29, sp
  402218:	sub	sp, sp, #0x90
  40221c:	mov	x24, xzr
  402220:	cbz	x0, 40245c <strsignal@plt+0x101c>
  402224:	mov	x21, x1
  402228:	cbz	x1, 40245c <strsignal@plt+0x101c>
  40222c:	mov	x22, x2
  402230:	cbz	x2, 40245c <strsignal@plt+0x101c>
  402234:	mov	w20, w3
  402238:	mov	x23, x0
  40223c:	bl	403228 <strsignal@plt+0x1de8>
  402240:	cmp	x0, x23
  402244:	b.eq	4022dc <strsignal@plt+0xe9c>  // b.none
  402248:	mov	x27, xzr
  40224c:	mov	x0, x23
  402250:	cbz	w20, 402424 <strsignal@plt+0xfe4>
  402254:	bl	40323c <strsignal@plt+0x1dfc>
  402258:	mov	x23, x0
  40225c:	cbz	x0, 402430 <strsignal@plt+0xff0>
  402260:	sub	x1, x29, #0x88
  402264:	mov	x0, x23
  402268:	bl	40265c <strsignal@plt+0x121c>
  40226c:	mov	x20, x0
  402270:	mov	x0, x23
  402274:	bl	401210 <free@plt>
  402278:	cbz	x20, 402338 <strsignal@plt+0xef8>
  40227c:	sub	x1, x29, #0x4
  402280:	mov	x0, x21
  402284:	bl	40265c <strsignal@plt+0x121c>
  402288:	mov	x21, x0
  40228c:	cbz	x0, 40233c <strsignal@plt+0xefc>
  402290:	ldur	w23, [x29, #-136]
  402294:	ldur	w19, [x29, #-4]
  402298:	sub	w8, w23, #0x1
  40229c:	cmp	w8, w19
  4022a0:	stur	w8, [x29, #-136]
  4022a4:	b.ne	402498 <strsignal@plt+0x1058>  // b.any
  4022a8:	cmp	w19, #0x1
  4022ac:	b.lt	402480 <strsignal@plt+0x1040>  // b.tstop
  4022b0:	mov	x24, xzr
  4022b4:	lsl	x8, x24, #3
  4022b8:	ldr	x0, [x20, x8]
  4022bc:	ldr	x1, [x21, x8]
  4022c0:	bl	401360 <strcmp@plt>
  4022c4:	cbnz	w0, 402484 <strsignal@plt+0x1044>
  4022c8:	add	x24, x24, #0x1
  4022cc:	cmp	x19, x24
  4022d0:	b.ne	4022b4 <strsignal@plt+0xe74>  // b.any
  4022d4:	mov	w24, w19
  4022d8:	b	402484 <strsignal@plt+0x1044>
  4022dc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4022e0:	add	x0, x0, #0x379
  4022e4:	bl	4013c0 <getenv@plt>
  4022e8:	cbz	x0, 402248 <strsignal@plt+0xe08>
  4022ec:	mov	x24, x0
  4022f0:	bl	401190 <strlen@plt>
  4022f4:	add	x8, x0, #0x1
  4022f8:	cmp	x8, #0x2
  4022fc:	mov	w8, #0x2                   	// #2
  402300:	csinc	x19, x8, x0, ls  // ls = plast
  402304:	mov	x0, x23
  402308:	bl	401190 <strlen@plt>
  40230c:	add	x8, x0, x19
  402310:	add	x0, x8, #0x1
  402314:	cmp	x0, #0xfbf
  402318:	b.hi	402344 <strsignal@plt+0xf04>  // b.pmore
  40231c:	add	x9, x0, #0xf
  402320:	mov	x8, sp
  402324:	and	x9, x9, #0xfffffffffffffff0
  402328:	sub	x25, x8, x9
  40232c:	mov	sp, x25
  402330:	stur	xzr, [x29, #-144]
  402334:	b	402350 <strsignal@plt+0xf10>
  402338:	mov	x21, xzr
  40233c:	mov	x23, xzr
  402340:	b	402438 <strsignal@plt+0xff8>
  402344:	bl	401390 <malloc@plt>
  402348:	mov	x25, x0
  40234c:	stur	x0, [x29, #-144]
  402350:	add	x27, x25, #0x2
  402354:	mov	x19, xzr
  402358:	ldrb	w8, [x24, x19]
  40235c:	cmp	w8, #0x3a
  402360:	b.eq	402370 <strsignal@plt+0xf30>  // b.none
  402364:	cbz	w8, 402370 <strsignal@plt+0xf30>
  402368:	add	x19, x19, #0x1
  40236c:	b	402358 <strsignal@plt+0xf18>
  402370:	add	x28, x24, x19
  402374:	cbz	x19, 4023a8 <strsignal@plt+0xf68>
  402378:	sub	x26, x28, x24
  40237c:	mov	x0, x25
  402380:	mov	x1, x24
  402384:	mov	x2, x26
  402388:	bl	401130 <memcpy@plt>
  40238c:	ldurb	w8, [x28, #-1]
  402390:	cmp	w8, #0x2f
  402394:	add	x8, x25, x26
  402398:	b.eq	4023b4 <strsignal@plt+0xf74>  // b.none
  40239c:	mov	w9, #0x2f                  	// #47
  4023a0:	strb	w9, [x8], #1
  4023a4:	b	4023b4 <strsignal@plt+0xf74>
  4023a8:	mov	w8, #0x2f2e                	// #12078
  4023ac:	strh	w8, [x25]
  4023b0:	mov	x8, x27
  4023b4:	mov	x0, x25
  4023b8:	mov	x1, x23
  4023bc:	strb	wzr, [x8]
  4023c0:	bl	401430 <strcat@plt>
  4023c4:	mov	w1, #0x1                   	// #1
  4023c8:	bl	401260 <access@plt>
  4023cc:	cbnz	w0, 402404 <strsignal@plt+0xfc4>
  4023d0:	sub	x1, x29, #0x88
  4023d4:	mov	x0, x25
  4023d8:	bl	404228 <strsignal@plt+0x2de8>
  4023dc:	tbnz	w0, #31, 4023fc <strsignal@plt+0xfbc>
  4023e0:	ldur	w8, [x29, #-120]
  4023e4:	and	w8, w8, #0xf000
  4023e8:	cmp	w8, #0x8, lsl #12
  4023ec:	b.ne	4023fc <strsignal@plt+0xfbc>  // b.any
  4023f0:	mov	w8, wzr
  4023f4:	mov	x23, x25
  4023f8:	b	402400 <strsignal@plt+0xfc0>
  4023fc:	mov	w8, #0x1                   	// #1
  402400:	cbz	w8, 402418 <strsignal@plt+0xfd8>
  402404:	ldrb	w8, [x28]
  402408:	cbz	w8, 402418 <strsignal@plt+0xfd8>
  40240c:	add	x8, x24, x19
  402410:	add	x24, x8, #0x1
  402414:	b	402354 <strsignal@plt+0xf14>
  402418:	ldur	x27, [x29, #-144]
  40241c:	mov	x0, x23
  402420:	cbnz	w20, 402254 <strsignal@plt+0xe14>
  402424:	bl	401230 <strdup@plt>
  402428:	mov	x23, x0
  40242c:	cbnz	x0, 402260 <strsignal@plt+0xe20>
  402430:	mov	x21, xzr
  402434:	mov	x20, xzr
  402438:	mov	x24, xzr
  40243c:	mov	x0, x20
  402440:	bl	402778 <strsignal@plt+0x1338>
  402444:	mov	x0, x21
  402448:	bl	402778 <strsignal@plt+0x1338>
  40244c:	mov	x0, x23
  402450:	bl	402778 <strsignal@plt+0x1338>
  402454:	mov	x0, x27
  402458:	bl	401210 <free@plt>
  40245c:	mov	x0, x24
  402460:	mov	sp, x29
  402464:	ldp	x20, x19, [sp, #80]
  402468:	ldp	x22, x21, [sp, #64]
  40246c:	ldp	x24, x23, [sp, #48]
  402470:	ldp	x26, x25, [sp, #32]
  402474:	ldp	x28, x27, [sp, #16]
  402478:	ldp	x29, x30, [sp], #96
  40247c:	ret
  402480:	mov	w24, wzr
  402484:	cmp	w23, #0x1
  402488:	mov	x23, xzr
  40248c:	b.le	4024ec <strsignal@plt+0x10ac>
  402490:	cmp	w24, w19
  402494:	b.eq	4024ec <strsignal@plt+0x10ac>  // b.none
  402498:	sub	x1, x29, #0x8
  40249c:	mov	x0, x22
  4024a0:	bl	40265c <strsignal@plt+0x121c>
  4024a4:	mov	x23, x0
  4024a8:	cbz	x0, 402438 <strsignal@plt+0xff8>
  4024ac:	ldp	w19, w24, [x29, #-8]
  4024b0:	cmp	w19, w24
  4024b4:	csel	w22, w19, w24, lt  // lt = tstop
  4024b8:	cmp	w22, #0x1
  4024bc:	b.lt	4024f4 <strsignal@plt+0x10b4>  // b.tstop
  4024c0:	mov	x25, xzr
  4024c4:	sxtw	x26, w22
  4024c8:	lsl	x8, x25, #3
  4024cc:	ldr	x0, [x21, x8]
  4024d0:	ldr	x1, [x23, x8]
  4024d4:	bl	401360 <strcmp@plt>
  4024d8:	cbnz	w0, 4024fc <strsignal@plt+0x10bc>
  4024dc:	add	x25, x25, #0x1
  4024e0:	cmp	x25, x26
  4024e4:	b.lt	4024c8 <strsignal@plt+0x1088>  // b.tstop
  4024e8:	b	402500 <strsignal@plt+0x10c0>
  4024ec:	mov	x24, x23
  4024f0:	b	40243c <strsignal@plt+0xffc>
  4024f4:	mov	w22, wzr
  4024f8:	b	402500 <strsignal@plt+0x10c0>
  4024fc:	mov	w22, w25
  402500:	cbz	w22, 402438 <strsignal@plt+0xff8>
  402504:	ldur	w8, [x29, #-136]
  402508:	mov	x28, x27
  40250c:	cmp	w8, #0x1
  402510:	b.lt	402540 <strsignal@plt+0x1100>  // b.tstop
  402514:	ldursw	x27, [x29, #-136]
  402518:	mov	x26, xzr
  40251c:	mov	x25, xzr
  402520:	ldr	x0, [x20, x26, lsl #3]
  402524:	bl	401190 <strlen@plt>
  402528:	add	w8, w0, w25
  40252c:	add	x26, x26, #0x1
  402530:	cmp	x26, x27
  402534:	sxtw	x25, w8
  402538:	b.lt	402520 <strsignal@plt+0x10e0>  // b.tstop
  40253c:	b	402544 <strsignal@plt+0x1104>
  402540:	mov	x25, xzr
  402544:	sub	w8, w24, w22
  402548:	sxtw	x9, w8
  40254c:	add	x8, x9, w8, sxtw #1
  402550:	cmp	w22, w19
  402554:	add	x24, x25, x8
  402558:	b.ge	402580 <strsignal@plt+0x1140>  // b.tcont
  40255c:	add	x25, x23, w22, uxtw #3
  402560:	sub	x19, x19, w22, uxtw
  402564:	mov	x27, x28
  402568:	ldr	x0, [x25], #8
  40256c:	bl	401190 <strlen@plt>
  402570:	subs	x19, x19, #0x1
  402574:	add	x24, x0, w24, sxtw
  402578:	b.ne	402568 <strsignal@plt+0x1128>  // b.any
  40257c:	b	402584 <strsignal@plt+0x1144>
  402580:	mov	x27, x28
  402584:	add	w8, w24, #0x1
  402588:	sxtw	x0, w8
  40258c:	bl	401390 <malloc@plt>
  402590:	mov	x24, x0
  402594:	cbz	x0, 40243c <strsignal@plt+0xffc>
  402598:	ldur	w8, [x29, #-136]
  40259c:	strb	wzr, [x24]
  4025a0:	cmp	w8, #0x1
  4025a4:	b.lt	4025c8 <strsignal@plt+0x1188>  // b.tstop
  4025a8:	mov	x19, xzr
  4025ac:	ldr	x1, [x20, x19, lsl #3]
  4025b0:	mov	x0, x24
  4025b4:	bl	401430 <strcat@plt>
  4025b8:	ldursw	x8, [x29, #-136]
  4025bc:	add	x19, x19, #0x1
  4025c0:	cmp	x19, x8
  4025c4:	b.lt	4025ac <strsignal@plt+0x116c>  // b.tstop
  4025c8:	mov	x0, x24
  4025cc:	bl	401190 <strlen@plt>
  4025d0:	ldur	w8, [x29, #-4]
  4025d4:	cmp	w22, w8
  4025d8:	add	x8, x24, x0
  4025dc:	b.ge	402610 <strsignal@plt+0x11d0>  // b.tcont
  4025e0:	mov	w9, #0x2e2e                	// #11822
  4025e4:	mov	w10, #0x2f                  	// #47
  4025e8:	mov	w11, w22
  4025ec:	ldur	w13, [x29, #-4]
  4025f0:	add	x12, x8, #0x3
  4025f4:	add	w11, w11, #0x1
  4025f8:	strh	w9, [x8]
  4025fc:	cmp	w11, w13
  402600:	strb	w10, [x8, #2]
  402604:	mov	x8, x12
  402608:	b.lt	4025ec <strsignal@plt+0x11ac>  // b.tstop
  40260c:	mov	x8, x12
  402610:	ldur	w9, [x29, #-8]
  402614:	strb	wzr, [x8]
  402618:	cmp	w22, w9
  40261c:	b.ge	40243c <strsignal@plt+0xffc>  // b.tcont
  402620:	mov	w19, w22
  402624:	ldr	x1, [x23, x19, lsl #3]
  402628:	mov	x0, x24
  40262c:	bl	401430 <strcat@plt>
  402630:	ldur	w8, [x29, #-8]
  402634:	add	x19, x19, #0x1
  402638:	cmp	w8, w19
  40263c:	b.gt	402624 <strsignal@plt+0x11e4>
  402640:	b	40243c <strsignal@plt+0xffc>
  402644:	stp	x29, x30, [sp, #-16]!
  402648:	mov	w3, wzr
  40264c:	mov	x29, sp
  402650:	bl	4021fc <strsignal@plt+0xdbc>
  402654:	ldp	x29, x30, [sp], #16
  402658:	ret
  40265c:	stp	x29, x30, [sp, #-64]!
  402660:	stp	x22, x21, [sp, #32]
  402664:	stp	x20, x19, [sp, #48]
  402668:	mov	x19, x1
  40266c:	mov	x21, x0
  402670:	mov	w8, wzr
  402674:	mov	x9, x0
  402678:	str	x23, [sp, #16]
  40267c:	mov	x29, sp
  402680:	mov	x10, x9
  402684:	mov	x9, x10
  402688:	ldrb	w11, [x10], #1
  40268c:	cbz	w11, 4026ac <strsignal@plt+0x126c>
  402690:	cmp	w11, #0x2f
  402694:	b.ne	402684 <strsignal@plt+0x1244>  // b.any
  402698:	ldrb	w10, [x9, #1]!
  40269c:	cmp	w10, #0x2f
  4026a0:	b.eq	402698 <strsignal@plt+0x1258>  // b.none
  4026a4:	add	w8, w8, #0x1
  4026a8:	b	402680 <strsignal@plt+0x1240>
  4026ac:	add	w8, w8, #0x2
  4026b0:	sbfiz	x0, x8, #3, #32
  4026b4:	bl	401390 <malloc@plt>
  4026b8:	mov	x20, x0
  4026bc:	cbz	x0, 402760 <strsignal@plt+0x1320>
  4026c0:	mov	w22, wzr
  4026c4:	mov	x8, x21
  4026c8:	mov	x23, x8
  4026cc:	ldrb	w9, [x8], #1
  4026d0:	cbz	w9, 402714 <strsignal@plt+0x12d4>
  4026d4:	cmp	w9, #0x2f
  4026d8:	b.ne	4026c8 <strsignal@plt+0x1288>  // b.any
  4026dc:	ldrb	w8, [x23, #1]!
  4026e0:	cmp	w8, #0x2f
  4026e4:	b.eq	4026dc <strsignal@plt+0x129c>  // b.none
  4026e8:	sub	w1, w23, w21
  4026ec:	mov	x0, x21
  4026f0:	bl	4027b8 <strsignal@plt+0x1378>
  4026f4:	sxtw	x8, w22
  4026f8:	add	x8, x8, #0x1
  4026fc:	str	x0, [x20, w22, sxtw #3]
  402700:	mov	w22, w8
  402704:	mov	x21, x23
  402708:	cbnz	x0, 4026c4 <strsignal@plt+0x1284>
  40270c:	str	xzr, [x20, x8, lsl #3]
  402710:	b	402754 <strsignal@plt+0x1314>
  402714:	mvn	x9, x21
  402718:	add	x1, x9, x8
  40271c:	cmp	x1, #0x1
  402720:	b.lt	402738 <strsignal@plt+0x12f8>  // b.tstop
  402724:	mov	x0, x21
  402728:	bl	4027b8 <strsignal@plt+0x1378>
  40272c:	add	w8, w22, #0x1
  402730:	str	x0, [x20, w22, sxtw #3]
  402734:	mov	w22, w8
  402738:	add	x8, x20, w22, sxtw #3
  40273c:	ldur	x9, [x8, #-8]
  402740:	str	xzr, [x8]
  402744:	cbz	x9, 402754 <strsignal@plt+0x1314>
  402748:	cbz	x19, 402760 <strsignal@plt+0x1320>
  40274c:	str	w22, [x19]
  402750:	b	402760 <strsignal@plt+0x1320>
  402754:	mov	x0, x20
  402758:	bl	402778 <strsignal@plt+0x1338>
  40275c:	mov	x20, xzr
  402760:	mov	x0, x20
  402764:	ldp	x20, x19, [sp, #48]
  402768:	ldp	x22, x21, [sp, #32]
  40276c:	ldr	x23, [sp, #16]
  402770:	ldp	x29, x30, [sp], #64
  402774:	ret
  402778:	cbz	x0, 4027b4 <strsignal@plt+0x1374>
  40277c:	stp	x29, x30, [sp, #-32]!
  402780:	stp	x20, x19, [sp, #16]
  402784:	mov	x19, x0
  402788:	ldr	x0, [x0]
  40278c:	mov	x29, sp
  402790:	cbz	x0, 4027a4 <strsignal@plt+0x1364>
  402794:	add	x20, x19, #0x8
  402798:	bl	401210 <free@plt>
  40279c:	ldr	x0, [x20], #8
  4027a0:	cbnz	x0, 402798 <strsignal@plt+0x1358>
  4027a4:	mov	x0, x19
  4027a8:	bl	401210 <free@plt>
  4027ac:	ldp	x20, x19, [sp, #16]
  4027b0:	ldp	x29, x30, [sp], #32
  4027b4:	ret
  4027b8:	stp	x29, x30, [sp, #-48]!
  4027bc:	add	w8, w1, #0x1
  4027c0:	stp	x20, x19, [sp, #32]
  4027c4:	mov	x20, x0
  4027c8:	sxtw	x0, w8
  4027cc:	str	x21, [sp, #16]
  4027d0:	mov	x29, sp
  4027d4:	mov	w19, w1
  4027d8:	bl	401390 <malloc@plt>
  4027dc:	sxtw	x19, w19
  4027e0:	mov	x1, x20
  4027e4:	mov	x2, x19
  4027e8:	mov	x21, x0
  4027ec:	bl	401130 <memcpy@plt>
  4027f0:	strb	wzr, [x21, x19]
  4027f4:	mov	x0, x21
  4027f8:	ldp	x20, x19, [sp, #32]
  4027fc:	ldr	x21, [sp, #16]
  402800:	ldp	x29, x30, [sp], #48
  402804:	ret
  402808:	stp	x29, x30, [sp, #-80]!
  40280c:	stp	x26, x25, [sp, #16]
  402810:	stp	x24, x23, [sp, #32]
  402814:	mov	x24, x2
  402818:	mov	x25, x1
  40281c:	mov	w26, w0
  402820:	mov	w0, wzr
  402824:	mov	x1, x3
  402828:	mov	x2, xzr
  40282c:	stp	x22, x21, [sp, #48]
  402830:	stp	x20, x19, [sp, #64]
  402834:	mov	x29, sp
  402838:	mov	x19, x7
  40283c:	mov	x21, x6
  402840:	mov	x22, x5
  402844:	mov	x23, x4
  402848:	bl	402f24 <strsignal@plt+0x1ae4>
  40284c:	mov	w1, w26
  402850:	mov	x2, x25
  402854:	mov	x3, x24
  402858:	mov	x4, x23
  40285c:	mov	x5, x22
  402860:	mov	x6, x19
  402864:	mov	x20, x0
  402868:	bl	4039a0 <strsignal@plt+0x2560>
  40286c:	mov	x22, x0
  402870:	cbnz	x0, 40289c <strsignal@plt+0x145c>
  402874:	mov	w1, #0x1                   	// #1
  402878:	mov	x0, x20
  40287c:	mov	x2, x21
  402880:	bl	403c94 <strsignal@plt+0x2854>
  402884:	cbz	w0, 402890 <strsignal@plt+0x1450>
  402888:	mov	x22, xzr
  40288c:	b	40289c <strsignal@plt+0x145c>
  402890:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  402894:	add	x22, x22, #0x475
  402898:	str	wzr, [x19]
  40289c:	mov	x0, x20
  4028a0:	bl	403dbc <strsignal@plt+0x297c>
  4028a4:	mov	x0, x22
  4028a8:	ldp	x20, x19, [sp, #64]
  4028ac:	ldp	x22, x21, [sp, #48]
  4028b0:	ldp	x24, x23, [sp, #32]
  4028b4:	ldp	x26, x25, [sp, #16]
  4028b8:	ldp	x29, x30, [sp], #80
  4028bc:	ret
  4028c0:	stp	x29, x30, [sp, #-16]!
  4028c4:	mov	x0, x1
  4028c8:	mov	w1, wzr
  4028cc:	mov	x29, sp
  4028d0:	bl	4011c0 <open@plt>
  4028d4:	ldp	x29, x30, [sp], #16
  4028d8:	ret
  4028dc:	stp	x29, x30, [sp, #-16]!
  4028e0:	cmp	w3, #0x0
  4028e4:	mov	w8, #0x441                 	// #1089
  4028e8:	mov	w9, #0x241                 	// #577
  4028ec:	mov	x0, x1
  4028f0:	csel	w1, w9, w8, eq  // eq = none
  4028f4:	mov	w2, #0x1b6                 	// #438
  4028f8:	mov	x29, sp
  4028fc:	bl	4011c0 <open@plt>
  402900:	ldp	x29, x30, [sp], #16
  402904:	ret
  402908:	sub	sp, sp, #0xa0
  40290c:	stp	x29, x30, [sp, #64]
  402910:	stp	x20, x19, [sp, #144]
  402914:	add	x29, sp, #0x40
  402918:	mov	w19, #0x1                   	// #1
  40291c:	stp	x28, x27, [sp, #80]
  402920:	stp	x26, x25, [sp, #96]
  402924:	stp	x24, x23, [sp, #112]
  402928:	stp	x22, x21, [sp, #128]
  40292c:	stp	x0, x2, [sp]
  402930:	stur	wzr, [x29, #-4]
  402934:	stur	w19, [x29, #-4]
  402938:	ldur	w8, [x29, #-4]
  40293c:	mov	w21, w7
  402940:	mov	w25, w6
  402944:	mov	w27, w5
  402948:	mov	x23, x4
  40294c:	mov	x22, x3
  402950:	mov	w24, w1
  402954:	cbz	w8, 40296c <strsignal@plt+0x152c>
  402958:	sub	x0, x29, #0xc
  40295c:	mov	w1, #0x80000               	// #524288
  402960:	bl	4011f0 <pipe2@plt>
  402964:	cbz	w0, 40296c <strsignal@plt+0x152c>
  402968:	stur	wzr, [x29, #-4]
  40296c:	stur	w19, [x29, #-16]
  402970:	adrp	x28, 415000 <strsignal@plt+0x13bc0>
  402974:	ldr	x8, [x28, #424]
  402978:	ldp	x19, x20, [x29, #104]
  40297c:	str	x8, [sp, #32]
  402980:	stur	wzr, [x29, #-20]
  402984:	ldur	w8, [x29, #-20]
  402988:	cmp	w8, #0x3
  40298c:	b.gt	402ac4 <strsignal@plt+0x1684>
  402990:	bl	4013a0 <vfork@plt>
  402994:	mov	w26, w0
  402998:	tbz	w0, #31, 4029c8 <strsignal@plt+0x1588>
  40299c:	ldur	w0, [x29, #-16]
  4029a0:	bl	4011e0 <sleep@plt>
  4029a4:	ldur	w8, [x29, #-16]
  4029a8:	lsl	w8, w8, #1
  4029ac:	stur	w8, [x29, #-16]
  4029b0:	ldur	w8, [x29, #-20]
  4029b4:	add	w8, w8, #0x1
  4029b8:	stur	w8, [x29, #-20]
  4029bc:	ldur	w8, [x29, #-20]
  4029c0:	cmp	w8, #0x4
  4029c4:	b.lt	402990 <strsignal@plt+0x1550>  // b.tstop
  4029c8:	cmn	w26, #0x1
  4029cc:	b.eq	402ad0 <strsignal@plt+0x1690>  // b.none
  4029d0:	cbz	w26, 402b28 <strsignal@plt+0x16e8>
  4029d4:	ldr	x8, [sp, #32]
  4029d8:	str	xzr, [sp, #16]
  4029dc:	str	x8, [x28, #424]
  4029e0:	ldur	w8, [x29, #-4]
  4029e4:	cbz	w8, 402a10 <strsignal@plt+0x15d0>
  4029e8:	ldur	w0, [x29, #-8]
  4029ec:	bl	401350 <close@plt>
  4029f0:	ldur	w0, [x29, #-12]
  4029f4:	add	x1, sp, #0x10
  4029f8:	mov	w2, #0x10                  	// #16
  4029fc:	bl	401270 <read@plt>
  402a00:	tbz	x0, #63, 402a08 <strsignal@plt+0x15c8>
  402a04:	str	xzr, [sp, #16]
  402a08:	ldur	w0, [x29, #-12]
  402a0c:	bl	401350 <close@plt>
  402a10:	cbz	w27, 402a40 <strsignal@plt+0x1600>
  402a14:	ldr	x8, [sp, #16]
  402a18:	cbnz	x8, 402a40 <strsignal@plt+0x1600>
  402a1c:	mov	w0, w27
  402a20:	bl	401350 <close@plt>
  402a24:	tbz	w0, #31, 402a40 <strsignal@plt+0x1600>
  402a28:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402a2c:	add	x8, x8, #0x4e3
  402a30:	str	x8, [sp, #16]
  402a34:	bl	401330 <__errno_location@plt>
  402a38:	ldr	w8, [x0]
  402a3c:	str	w8, [sp, #24]
  402a40:	cmp	w25, #0x1
  402a44:	b.eq	402a74 <strsignal@plt+0x1634>  // b.none
  402a48:	ldr	x8, [sp, #16]
  402a4c:	cbnz	x8, 402a74 <strsignal@plt+0x1634>
  402a50:	mov	w0, w25
  402a54:	bl	401350 <close@plt>
  402a58:	tbz	w0, #31, 402a74 <strsignal@plt+0x1634>
  402a5c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402a60:	add	x8, x8, #0x4e3
  402a64:	str	x8, [sp, #16]
  402a68:	bl	401330 <__errno_location@plt>
  402a6c:	ldr	w8, [x0]
  402a70:	str	w8, [sp, #24]
  402a74:	cmp	w21, #0x2
  402a78:	b.eq	402aa8 <strsignal@plt+0x1668>  // b.none
  402a7c:	ldr	x8, [sp, #16]
  402a80:	cbnz	x8, 402aa8 <strsignal@plt+0x1668>
  402a84:	mov	w0, w21
  402a88:	bl	401350 <close@plt>
  402a8c:	tbz	w0, #31, 402aa8 <strsignal@plt+0x1668>
  402a90:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402a94:	add	x8, x8, #0x4e3
  402a98:	str	x8, [sp, #16]
  402a9c:	bl	401330 <__errno_location@plt>
  402aa0:	ldr	w8, [x0]
  402aa4:	str	w8, [sp, #24]
  402aa8:	ldr	x8, [sp, #16]
  402aac:	cbz	x8, 402b04 <strsignal@plt+0x16c4>
  402ab0:	ldr	w8, [sp, #24]
  402ab4:	str	w8, [x20]
  402ab8:	ldr	x8, [sp, #16]
  402abc:	str	x8, [x19]
  402ac0:	b	402b00 <strsignal@plt+0x16c0>
  402ac4:	mov	w26, #0xffffffff            	// #-1
  402ac8:	cmn	w26, #0x1
  402acc:	b.ne	4029d0 <strsignal@plt+0x1590>  // b.any
  402ad0:	ldur	w8, [x29, #-4]
  402ad4:	cbz	w8, 402ae8 <strsignal@plt+0x16a8>
  402ad8:	ldur	w0, [x29, #-12]
  402adc:	bl	401350 <close@plt>
  402ae0:	ldur	w0, [x29, #-8]
  402ae4:	bl	401350 <close@plt>
  402ae8:	bl	401330 <__errno_location@plt>
  402aec:	ldr	w8, [x0]
  402af0:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402af4:	add	x9, x9, #0x4d8
  402af8:	str	w8, [x20]
  402afc:	str	x9, [x19]
  402b00:	mov	w26, #0xffffffff            	// #-1
  402b04:	mov	w0, w26
  402b08:	ldp	x20, x19, [sp, #144]
  402b0c:	ldp	x22, x21, [sp, #128]
  402b10:	ldp	x24, x23, [sp, #112]
  402b14:	ldp	x26, x25, [sp, #96]
  402b18:	ldp	x28, x27, [sp, #80]
  402b1c:	ldp	x29, x30, [sp, #64]
  402b20:	add	sp, sp, #0xa0
  402b24:	ret
  402b28:	str	xzr, [sp, #16]
  402b2c:	ldur	w8, [x29, #-4]
  402b30:	cbz	w8, 402b3c <strsignal@plt+0x16fc>
  402b34:	ldur	w0, [x29, #-12]
  402b38:	bl	401350 <close@plt>
  402b3c:	cbz	w27, 402b80 <strsignal@plt+0x1740>
  402b40:	mov	w0, w27
  402b44:	mov	w1, wzr
  402b48:	bl	401180 <dup2@plt>
  402b4c:	tbz	w0, #31, 402b5c <strsignal@plt+0x171c>
  402b50:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402b54:	add	x8, x8, #0x4de
  402b58:	b	402b70 <strsignal@plt+0x1730>
  402b5c:	mov	w0, w27
  402b60:	bl	401350 <close@plt>
  402b64:	tbz	w0, #31, 402b80 <strsignal@plt+0x1740>
  402b68:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402b6c:	add	x8, x8, #0x4e3
  402b70:	str	x8, [sp, #16]
  402b74:	bl	401330 <__errno_location@plt>
  402b78:	ldr	w8, [x0]
  402b7c:	str	w8, [sp, #24]
  402b80:	cmp	w25, #0x1
  402b84:	b.eq	402bd0 <strsignal@plt+0x1790>  // b.none
  402b88:	ldr	x8, [sp, #16]
  402b8c:	cbnz	x8, 402bd0 <strsignal@plt+0x1790>
  402b90:	mov	w1, #0x1                   	// #1
  402b94:	mov	w0, w25
  402b98:	bl	401180 <dup2@plt>
  402b9c:	tbz	w0, #31, 402bac <strsignal@plt+0x176c>
  402ba0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402ba4:	add	x8, x8, #0x4de
  402ba8:	b	402bc0 <strsignal@plt+0x1780>
  402bac:	mov	w0, w25
  402bb0:	bl	401350 <close@plt>
  402bb4:	tbz	w0, #31, 402bd0 <strsignal@plt+0x1790>
  402bb8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402bbc:	add	x8, x8, #0x4e3
  402bc0:	str	x8, [sp, #16]
  402bc4:	bl	401330 <__errno_location@plt>
  402bc8:	ldr	w8, [x0]
  402bcc:	str	w8, [sp, #24]
  402bd0:	ldr	w25, [x29, #96]
  402bd4:	cmp	w21, #0x2
  402bd8:	b.eq	402c24 <strsignal@plt+0x17e4>  // b.none
  402bdc:	ldr	x8, [sp, #16]
  402be0:	cbnz	x8, 402c24 <strsignal@plt+0x17e4>
  402be4:	mov	w1, #0x2                   	// #2
  402be8:	mov	w0, w21
  402bec:	bl	401180 <dup2@plt>
  402bf0:	tbz	w0, #31, 402c00 <strsignal@plt+0x17c0>
  402bf4:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402bf8:	add	x8, x8, #0x4de
  402bfc:	b	402c14 <strsignal@plt+0x17d4>
  402c00:	mov	w0, w21
  402c04:	bl	401350 <close@plt>
  402c08:	tbz	w0, #31, 402c24 <strsignal@plt+0x17e4>
  402c0c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402c10:	add	x8, x8, #0x4e3
  402c14:	str	x8, [sp, #16]
  402c18:	bl	401330 <__errno_location@plt>
  402c1c:	ldr	w8, [x0]
  402c20:	str	w8, [sp, #24]
  402c24:	tbnz	w25, #31, 402c54 <strsignal@plt+0x1814>
  402c28:	ldr	x8, [sp, #16]
  402c2c:	cbnz	x8, 402c54 <strsignal@plt+0x1814>
  402c30:	mov	w0, w25
  402c34:	bl	401350 <close@plt>
  402c38:	tbz	w0, #31, 402c54 <strsignal@plt+0x1814>
  402c3c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402c40:	add	x8, x8, #0x4e3
  402c44:	str	x8, [sp, #16]
  402c48:	bl	401330 <__errno_location@plt>
  402c4c:	ldr	w8, [x0]
  402c50:	str	w8, [sp, #24]
  402c54:	tbz	w24, #3, 402c88 <strsignal@plt+0x1848>
  402c58:	ldr	x8, [sp, #16]
  402c5c:	cbnz	x8, 402c88 <strsignal@plt+0x1848>
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	mov	w1, #0x2                   	// #2
  402c68:	bl	401180 <dup2@plt>
  402c6c:	tbz	w0, #31, 402c88 <strsignal@plt+0x1848>
  402c70:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402c74:	add	x8, x8, #0x4de
  402c78:	str	x8, [sp, #16]
  402c7c:	bl	401330 <__errno_location@plt>
  402c80:	ldr	w8, [x0]
  402c84:	str	w8, [sp, #24]
  402c88:	ldr	x8, [sp, #16]
  402c8c:	cbnz	x8, 402cd8 <strsignal@plt+0x1898>
  402c90:	cbz	x23, 402c98 <strsignal@plt+0x1858>
  402c94:	str	x23, [x28, #424]
  402c98:	tbnz	w24, #1, 402cb4 <strsignal@plt+0x1874>
  402c9c:	ldr	x0, [sp, #8]
  402ca0:	mov	x1, x22
  402ca4:	bl	401160 <execv@plt>
  402ca8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402cac:	add	x8, x8, #0x4f0
  402cb0:	b	402cc8 <strsignal@plt+0x1888>
  402cb4:	ldr	x0, [sp, #8]
  402cb8:	mov	x1, x22
  402cbc:	bl	401140 <execvp@plt>
  402cc0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402cc4:	add	x8, x8, #0x4e9
  402cc8:	str	x8, [sp, #16]
  402ccc:	bl	401330 <__errno_location@plt>
  402cd0:	ldr	w8, [x0]
  402cd4:	str	w8, [sp, #24]
  402cd8:	ldur	w8, [x29, #-4]
  402cdc:	cbz	w8, 402d00 <strsignal@plt+0x18c0>
  402ce0:	ldur	w0, [x29, #-8]
  402ce4:	add	x1, sp, #0x10
  402ce8:	mov	w2, #0x10                  	// #16
  402cec:	bl	401380 <write@plt>
  402cf0:	cmp	x0, #0x10
  402cf4:	b.ne	402d00 <strsignal@plt+0x18c0>  // b.any
  402cf8:	mov	w0, #0xffffffff            	// #-1
  402cfc:	bl	401250 <_exit@plt>
  402d00:	ldr	x8, [sp]
  402d04:	ldr	x20, [x8, #8]
  402d08:	mov	x0, x20
  402d0c:	bl	401190 <strlen@plt>
  402d10:	mov	x2, x0
  402d14:	mov	w0, #0x2                   	// #2
  402d18:	mov	x1, x20
  402d1c:	bl	401380 <write@plt>
  402d20:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402d24:	mov	x20, x0
  402d28:	add	x1, x1, #0x4f6
  402d2c:	mov	w0, #0x2                   	// #2
  402d30:	mov	w2, #0x18                  	// #24
  402d34:	bl	401380 <write@plt>
  402d38:	orr	x19, x0, x20
  402d3c:	ldr	x20, [sp, #8]
  402d40:	mov	x0, x20
  402d44:	bl	401190 <strlen@plt>
  402d48:	mov	x2, x0
  402d4c:	mov	w0, #0x2                   	// #2
  402d50:	mov	x1, x20
  402d54:	bl	401380 <write@plt>
  402d58:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402d5c:	orr	x20, x19, x0
  402d60:	add	x1, x1, #0x50f
  402d64:	mov	w0, #0x2                   	// #2
  402d68:	mov	w2, #0x3                   	// #3
  402d6c:	bl	401380 <write@plt>
  402d70:	ldr	x19, [sp, #16]
  402d74:	orr	x20, x20, x0
  402d78:	mov	x0, x19
  402d7c:	bl	401190 <strlen@plt>
  402d80:	mov	x2, x0
  402d84:	mov	w0, #0x2                   	// #2
  402d88:	mov	x1, x19
  402d8c:	bl	401380 <write@plt>
  402d90:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402d94:	orr	x20, x20, x0
  402d98:	add	x1, x1, #0x510
  402d9c:	mov	w0, #0x2                   	// #2
  402da0:	mov	w2, #0x2                   	// #2
  402da4:	bl	401380 <write@plt>
  402da8:	ldr	w19, [sp, #24]
  402dac:	orr	x21, x20, x0
  402db0:	mov	w0, w19
  402db4:	bl	403164 <strsignal@plt+0x1d24>
  402db8:	mov	x20, x0
  402dbc:	mov	w0, w19
  402dc0:	bl	403164 <strsignal@plt+0x1d24>
  402dc4:	bl	401190 <strlen@plt>
  402dc8:	mov	x2, x0
  402dcc:	mov	w0, #0x2                   	// #2
  402dd0:	mov	x1, x20
  402dd4:	bl	401380 <write@plt>
  402dd8:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402ddc:	orr	x19, x21, x0
  402de0:	add	x1, x1, #0x45c
  402de4:	mov	w0, #0x2                   	// #2
  402de8:	mov	w2, #0x1                   	// #1
  402dec:	bl	401380 <write@plt>
  402df0:	orr	x8, x19, x0
  402df4:	cmp	x8, #0x0
  402df8:	mov	w8, #0xfffffffe            	// #-2
  402dfc:	cinc	w0, w8, ge  // ge = tcont
  402e00:	bl	401250 <_exit@plt>
  402e04:	stp	x29, x30, [sp, #-16]!
  402e08:	mov	w0, w1
  402e0c:	mov	x29, sp
  402e10:	bl	401350 <close@plt>
  402e14:	ldp	x29, x30, [sp], #16
  402e18:	ret
  402e1c:	stp	x29, x30, [sp, #-64]!
  402e20:	str	x23, [sp, #16]
  402e24:	stp	x22, x21, [sp, #32]
  402e28:	stp	x20, x19, [sp, #48]
  402e2c:	mov	x19, x6
  402e30:	mov	x20, x5
  402e34:	mov	x21, x3
  402e38:	mov	x22, x2
  402e3c:	mov	w23, w1
  402e40:	mov	x29, sp
  402e44:	cbz	w4, 402e54 <strsignal@plt+0x1a14>
  402e48:	mov	w1, #0xf                   	// #15
  402e4c:	mov	w0, w23
  402e50:	bl	401310 <kill@plt>
  402e54:	mov	w0, w23
  402e58:	mov	x1, x22
  402e5c:	mov	x2, x21
  402e60:	bl	402f40 <strsignal@plt+0x1b00>
  402e64:	tbnz	w0, #31, 402e70 <strsignal@plt+0x1a30>
  402e68:	mov	w0, wzr
  402e6c:	b	402e8c <strsignal@plt+0x1a4c>
  402e70:	bl	401330 <__errno_location@plt>
  402e74:	ldr	w8, [x0]
  402e78:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402e7c:	add	x9, x9, #0x513
  402e80:	mov	w0, #0xffffffff            	// #-1
  402e84:	str	w8, [x19]
  402e88:	str	x9, [x20]
  402e8c:	ldp	x20, x19, [sp, #48]
  402e90:	ldp	x22, x21, [sp, #32]
  402e94:	ldr	x23, [sp, #16]
  402e98:	ldp	x29, x30, [sp], #64
  402e9c:	ret
  402ea0:	stp	x29, x30, [sp, #-16]!
  402ea4:	mov	x0, x1
  402ea8:	mov	x29, sp
  402eac:	bl	401170 <pipe@plt>
  402eb0:	ldp	x29, x30, [sp], #16
  402eb4:	ret
  402eb8:	stp	x29, x30, [sp, #-16]!
  402ebc:	mov	w0, w1
  402ec0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402ec4:	add	x1, x1, #0x346
  402ec8:	mov	x29, sp
  402ecc:	bl	4013f0 <fdopen@plt>
  402ed0:	ldp	x29, x30, [sp], #16
  402ed4:	ret
  402ed8:	stp	x29, x30, [sp, #-32]!
  402edc:	str	x19, [sp, #16]
  402ee0:	mov	w19, w1
  402ee4:	mov	w1, #0x2                   	// #2
  402ee8:	mov	w2, #0x1                   	// #1
  402eec:	mov	w0, w19
  402ef0:	mov	x29, sp
  402ef4:	bl	401410 <fcntl@plt>
  402ef8:	tbnz	w0, #31, 402f10 <strsignal@plt+0x1ad0>
  402efc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f00:	add	x1, x1, #0x518
  402f04:	mov	w0, w19
  402f08:	bl	4013f0 <fdopen@plt>
  402f0c:	b	402f14 <strsignal@plt+0x1ad4>
  402f10:	mov	x0, xzr
  402f14:	ldr	x19, [sp, #16]
  402f18:	ldp	x29, x30, [sp], #32
  402f1c:	ret
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-16]!
  402f28:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  402f2c:	add	x3, x3, #0x490
  402f30:	mov	x29, sp
  402f34:	bl	403274 <strsignal@plt+0x1e34>
  402f38:	ldp	x29, x30, [sp], #16
  402f3c:	ret
  402f40:	sub	sp, sp, #0xb0
  402f44:	stp	x29, x30, [sp, #144]
  402f48:	str	x19, [sp, #160]
  402f4c:	add	x29, sp, #0x90
  402f50:	cbz	x2, 402f88 <strsignal@plt+0x1b48>
  402f54:	mov	x19, x2
  402f58:	mov	x3, sp
  402f5c:	mov	w2, wzr
  402f60:	bl	401200 <wait4@plt>
  402f64:	ldr	x8, [sp]
  402f68:	str	x8, [x19]
  402f6c:	ldr	x8, [sp, #8]
  402f70:	str	x8, [x19, #8]
  402f74:	ldr	x8, [sp, #16]
  402f78:	str	x8, [x19, #16]
  402f7c:	ldr	x8, [sp, #24]
  402f80:	str	x8, [x19, #24]
  402f84:	b	402f8c <strsignal@plt+0x1b4c>
  402f88:	bl	4011b0 <waitpid@plt>
  402f8c:	ldr	x19, [sp, #160]
  402f90:	ldp	x29, x30, [sp, #144]
  402f94:	add	sp, sp, #0xb0
  402f98:	ret
  402f9c:	stp	x29, x30, [sp, #-32]!
  402fa0:	str	x19, [sp, #16]
  402fa4:	adrp	x19, 415000 <strsignal@plt+0x13bc0>
  402fa8:	ldr	x8, [x19, #504]
  402fac:	adrp	x9, 415000 <strsignal@plt+0x13bc0>
  402fb0:	mov	x29, sp
  402fb4:	str	x0, [x9, #416]
  402fb8:	cbnz	x8, 402fc8 <strsignal@plt+0x1b88>
  402fbc:	mov	x0, xzr
  402fc0:	bl	401300 <sbrk@plt>
  402fc4:	str	x0, [x19, #504]
  402fc8:	ldr	x19, [sp, #16]
  402fcc:	ldp	x29, x30, [sp], #32
  402fd0:	ret
  402fd4:	stp	x29, x30, [sp, #-48]!
  402fd8:	stp	x20, x19, [sp, #32]
  402fdc:	adrp	x20, 415000 <strsignal@plt+0x13bc0>
  402fe0:	str	x21, [sp, #16]
  402fe4:	ldr	x21, [x20, #504]
  402fe8:	mov	x19, x0
  402fec:	mov	x0, xzr
  402ff0:	mov	x29, sp
  402ff4:	bl	401300 <sbrk@plt>
  402ff8:	ldr	x8, [x20, #504]
  402ffc:	adrp	x10, 415000 <strsignal@plt+0x13bc0>
  403000:	ldr	x2, [x10, #416]
  403004:	adrp	x9, 415000 <strsignal@plt+0x13bc0>
  403008:	add	x9, x9, #0x1a8
  40300c:	cmp	x21, #0x0
  403010:	csel	x8, x9, x8, eq  // eq = none
  403014:	sub	x5, x0, x8
  403018:	ldrb	w8, [x2]
  40301c:	adrp	x10, 415000 <strsignal@plt+0x13bc0>
  403020:	ldr	x0, [x10, #432]
  403024:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403028:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  40302c:	add	x9, x9, #0x510
  403030:	add	x10, x10, #0x45d
  403034:	cmp	w8, #0x0
  403038:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40303c:	csel	x3, x10, x9, eq  // eq = none
  403040:	add	x1, x1, #0x51a
  403044:	mov	x4, x19
  403048:	bl	4011a0 <fprintf@plt>
  40304c:	mov	w0, #0x1                   	// #1
  403050:	bl	403f00 <strsignal@plt+0x2ac0>
  403054:	stp	x29, x30, [sp, #-32]!
  403058:	cmp	x0, #0x0
  40305c:	str	x19, [sp, #16]
  403060:	csinc	x19, x0, xzr, ne  // ne = any
  403064:	mov	x0, x19
  403068:	mov	x29, sp
  40306c:	bl	401390 <malloc@plt>
  403070:	cbz	x0, 403080 <strsignal@plt+0x1c40>
  403074:	ldr	x19, [sp, #16]
  403078:	ldp	x29, x30, [sp], #32
  40307c:	ret
  403080:	mov	x0, x19
  403084:	bl	402fd4 <strsignal@plt+0x1b94>
  403088:	stp	x29, x30, [sp, #-32]!
  40308c:	cmp	x0, #0x0
  403090:	cset	w8, eq  // eq = none
  403094:	cmp	x1, #0x0
  403098:	cset	w9, eq  // eq = none
  40309c:	orr	w8, w8, w9
  4030a0:	cmp	w8, #0x0
  4030a4:	stp	x20, x19, [sp, #16]
  4030a8:	csinc	x19, x1, xzr, eq  // eq = none
  4030ac:	csinc	x20, x0, xzr, eq  // eq = none
  4030b0:	mov	x0, x20
  4030b4:	mov	x1, x19
  4030b8:	mov	x29, sp
  4030bc:	bl	401150 <calloc@plt>
  4030c0:	cbz	x0, 4030d0 <strsignal@plt+0x1c90>
  4030c4:	ldp	x20, x19, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #32
  4030cc:	ret
  4030d0:	mul	x0, x20, x19
  4030d4:	bl	402fd4 <strsignal@plt+0x1b94>
  4030d8:	stp	x29, x30, [sp, #-32]!
  4030dc:	cmp	x1, #0x0
  4030e0:	str	x19, [sp, #16]
  4030e4:	csinc	x19, x1, xzr, ne  // ne = any
  4030e8:	mov	x29, sp
  4030ec:	cbz	x0, 403108 <strsignal@plt+0x1cc8>
  4030f0:	mov	x1, x19
  4030f4:	bl	401240 <realloc@plt>
  4030f8:	cbz	x0, 403114 <strsignal@plt+0x1cd4>
  4030fc:	ldr	x19, [sp, #16]
  403100:	ldp	x29, x30, [sp], #32
  403104:	ret
  403108:	mov	x0, x19
  40310c:	bl	401390 <malloc@plt>
  403110:	cbnz	x0, 4030fc <strsignal@plt+0x1cbc>
  403114:	mov	x0, x19
  403118:	bl	402fd4 <strsignal@plt+0x1b94>
  40311c:	stp	x29, x30, [sp, #-48]!
  403120:	str	x21, [sp, #16]
  403124:	stp	x20, x19, [sp, #32]
  403128:	mov	x29, sp
  40312c:	mov	x19, x0
  403130:	bl	401190 <strlen@plt>
  403134:	add	x20, x0, #0x1
  403138:	mov	x0, x20
  40313c:	bl	403054 <strsignal@plt+0x1c14>
  403140:	mov	x1, x19
  403144:	mov	x2, x20
  403148:	mov	x21, x0
  40314c:	bl	401130 <memcpy@plt>
  403150:	mov	x0, x21
  403154:	ldp	x20, x19, [sp, #32]
  403158:	ldr	x21, [sp, #16]
  40315c:	ldp	x29, x30, [sp], #48
  403160:	ret
  403164:	stp	x29, x30, [sp, #-32]!
  403168:	stp	x20, x19, [sp, #16]
  40316c:	mov	x29, sp
  403170:	mov	w19, w0
  403174:	bl	401280 <strerror@plt>
  403178:	mov	x20, x0
  40317c:	cbnz	x0, 40319c <strsignal@plt+0x1d5c>
  403180:	adrp	x20, 415000 <strsignal@plt+0x13bc0>
  403184:	add	x20, x20, #0x200
  403188:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40318c:	add	x1, x1, #0x55e
  403190:	mov	x0, x20
  403194:	mov	w2, w19
  403198:	bl	4012b0 <sprintf@plt>
  40319c:	mov	x0, x20
  4031a0:	ldp	x20, x19, [sp, #16]
  4031a4:	ldp	x29, x30, [sp], #32
  4031a8:	ret
  4031ac:	add	x8, x0, #0x1
  4031b0:	b	4031bc <strsignal@plt+0x1d7c>
  4031b4:	mov	x0, x8
  4031b8:	add	x8, x8, #0x1
  4031bc:	ldurb	w9, [x8, #-1]
  4031c0:	cmp	w9, #0x2f
  4031c4:	b.eq	4031b4 <strsignal@plt+0x1d74>  // b.none
  4031c8:	cbnz	w9, 4031b8 <strsignal@plt+0x1d78>
  4031cc:	ret
  4031d0:	ldrb	w8, [x0]
  4031d4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4031d8:	add	x9, x9, #0x67e
  4031dc:	ldrh	w8, [x9, x8, lsl #1]
  4031e0:	mov	w9, #0x88                  	// #136
  4031e4:	tst	w8, w9
  4031e8:	b.eq	4031fc <strsignal@plt+0x1dbc>  // b.none
  4031ec:	ldrb	w8, [x0, #1]
  4031f0:	add	x9, x0, #0x2
  4031f4:	cmp	w8, #0x3a
  4031f8:	csel	x0, x9, x0, eq  // eq = none
  4031fc:	add	x8, x0, #0x1
  403200:	b	40320c <strsignal@plt+0x1dcc>
  403204:	mov	x0, x8
  403208:	add	x8, x8, #0x1
  40320c:	ldurb	w9, [x8, #-1]
  403210:	cmp	w9, #0x2f
  403214:	b.eq	403204 <strsignal@plt+0x1dc4>  // b.none
  403218:	cmp	w9, #0x5c
  40321c:	b.eq	403204 <strsignal@plt+0x1dc4>  // b.none
  403220:	cbnz	w9, 403208 <strsignal@plt+0x1dc8>
  403224:	ret
  403228:	stp	x29, x30, [sp, #-16]!
  40322c:	mov	x29, sp
  403230:	bl	4031ac <strsignal@plt+0x1d6c>
  403234:	ldp	x29, x30, [sp], #16
  403238:	ret
  40323c:	stp	x29, x30, [sp, #-32]!
  403240:	stp	x28, x19, [sp, #16]
  403244:	mov	x29, sp
  403248:	sub	sp, sp, #0x1, lsl #12
  40324c:	mov	x1, sp
  403250:	mov	x19, x0
  403254:	bl	401400 <realpath@plt>
  403258:	cmp	x0, #0x0
  40325c:	csel	x0, x19, x0, eq  // eq = none
  403260:	bl	401230 <strdup@plt>
  403264:	add	sp, sp, #0x1, lsl #12
  403268:	ldp	x28, x19, [sp, #16]
  40326c:	ldp	x29, x30, [sp], #32
  403270:	ret
  403274:	stp	x29, x30, [sp, #-48]!
  403278:	stp	x22, x21, [sp, #16]
  40327c:	mov	w22, w0
  403280:	mov	w0, #0x90                  	// #144
  403284:	stp	x20, x19, [sp, #32]
  403288:	mov	x29, sp
  40328c:	mov	x19, x3
  403290:	mov	x20, x2
  403294:	mov	x21, x1
  403298:	bl	403054 <strsignal@plt+0x1c14>
  40329c:	str	w22, [x0]
  4032a0:	stp	x21, x20, [x0, #8]
  4032a4:	stp	xzr, x19, [x0, #120]
  4032a8:	ldp	x20, x19, [sp, #32]
  4032ac:	ldp	x22, x21, [sp, #16]
  4032b0:	mov	x8, #0xffffffff00000000    	// #-4294967296
  4032b4:	str	wzr, [x0, #24]
  4032b8:	str	wzr, [x0, #48]
  4032bc:	stp	xzr, xzr, [x0, #64]
  4032c0:	str	xzr, [x0, #56]
  4032c4:	str	wzr, [x0, #80]
  4032c8:	stp	xzr, xzr, [x0, #96]
  4032cc:	str	xzr, [x0, #88]
  4032d0:	str	wzr, [x0, #112]
  4032d4:	stp	xzr, x8, [x0, #32]
  4032d8:	str	xzr, [x0, #136]
  4032dc:	ldp	x29, x30, [sp], #48
  4032e0:	ret
  4032e4:	sub	sp, sp, #0xa0
  4032e8:	stp	x29, x30, [sp, #64]
  4032ec:	stp	x28, x27, [sp, #80]
  4032f0:	stp	x26, x25, [sp, #96]
  4032f4:	stp	x24, x23, [sp, #112]
  4032f8:	stp	x22, x21, [sp, #128]
  4032fc:	stp	x20, x19, [sp, #144]
  403300:	mov	x19, x0
  403304:	ldr	x0, [x0, #88]
  403308:	mov	x21, x7
  40330c:	mov	x28, x6
  403310:	mov	x22, x5
  403314:	mov	x24, x4
  403318:	mov	x26, x3
  40331c:	mov	x25, x2
  403320:	mov	w27, w1
  403324:	add	x29, sp, #0x40
  403328:	cbz	x0, 40333c <strsignal@plt+0x1efc>
  40332c:	bl	4011d0 <fclose@plt>
  403330:	cmn	w0, #0x1
  403334:	b.eq	403404 <strsignal@plt+0x1fc4>  // b.none
  403338:	str	xzr, [x19, #88]
  40333c:	ldr	x8, [x19, #32]
  403340:	cbz	x8, 403398 <strsignal@plt+0x1f58>
  403344:	sub	x2, x29, #0x8
  403348:	mov	x0, x19
  40334c:	mov	w1, wzr
  403350:	mov	x3, x21
  403354:	bl	403760 <strsignal@plt+0x2320>
  403358:	cbz	w0, 403430 <strsignal@plt+0x1ff0>
  40335c:	ldr	x8, [x19, #128]
  403360:	ldr	x1, [x19, #32]
  403364:	ubfx	w2, w27, #4, #1
  403368:	mov	x0, x19
  40336c:	ldr	x8, [x8]
  403370:	blr	x8
  403374:	mov	w20, w0
  403378:	tbnz	w0, #31, 403440 <strsignal@plt+0x2000>
  40337c:	ldr	w8, [x19, #40]
  403380:	cbz	w8, 403390 <strsignal@plt+0x1f50>
  403384:	ldr	x0, [x19, #32]
  403388:	bl	401210 <free@plt>
  40338c:	str	wzr, [x19, #40]
  403390:	str	xzr, [x19, #32]
  403394:	b	4033a0 <strsignal@plt+0x1f60>
  403398:	ldr	w20, [x19, #24]
  40339c:	tbnz	w20, #31, 403458 <strsignal@plt+0x2018>
  4033a0:	tbnz	w27, #0, 403418 <strsignal@plt+0x1fd8>
  4033a4:	ldrb	w8, [x19]
  4033a8:	tbnz	w8, #1, 40346c <strsignal@plt+0x202c>
  4033ac:	mov	x0, x19
  4033b0:	mov	w1, w27
  4033b4:	mov	x2, x22
  4033b8:	bl	40386c <strsignal@plt+0x242c>
  4033bc:	cbz	x0, 4035b8 <strsignal@plt+0x2178>
  4033c0:	ldrb	w8, [x19]
  4033c4:	cmp	x0, x22
  4033c8:	mov	x23, x0
  4033cc:	cset	w2, ne  // ne = any
  4033d0:	stur	x24, [x29, #-24]
  4033d4:	str	x26, [sp, #32]
  4033d8:	tbnz	w8, #2, 4033ec <strsignal@plt+0x1fac>
  4033dc:	mov	x0, x19
  4033e0:	mov	x1, x23
  4033e4:	bl	403938 <strsignal@plt+0x24f8>
  4033e8:	mov	w2, wzr
  4033ec:	mov	w24, wzr
  4033f0:	str	x23, [x19, #32]
  4033f4:	str	w2, [x19, #40]
  4033f8:	mov	w26, #0xffffffff            	// #-1
  4033fc:	tbz	w26, #31, 4034f8 <strsignal@plt+0x20b8>
  403400:	b	4034d4 <strsignal@plt+0x2094>
  403404:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403408:	mov	w24, wzr
  40340c:	add	x8, x8, #0x575
  403410:	mov	w20, #0xffffffff            	// #-1
  403414:	b	4035cc <strsignal@plt+0x218c>
  403418:	stur	x24, [x29, #-24]
  40341c:	str	x26, [sp, #32]
  403420:	cbz	x22, 40349c <strsignal@plt+0x205c>
  403424:	tbnz	w27, #2, 4034a8 <strsignal@plt+0x2068>
  403428:	mov	w24, wzr
  40342c:	b	4034c0 <strsignal@plt+0x2080>
  403430:	mov	w24, wzr
  403434:	mov	w20, #0xffffffff            	// #-1
  403438:	mov	w26, #0xffffffff            	// #-1
  40343c:	b	4035f8 <strsignal@plt+0x21b8>
  403440:	bl	401330 <__errno_location@plt>
  403444:	ldr	w8, [x0]
  403448:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  40344c:	mov	w24, wzr
  403450:	add	x9, x9, #0x591
  403454:	b	4035ec <strsignal@plt+0x21ac>
  403458:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40345c:	mov	w24, wzr
  403460:	str	wzr, [x21]
  403464:	add	x8, x8, #0x5a5
  403468:	b	4035cc <strsignal@plt+0x218c>
  40346c:	ldr	x8, [x19, #128]
  403470:	ubfx	w2, w27, #5, #1
  403474:	sub	x1, x29, #0x10
  403478:	mov	x0, x19
  40347c:	ldr	x8, [x8, #40]
  403480:	blr	x8
  403484:	tbnz	w0, #31, 4035d8 <strsignal@plt+0x2198>
  403488:	str	x26, [sp, #32]
  40348c:	ldp	w8, w26, [x29, #-16]
  403490:	stur	x24, [x29, #-24]
  403494:	mov	w24, wzr
  403498:	b	4034c8 <strsignal@plt+0x2088>
  40349c:	mov	w24, wzr
  4034a0:	mov	w26, #0x1                   	// #1
  4034a4:	b	4034c4 <strsignal@plt+0x2084>
  4034a8:	ldr	x0, [x19, #16]
  4034ac:	mov	x1, x22
  4034b0:	mov	x2, xzr
  4034b4:	bl	402058 <strsignal@plt+0xc18>
  4034b8:	mov	x22, x0
  4034bc:	mov	w24, #0x1                   	// #1
  4034c0:	mov	w26, #0xffffffff            	// #-1
  4034c4:	mov	w8, #0xffffffff            	// #-1
  4034c8:	mov	x23, x22
  4034cc:	str	w8, [x19, #24]
  4034d0:	tbz	w26, #31, 4034f8 <strsignal@plt+0x20b8>
  4034d4:	ldr	x8, [x19, #128]
  4034d8:	ubfx	w2, w27, #5, #1
  4034dc:	ubfx	w3, w27, #8, #1
  4034e0:	mov	x0, x19
  4034e4:	ldr	x8, [x8, #8]
  4034e8:	mov	x1, x23
  4034ec:	blr	x8
  4034f0:	mov	w26, w0
  4034f4:	tbnz	w0, #31, 40359c <strsignal@plt+0x215c>
  4034f8:	cbz	w24, 403504 <strsignal@plt+0x20c4>
  4034fc:	mov	x0, x23
  403500:	bl	401210 <free@plt>
  403504:	tbz	w27, #6, 403520 <strsignal@plt+0x20e0>
  403508:	cbz	x28, 403520 <strsignal@plt+0x20e0>
  40350c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403510:	mov	w24, wzr
  403514:	add	x8, x8, #0x5ff
  403518:	str	wzr, [x21]
  40351c:	b	40353c <strsignal@plt+0x20fc>
  403520:	ldr	w8, [x19, #44]
  403524:	cmn	w8, #0x1
  403528:	b.eq	403554 <strsignal@plt+0x2114>  // b.none
  40352c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403530:	mov	w24, wzr
  403534:	str	wzr, [x21]
  403538:	add	x8, x8, #0x62e
  40353c:	stur	x8, [x29, #-8]
  403540:	mov	w28, #0xffffffff            	// #-1
  403544:	mov	x22, x23
  403548:	cmp	w20, #0x1
  40354c:	b.ge	403604 <strsignal@plt+0x21c4>  // b.tcont
  403550:	b	403618 <strsignal@plt+0x21d8>
  403554:	cbz	x28, 403688 <strsignal@plt+0x2248>
  403558:	ldr	x8, [x19, #128]
  40355c:	ubfx	w2, w27, #7, #1
  403560:	ubfx	w3, w27, #9, #1
  403564:	mov	x0, x19
  403568:	ldr	x8, [x8, #8]
  40356c:	mov	x1, x28
  403570:	blr	x8
  403574:	mov	w28, w0
  403578:	tbz	w0, #31, 4036b8 <strsignal@plt+0x2278>
  40357c:	bl	401330 <__errno_location@plt>
  403580:	ldr	w8, [x0]
  403584:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403588:	add	x9, x9, #0x660
  40358c:	mov	w24, wzr
  403590:	str	w8, [x21]
  403594:	stur	x9, [x29, #-8]
  403598:	b	403544 <strsignal@plt+0x2104>
  40359c:	bl	401330 <__errno_location@plt>
  4035a0:	ldr	w8, [x0]
  4035a4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4035a8:	add	x9, x9, #0x5e4
  4035ac:	str	w8, [x21]
  4035b0:	stur	x9, [x29, #-8]
  4035b4:	b	403540 <strsignal@plt+0x2100>
  4035b8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4035bc:	mov	x22, xzr
  4035c0:	mov	w24, wzr
  4035c4:	str	wzr, [x21]
  4035c8:	add	x8, x8, #0x5bf
  4035cc:	mov	w26, #0xffffffff            	// #-1
  4035d0:	stur	x8, [x29, #-8]
  4035d4:	b	4035f8 <strsignal@plt+0x21b8>
  4035d8:	bl	401330 <__errno_location@plt>
  4035dc:	ldr	w8, [x0]
  4035e0:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4035e4:	mov	w24, wzr
  4035e8:	add	x9, x9, #0x5df
  4035ec:	mov	w26, #0xffffffff            	// #-1
  4035f0:	str	w8, [x21]
  4035f4:	stur	x9, [x29, #-8]
  4035f8:	mov	w28, #0xffffffff            	// #-1
  4035fc:	cmp	w20, #0x1
  403600:	b.lt	403618 <strsignal@plt+0x21d8>  // b.tstop
  403604:	ldr	x8, [x19, #128]
  403608:	mov	x0, x19
  40360c:	mov	w1, w20
  403610:	ldr	x8, [x8, #24]
  403614:	blr	x8
  403618:	tbnz	w26, #31, 403638 <strsignal@plt+0x21f8>
  40361c:	cmp	w26, #0x1
  403620:	b.eq	403638 <strsignal@plt+0x21f8>  // b.none
  403624:	ldr	x8, [x19, #128]
  403628:	mov	x0, x19
  40362c:	mov	w1, w26
  403630:	ldr	x8, [x8, #24]
  403634:	blr	x8
  403638:	tbnz	w28, #31, 403658 <strsignal@plt+0x2218>
  40363c:	cmp	w28, #0x2
  403640:	b.eq	403658 <strsignal@plt+0x2218>  // b.none
  403644:	ldr	x8, [x19, #128]
  403648:	mov	x0, x19
  40364c:	mov	w1, w28
  403650:	ldr	x8, [x8, #24]
  403654:	blr	x8
  403658:	cbz	w24, 403664 <strsignal@plt+0x2224>
  40365c:	mov	x0, x22
  403660:	bl	401210 <free@plt>
  403664:	ldur	x0, [x29, #-8]
  403668:	ldp	x20, x19, [sp, #144]
  40366c:	ldp	x22, x21, [sp, #128]
  403670:	ldp	x24, x23, [sp, #112]
  403674:	ldp	x26, x25, [sp, #96]
  403678:	ldp	x28, x27, [sp, #80]
  40367c:	ldp	x29, x30, [sp, #64]
  403680:	add	sp, sp, #0xa0
  403684:	ret
  403688:	tbnz	w27, #6, 403694 <strsignal@plt+0x2254>
  40368c:	mov	w28, #0x2                   	// #2
  403690:	b	4036b8 <strsignal@plt+0x2278>
  403694:	ldr	x8, [x19, #128]
  403698:	ubfx	w2, w27, #7, #1
  40369c:	sub	x1, x29, #0x10
  4036a0:	mov	x0, x19
  4036a4:	ldr	x8, [x8, #40]
  4036a8:	blr	x8
  4036ac:	tbnz	w0, #31, 403748 <strsignal@plt+0x2308>
  4036b0:	ldp	w8, w28, [x29, #-16]
  4036b4:	str	w8, [x19, #44]
  4036b8:	ldrb	w8, [x19]
  4036bc:	tbnz	w8, #1, 4036c8 <strsignal@plt+0x2288>
  4036c0:	mov	w8, #0xffffffff            	// #-1
  4036c4:	b	4036cc <strsignal@plt+0x228c>
  4036c8:	ldr	w8, [x19, #24]
  4036cc:	ldr	x9, [x19, #128]
  4036d0:	ldr	x3, [sp, #32]
  4036d4:	ldur	x4, [x29, #-24]
  4036d8:	sub	x10, x29, #0x8
  4036dc:	ldr	x9, [x9, #16]
  4036e0:	mov	x0, x19
  4036e4:	mov	w1, w27
  4036e8:	mov	x2, x25
  4036ec:	mov	w5, w20
  4036f0:	mov	w6, w26
  4036f4:	mov	w7, w28
  4036f8:	stp	x10, x21, [sp, #8]
  4036fc:	str	w8, [sp]
  403700:	blr	x9
  403704:	tbnz	w0, #31, 403740 <strsignal@plt+0x2300>
  403708:	ldrsw	x8, [x19, #48]
  40370c:	mov	w21, w0
  403710:	ldr	x0, [x19, #56]
  403714:	add	x8, x8, #0x1
  403718:	lsl	x1, x8, #2
  40371c:	str	w8, [x19, #48]
  403720:	bl	4030d8 <strsignal@plt+0x1c98>
  403724:	ldrsw	x9, [x19, #48]
  403728:	mov	x8, x0
  40372c:	str	x8, [x19, #56]
  403730:	mov	x0, xzr
  403734:	add	x8, x8, x9, lsl #2
  403738:	stur	w21, [x8, #-4]
  40373c:	b	403668 <strsignal@plt+0x2228>
  403740:	mov	w24, wzr
  403744:	b	403544 <strsignal@plt+0x2104>
  403748:	bl	401330 <__errno_location@plt>
  40374c:	ldr	w8, [x0]
  403750:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403754:	mov	w24, wzr
  403758:	add	x9, x9, #0x5df
  40375c:	b	4035ac <strsignal@plt+0x216c>
  403760:	stp	x29, x30, [sp, #-80]!
  403764:	stp	x26, x25, [sp, #16]
  403768:	stp	x24, x23, [sp, #32]
  40376c:	stp	x22, x21, [sp, #48]
  403770:	stp	x20, x19, [sp, #64]
  403774:	ldr	w9, [x0, #80]
  403778:	ldrsw	x8, [x0, #48]
  40377c:	mov	x29, sp
  403780:	cmp	w9, w8
  403784:	b.ne	403790 <strsignal@plt+0x2350>  // b.any
  403788:	mov	w23, #0x1                   	// #1
  40378c:	b	403850 <strsignal@plt+0x2410>
  403790:	mov	x19, x0
  403794:	ldr	x0, [x0, #64]
  403798:	mov	w22, w1
  40379c:	lsl	x1, x8, #2
  4037a0:	mov	x20, x3
  4037a4:	mov	x21, x2
  4037a8:	bl	4030d8 <strsignal@plt+0x1c98>
  4037ac:	ldrb	w8, [x19]
  4037b0:	str	x0, [x19, #64]
  4037b4:	tbz	w8, #0, 4037cc <strsignal@plt+0x238c>
  4037b8:	ldrsw	x8, [x19, #48]
  4037bc:	ldr	x0, [x19, #72]
  4037c0:	lsl	x1, x8, #5
  4037c4:	bl	4030d8 <strsignal@plt+0x1c98>
  4037c8:	str	x0, [x19, #72]
  4037cc:	ldr	w24, [x19, #80]
  4037d0:	ldr	w8, [x19, #48]
  4037d4:	cmp	w24, w8
  4037d8:	b.ge	403848 <strsignal@plt+0x2408>  // b.tcont
  4037dc:	sxtw	x24, w24
  4037e0:	lsl	x25, x24, #2
  4037e4:	lsl	x26, x24, #5
  4037e8:	mov	w23, #0x1                   	// #1
  4037ec:	ldr	x8, [x19, #128]
  4037f0:	ldp	x9, x10, [x19, #56]
  4037f4:	ldr	x11, [x19, #72]
  4037f8:	mov	x0, x19
  4037fc:	ldr	x8, [x8, #32]
  403800:	ldr	w1, [x9, x25]
  403804:	add	x9, x11, x26
  403808:	cmp	x11, #0x0
  40380c:	add	x2, x10, x25
  403810:	csel	x3, xzr, x9, eq  // eq = none
  403814:	mov	w4, w22
  403818:	mov	x5, x21
  40381c:	mov	x6, x20
  403820:	blr	x8
  403824:	ldrsw	x8, [x19, #48]
  403828:	cmp	w0, #0x0
  40382c:	add	x24, x24, #0x1
  403830:	csel	w23, wzr, w23, lt  // lt = tstop
  403834:	add	x25, x25, #0x4
  403838:	cmp	x24, x8
  40383c:	add	x26, x26, #0x20
  403840:	b.lt	4037ec <strsignal@plt+0x23ac>  // b.tstop
  403844:	b	40384c <strsignal@plt+0x240c>
  403848:	mov	w23, #0x1                   	// #1
  40384c:	str	w24, [x19, #80]
  403850:	mov	w0, w23
  403854:	ldp	x20, x19, [sp, #64]
  403858:	ldp	x22, x21, [sp, #48]
  40385c:	ldp	x24, x23, [sp, #32]
  403860:	ldp	x26, x25, [sp, #16]
  403864:	ldp	x29, x30, [sp], #80
  403868:	ret
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	str	x19, [sp, #16]
  403874:	mov	x29, sp
  403878:	cbz	x2, 40389c <strsignal@plt+0x245c>
  40387c:	mov	x19, x2
  403880:	tbz	w1, #2, 403928 <strsignal@plt+0x24e8>
  403884:	ldr	x0, [x0, #16]
  403888:	cbz	x0, 4038ec <strsignal@plt+0x24ac>
  40388c:	mov	x1, x19
  403890:	mov	x2, xzr
  403894:	bl	402058 <strsignal@plt+0xc18>
  403898:	b	4038f4 <strsignal@plt+0x24b4>
  40389c:	ldr	x19, [x0, #16]
  4038a0:	cbz	x19, 4038e4 <strsignal@plt+0x24a4>
  4038a4:	mov	x0, x19
  4038a8:	bl	401190 <strlen@plt>
  4038ac:	cmp	w0, #0x6
  4038b0:	b.lt	4038cc <strsignal@plt+0x248c>  // b.tstop
  4038b4:	add	x8, x19, w0, sxtw
  4038b8:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4038bc:	sub	x0, x8, #0x6
  4038c0:	add	x1, x1, #0x676
  4038c4:	bl	401360 <strcmp@plt>
  4038c8:	cbz	w0, 4038fc <strsignal@plt+0x24bc>
  4038cc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4038d0:	add	x1, x1, #0x676
  4038d4:	mov	x0, x19
  4038d8:	mov	x2, xzr
  4038dc:	bl	402058 <strsignal@plt+0xc18>
  4038e0:	b	403904 <strsignal@plt+0x24c4>
  4038e4:	mov	x0, xzr
  4038e8:	b	4038f0 <strsignal@plt+0x24b0>
  4038ec:	mov	x0, x19
  4038f0:	bl	404184 <strsignal@plt+0x2d44>
  4038f4:	mov	x19, x0
  4038f8:	b	403928 <strsignal@plt+0x24e8>
  4038fc:	mov	x0, x19
  403900:	bl	40311c <strsignal@plt+0x1cdc>
  403904:	mov	w1, wzr
  403908:	mov	x19, x0
  40390c:	bl	401290 <mkstemps@plt>
  403910:	tbnz	w0, #31, 40391c <strsignal@plt+0x24dc>
  403914:	bl	401350 <close@plt>
  403918:	b	403928 <strsignal@plt+0x24e8>
  40391c:	mov	x0, x19
  403920:	bl	401210 <free@plt>
  403924:	mov	x19, xzr
  403928:	mov	x0, x19
  40392c:	ldr	x19, [sp, #16]
  403930:	ldp	x29, x30, [sp], #32
  403934:	ret
  403938:	stp	x29, x30, [sp, #-48]!
  40393c:	stp	x20, x19, [sp, #32]
  403940:	ldrsw	x8, [x0, #112]
  403944:	mov	x19, x0
  403948:	ldr	x0, [x0, #120]
  40394c:	mov	x20, x1
  403950:	add	x8, x8, #0x1
  403954:	lsl	x1, x8, #3
  403958:	str	x21, [sp, #16]
  40395c:	mov	x29, sp
  403960:	mov	w21, w2
  403964:	str	w8, [x19, #112]
  403968:	bl	4030d8 <strsignal@plt+0x1c98>
  40396c:	str	x0, [x19, #120]
  403970:	cbnz	w21, 403980 <strsignal@plt+0x2540>
  403974:	mov	x0, x20
  403978:	bl	40311c <strsignal@plt+0x1cdc>
  40397c:	mov	x20, x0
  403980:	ldr	x8, [x19, #120]
  403984:	ldrsw	x9, [x19, #112]
  403988:	ldr	x21, [sp, #16]
  40398c:	add	x8, x8, x9, lsl #3
  403990:	stur	x20, [x8, #-8]
  403994:	ldp	x20, x19, [sp, #32]
  403998:	ldp	x29, x30, [sp], #48
  40399c:	ret
  4039a0:	stp	x29, x30, [sp, #-16]!
  4039a4:	mov	x7, x6
  4039a8:	mov	x6, x5
  4039ac:	mov	x5, x4
  4039b0:	mov	x4, xzr
  4039b4:	mov	x29, sp
  4039b8:	bl	4032e4 <strsignal@plt+0x1ea4>
  4039bc:	ldp	x29, x30, [sp], #16
  4039c0:	ret
  4039c4:	stp	x29, x30, [sp, #-48]!
  4039c8:	stp	x22, x21, [sp, #16]
  4039cc:	stp	x20, x19, [sp, #32]
  4039d0:	ldr	w8, [x0, #48]
  4039d4:	mov	x29, sp
  4039d8:	cbnz	w8, 4039f4 <strsignal@plt+0x25b4>
  4039dc:	ldr	w8, [x0, #24]
  4039e0:	mov	x19, x0
  4039e4:	cmp	w8, #0x0
  4039e8:	b.gt	4039f4 <strsignal@plt+0x25b4>
  4039ec:	ldr	x8, [x19, #32]
  4039f0:	cbz	x8, 403a18 <strsignal@plt+0x25d8>
  4039f4:	bl	401330 <__errno_location@plt>
  4039f8:	mov	x8, x0
  4039fc:	mov	w9, #0x16                  	// #22
  403a00:	mov	x0, xzr
  403a04:	str	w9, [x8]
  403a08:	ldp	x20, x19, [sp, #32]
  403a0c:	ldp	x22, x21, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #48
  403a14:	ret
  403a18:	mov	x0, x19
  403a1c:	mov	x20, x2
  403a20:	mov	w21, w1
  403a24:	bl	40386c <strsignal@plt+0x242c>
  403a28:	cbz	x0, 403a08 <strsignal@plt+0x25c8>
  403a2c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403a30:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403a34:	add	x8, x8, #0x670
  403a38:	add	x9, x9, #0x518
  403a3c:	tst	w21, #0x20
  403a40:	csel	x1, x9, x8, eq  // eq = none
  403a44:	mov	x22, x0
  403a48:	bl	401340 <fopen@plt>
  403a4c:	cbz	x0, 403a68 <strsignal@plt+0x2628>
  403a50:	cmp	x22, x20
  403a54:	cset	w8, ne  // ne = any
  403a58:	str	x0, [x19, #88]
  403a5c:	str	x22, [x19, #32]
  403a60:	str	w8, [x19, #40]
  403a64:	b	403a08 <strsignal@plt+0x25c8>
  403a68:	mov	x0, x22
  403a6c:	bl	401210 <free@plt>
  403a70:	mov	x0, xzr
  403a74:	b	403a08 <strsignal@plt+0x25c8>
  403a78:	stp	x29, x30, [sp, #-48]!
  403a7c:	stp	x20, x19, [sp, #32]
  403a80:	ldr	w8, [x0, #48]
  403a84:	str	x21, [sp, #16]
  403a88:	mov	x29, sp
  403a8c:	cmp	w8, #0x0
  403a90:	b.gt	403ab4 <strsignal@plt+0x2674>
  403a94:	ldrb	w8, [x0]
  403a98:	mov	x19, x0
  403a9c:	tbz	w8, #1, 403ab4 <strsignal@plt+0x2674>
  403aa0:	ldr	w8, [x19, #24]
  403aa4:	cmp	w8, #0x0
  403aa8:	b.gt	403ab4 <strsignal@plt+0x2674>
  403aac:	ldr	x8, [x19, #32]
  403ab0:	cbz	x8, 403ad8 <strsignal@plt+0x2698>
  403ab4:	bl	401330 <__errno_location@plt>
  403ab8:	mov	x8, x0
  403abc:	mov	x0, xzr
  403ac0:	mov	w9, #0x16                  	// #22
  403ac4:	str	w9, [x8]
  403ac8:	ldp	x20, x19, [sp, #32]
  403acc:	ldr	x21, [sp, #16]
  403ad0:	ldp	x29, x30, [sp], #48
  403ad4:	ret
  403ad8:	ldr	x8, [x19, #128]
  403adc:	cmp	w1, #0x0
  403ae0:	cset	w20, ne  // ne = any
  403ae4:	add	x1, x29, #0x18
  403ae8:	ldr	x8, [x8, #40]
  403aec:	mov	x0, x19
  403af0:	mov	w2, w20
  403af4:	blr	x8
  403af8:	tbnz	w0, #31, 403b24 <strsignal@plt+0x26e4>
  403afc:	ldr	x8, [x19, #128]
  403b00:	ldr	w1, [x29, #28]
  403b04:	mov	x0, x19
  403b08:	mov	w2, w20
  403b0c:	ldr	x8, [x8, #56]
  403b10:	blr	x8
  403b14:	cbz	x0, 403b2c <strsignal@plt+0x26ec>
  403b18:	ldr	w8, [x29, #24]
  403b1c:	str	w8, [x19, #24]
  403b20:	b	403ac8 <strsignal@plt+0x2688>
  403b24:	mov	x0, xzr
  403b28:	b	403ac8 <strsignal@plt+0x2688>
  403b2c:	bl	401330 <__errno_location@plt>
  403b30:	ldr	x8, [x19, #128]
  403b34:	ldr	w1, [x29, #24]
  403b38:	ldr	w21, [x0]
  403b3c:	mov	x20, x0
  403b40:	ldr	x8, [x8, #24]
  403b44:	mov	x0, x19
  403b48:	blr	x8
  403b4c:	ldr	x8, [x19, #128]
  403b50:	ldr	w1, [x29, #28]
  403b54:	mov	x0, x19
  403b58:	ldr	x8, [x8, #24]
  403b5c:	blr	x8
  403b60:	mov	x0, xzr
  403b64:	str	w21, [x20]
  403b68:	b	403ac8 <strsignal@plt+0x2688>
  403b6c:	sub	sp, sp, #0x30
  403b70:	stp	x29, x30, [sp, #16]
  403b74:	stp	x20, x19, [sp, #32]
  403b78:	ldr	x8, [x0, #32]
  403b7c:	mov	x19, x0
  403b80:	mov	w20, w1
  403b84:	add	x29, sp, #0x10
  403b88:	cbz	x8, 403be4 <strsignal@plt+0x27a4>
  403b8c:	add	x2, sp, #0x8
  403b90:	add	x3, sp, #0x4
  403b94:	mov	x0, x19
  403b98:	mov	w1, wzr
  403b9c:	bl	403760 <strsignal@plt+0x2320>
  403ba0:	cbz	w0, 403c18 <strsignal@plt+0x27d8>
  403ba4:	ldr	x0, [x19, #32]
  403ba8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403bac:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403bb0:	add	x8, x8, #0x673
  403bb4:	add	x9, x9, #0x346
  403bb8:	cmp	w20, #0x0
  403bbc:	csel	x1, x9, x8, eq  // eq = none
  403bc0:	bl	401340 <fopen@plt>
  403bc4:	ldr	w8, [x19, #40]
  403bc8:	str	x0, [x19, #96]
  403bcc:	cbz	w8, 403bdc <strsignal@plt+0x279c>
  403bd0:	ldr	x0, [x19, #32]
  403bd4:	bl	401210 <free@plt>
  403bd8:	str	wzr, [x19, #40]
  403bdc:	str	xzr, [x19, #32]
  403be0:	b	403c10 <strsignal@plt+0x27d0>
  403be4:	ldr	w1, [x19, #24]
  403be8:	cmp	w1, #0x1
  403bec:	b.lt	403c30 <strsignal@plt+0x27f0>  // b.tstop
  403bf0:	ldr	x8, [x19, #128]
  403bf4:	mov	x0, x19
  403bf8:	mov	w2, w20
  403bfc:	ldr	x8, [x8, #48]
  403c00:	blr	x8
  403c04:	mov	w8, #0xffffffff            	// #-1
  403c08:	str	x0, [x19, #96]
  403c0c:	str	w8, [x19, #24]
  403c10:	ldr	x0, [x19, #96]
  403c14:	b	403c34 <strsignal@plt+0x27f4>
  403c18:	ldr	w19, [sp, #4]
  403c1c:	bl	401330 <__errno_location@plt>
  403c20:	mov	x8, x0
  403c24:	mov	x0, xzr
  403c28:	str	w19, [x8]
  403c2c:	b	403c34 <strsignal@plt+0x27f4>
  403c30:	mov	x0, xzr
  403c34:	ldp	x20, x19, [sp, #32]
  403c38:	ldp	x29, x30, [sp, #16]
  403c3c:	add	sp, sp, #0x30
  403c40:	ret
  403c44:	stp	x29, x30, [sp, #-32]!
  403c48:	ldr	w8, [x0, #44]
  403c4c:	str	x19, [sp, #16]
  403c50:	mov	x29, sp
  403c54:	cmp	w8, #0x1
  403c58:	b.lt	403c84 <strsignal@plt+0x2844>  // b.tstop
  403c5c:	ldr	x9, [x0, #128]
  403c60:	mov	w2, w1
  403c64:	mov	w1, w8
  403c68:	mov	x19, x0
  403c6c:	ldr	x9, [x9, #48]
  403c70:	blr	x9
  403c74:	mov	w8, #0xffffffff            	// #-1
  403c78:	str	x0, [x19, #104]
  403c7c:	str	w8, [x19, #44]
  403c80:	b	403c88 <strsignal@plt+0x2848>
  403c84:	mov	x0, xzr
  403c88:	ldr	x19, [sp, #16]
  403c8c:	ldp	x29, x30, [sp], #32
  403c90:	ret
  403c94:	sub	sp, sp, #0x40
  403c98:	stp	x29, x30, [sp, #16]
  403c9c:	stp	x20, x19, [sp, #48]
  403ca0:	ldr	x8, [x0, #64]
  403ca4:	str	x21, [sp, #32]
  403ca8:	mov	x19, x2
  403cac:	mov	x20, x0
  403cb0:	mov	w21, w1
  403cb4:	add	x29, sp, #0x10
  403cb8:	cbnz	x8, 403cd4 <strsignal@plt+0x2894>
  403cbc:	add	x2, x29, #0x18
  403cc0:	sub	x3, x29, #0x4
  403cc4:	mov	x0, x20
  403cc8:	mov	w1, wzr
  403ccc:	bl	403760 <strsignal@plt+0x2320>
  403cd0:	cbz	w0, 403d0c <strsignal@plt+0x28cc>
  403cd4:	ldrsw	x8, [x20, #48]
  403cd8:	cmp	w8, w21
  403cdc:	b.ge	403cf8 <strsignal@plt+0x28b8>  // b.tcont
  403ce0:	add	x0, x19, x8, lsl #2
  403ce4:	sub	w8, w21, w8
  403ce8:	sbfiz	x2, x8, #2, #32
  403cec:	mov	w1, wzr
  403cf0:	bl	401220 <memset@plt>
  403cf4:	ldr	w21, [x20, #48]
  403cf8:	ldr	x1, [x20, #64]
  403cfc:	sbfiz	x2, x21, #2, #32
  403d00:	mov	x0, x19
  403d04:	bl	401130 <memcpy@plt>
  403d08:	mov	w0, #0x1                   	// #1
  403d0c:	ldp	x20, x19, [sp, #48]
  403d10:	ldr	x21, [sp, #32]
  403d14:	ldp	x29, x30, [sp, #16]
  403d18:	add	sp, sp, #0x40
  403d1c:	ret
  403d20:	sub	sp, sp, #0x40
  403d24:	stp	x29, x30, [sp, #16]
  403d28:	stp	x20, x19, [sp, #48]
  403d2c:	ldr	x8, [x0, #64]
  403d30:	str	x21, [sp, #32]
  403d34:	mov	x19, x2
  403d38:	mov	x20, x0
  403d3c:	mov	w21, w1
  403d40:	add	x29, sp, #0x10
  403d44:	cbnz	x8, 403d60 <strsignal@plt+0x2920>
  403d48:	add	x2, x29, #0x18
  403d4c:	sub	x3, x29, #0x4
  403d50:	mov	x0, x20
  403d54:	mov	w1, wzr
  403d58:	bl	403760 <strsignal@plt+0x2320>
  403d5c:	cbz	w0, 403da8 <strsignal@plt+0x2968>
  403d60:	ldr	x8, [x20, #72]
  403d64:	cbz	x8, 403da4 <strsignal@plt+0x2964>
  403d68:	ldrsw	x8, [x20, #48]
  403d6c:	cmp	w8, w21
  403d70:	b.ge	403d8c <strsignal@plt+0x294c>  // b.tcont
  403d74:	add	x0, x19, x8, lsl #5
  403d78:	sub	w8, w21, w8
  403d7c:	sbfiz	x2, x8, #5, #32
  403d80:	mov	w1, wzr
  403d84:	bl	401220 <memset@plt>
  403d88:	ldr	w21, [x20, #48]
  403d8c:	ldr	x1, [x20, #72]
  403d90:	sbfiz	x2, x21, #5, #32
  403d94:	mov	x0, x19
  403d98:	bl	401130 <memcpy@plt>
  403d9c:	mov	w0, #0x1                   	// #1
  403da0:	b	403da8 <strsignal@plt+0x2968>
  403da4:	mov	w0, wzr
  403da8:	ldp	x20, x19, [sp, #48]
  403dac:	ldr	x21, [sp, #32]
  403db0:	ldp	x29, x30, [sp, #16]
  403db4:	add	sp, sp, #0x40
  403db8:	ret
  403dbc:	sub	sp, sp, #0x40
  403dc0:	stp	x29, x30, [sp, #16]
  403dc4:	stp	x20, x19, [sp, #48]
  403dc8:	ldr	w1, [x0, #24]
  403dcc:	mov	x19, x0
  403dd0:	str	x21, [sp, #32]
  403dd4:	add	x29, sp, #0x10
  403dd8:	cmp	w1, #0x1
  403ddc:	b.lt	403df0 <strsignal@plt+0x29b0>  // b.tstop
  403de0:	ldr	x8, [x19, #128]
  403de4:	mov	x0, x19
  403de8:	ldr	x8, [x8, #24]
  403dec:	blr	x8
  403df0:	ldr	w1, [x19, #44]
  403df4:	cmp	w1, #0x1
  403df8:	b.lt	403e0c <strsignal@plt+0x29cc>  // b.tstop
  403dfc:	ldr	x8, [x19, #128]
  403e00:	mov	x0, x19
  403e04:	ldr	x8, [x8, #24]
  403e08:	blr	x8
  403e0c:	ldr	x0, [x19, #96]
  403e10:	cbz	x0, 403e18 <strsignal@plt+0x29d8>
  403e14:	bl	4011d0 <fclose@plt>
  403e18:	ldr	x0, [x19, #104]
  403e1c:	cbz	x0, 403e24 <strsignal@plt+0x29e4>
  403e20:	bl	4011d0 <fclose@plt>
  403e24:	ldr	x8, [x19, #64]
  403e28:	cbz	x8, 403ed4 <strsignal@plt+0x2a94>
  403e2c:	ldr	w8, [x19, #40]
  403e30:	cbz	w8, 403e3c <strsignal@plt+0x29fc>
  403e34:	ldr	x0, [x19, #32]
  403e38:	bl	401210 <free@plt>
  403e3c:	ldr	x0, [x19, #56]
  403e40:	bl	401210 <free@plt>
  403e44:	ldr	x0, [x19, #64]
  403e48:	bl	401210 <free@plt>
  403e4c:	ldr	x0, [x19, #72]
  403e50:	bl	401210 <free@plt>
  403e54:	ldr	w8, [x19, #112]
  403e58:	cmp	w8, #0x1
  403e5c:	b.lt	403ea4 <strsignal@plt+0x2a64>  // b.tstop
  403e60:	ldr	w8, [x19, #112]
  403e64:	ldr	x0, [x19, #120]
  403e68:	cmp	w8, #0x1
  403e6c:	b.lt	403ea0 <strsignal@plt+0x2a60>  // b.tstop
  403e70:	mov	x20, xzr
  403e74:	lsl	x21, x20, #3
  403e78:	ldr	x0, [x0, x21]
  403e7c:	bl	4012c0 <remove@plt>
  403e80:	ldr	x8, [x19, #120]
  403e84:	ldr	x0, [x8, x21]
  403e88:	bl	401210 <free@plt>
  403e8c:	ldrsw	x8, [x19, #112]
  403e90:	ldr	x0, [x19, #120]
  403e94:	add	x20, x20, #0x1
  403e98:	cmp	x20, x8
  403e9c:	b.lt	403e74 <strsignal@plt+0x2a34>  // b.tstop
  403ea0:	bl	401210 <free@plt>
  403ea4:	ldr	x8, [x19, #128]
  403ea8:	ldr	x8, [x8, #64]
  403eac:	cbz	x8, 403eb8 <strsignal@plt+0x2a78>
  403eb0:	mov	x0, x19
  403eb4:	blr	x8
  403eb8:	mov	x0, x19
  403ebc:	bl	401210 <free@plt>
  403ec0:	ldp	x20, x19, [sp, #48]
  403ec4:	ldr	x21, [sp, #32]
  403ec8:	ldp	x29, x30, [sp, #16]
  403ecc:	add	sp, sp, #0x40
  403ed0:	ret
  403ed4:	ldr	w8, [x19]
  403ed8:	add	x2, x29, #0x18
  403edc:	sub	x3, x29, #0x4
  403ee0:	mov	w1, #0x1                   	// #1
  403ee4:	and	w8, w8, #0xfffffffe
  403ee8:	mov	x0, x19
  403eec:	str	w8, [x19]
  403ef0:	bl	403760 <strsignal@plt+0x2320>
  403ef4:	ldr	w8, [x19, #40]
  403ef8:	cbnz	w8, 403e34 <strsignal@plt+0x29f4>
  403efc:	b	403e3c <strsignal@plt+0x29fc>
  403f00:	stp	x29, x30, [sp, #-32]!
  403f04:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  403f08:	ldr	x8, [x8, #576]
  403f0c:	str	x19, [sp, #16]
  403f10:	mov	w19, w0
  403f14:	mov	x29, sp
  403f18:	cbz	x8, 403f20 <strsignal@plt+0x2ae0>
  403f1c:	blr	x8
  403f20:	mov	w0, w19
  403f24:	bl	4013d0 <exit@plt>
  403f28:	stp	x29, x30, [sp, #-48]!
  403f2c:	str	x21, [sp, #16]
  403f30:	adrp	x21, 415000 <strsignal@plt+0x13bc0>
  403f34:	ldr	x8, [x21, #560]
  403f38:	stp	x20, x19, [sp, #32]
  403f3c:	mov	x29, sp
  403f40:	cbnz	x8, 404008 <strsignal@plt+0x2bc8>
  403f44:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403f48:	add	x0, x0, #0xa7e
  403f4c:	bl	4013c0 <getenv@plt>
  403f50:	mov	x1, xzr
  403f54:	bl	40401c <strsignal@plt+0x2bdc>
  403f58:	mov	x19, x0
  403f5c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403f60:	add	x0, x0, #0xa85
  403f64:	bl	4013c0 <getenv@plt>
  403f68:	mov	x1, x19
  403f6c:	bl	40401c <strsignal@plt+0x2bdc>
  403f70:	mov	x19, x0
  403f74:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403f78:	add	x0, x0, #0xa89
  403f7c:	bl	4013c0 <getenv@plt>
  403f80:	mov	x1, x19
  403f84:	bl	40401c <strsignal@plt+0x2bdc>
  403f88:	mov	x1, x0
  403f8c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403f90:	add	x0, x0, #0xa8e
  403f94:	bl	40401c <strsignal@plt+0x2bdc>
  403f98:	mov	x1, x0
  403f9c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403fa0:	add	x0, x0, #0xabe
  403fa4:	bl	40401c <strsignal@plt+0x2bdc>
  403fa8:	mov	x1, x0
  403fac:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403fb0:	add	x0, x0, #0xac7
  403fb4:	bl	40401c <strsignal@plt+0x2bdc>
  403fb8:	mov	x1, x0
  403fbc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403fc0:	add	x0, x0, #0xad0
  403fc4:	bl	40401c <strsignal@plt+0x2bdc>
  403fc8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403fcc:	add	x8, x8, #0x473
  403fd0:	cmp	x0, #0x0
  403fd4:	csel	x19, x8, x0, eq  // eq = none
  403fd8:	mov	x0, x19
  403fdc:	bl	401190 <strlen@plt>
  403fe0:	mov	x20, x0
  403fe4:	add	w0, w20, #0x2
  403fe8:	bl	403054 <strsignal@plt+0x1c14>
  403fec:	mov	x1, x19
  403ff0:	bl	4012a0 <strcpy@plt>
  403ff4:	mov	w8, #0x2f                  	// #47
  403ff8:	add	w9, w20, #0x1
  403ffc:	strb	w8, [x0, w20, uxtw]
  404000:	strb	wzr, [x0, w9, uxtw]
  404004:	str	x0, [x21, #560]
  404008:	ldr	x0, [x21, #560]
  40400c:	ldp	x20, x19, [sp, #32]
  404010:	ldr	x21, [sp, #16]
  404014:	ldp	x29, x30, [sp], #48
  404018:	ret
  40401c:	stp	x29, x30, [sp, #-32]!
  404020:	str	x19, [sp, #16]
  404024:	mov	x29, sp
  404028:	cbnz	x1, 40404c <strsignal@plt+0x2c0c>
  40402c:	mov	x19, x0
  404030:	cbz	x0, 404048 <strsignal@plt+0x2c08>
  404034:	mov	w1, #0x7                   	// #7
  404038:	mov	x0, x19
  40403c:	bl	401260 <access@plt>
  404040:	mov	x1, x19
  404044:	cbz	w0, 40404c <strsignal@plt+0x2c0c>
  404048:	mov	x1, xzr
  40404c:	ldr	x19, [sp, #16]
  404050:	mov	x0, x1
  404054:	ldp	x29, x30, [sp], #32
  404058:	ret
  40405c:	stp	x29, x30, [sp, #-80]!
  404060:	str	x25, [sp, #16]
  404064:	stp	x24, x23, [sp, #32]
  404068:	stp	x22, x21, [sp, #48]
  40406c:	stp	x20, x19, [sp, #64]
  404070:	mov	x29, sp
  404074:	mov	x20, x1
  404078:	mov	x21, x0
  40407c:	bl	403f28 <strsignal@plt+0x2ae8>
  404080:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  404084:	add	x8, x8, #0xa93
  404088:	cmp	x21, #0x0
  40408c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  404090:	add	x9, x9, #0x45d
  404094:	csel	x21, x8, x21, eq  // eq = none
  404098:	cmp	x20, #0x0
  40409c:	mov	x19, x0
  4040a0:	csel	x22, x9, x20, eq  // eq = none
  4040a4:	bl	401190 <strlen@plt>
  4040a8:	mov	x20, x0
  4040ac:	mov	x0, x21
  4040b0:	bl	401190 <strlen@plt>
  4040b4:	mov	x23, x0
  4040b8:	mov	x0, x22
  4040bc:	bl	401190 <strlen@plt>
  4040c0:	sxtw	x25, w20
  4040c4:	sxtw	x23, w23
  4040c8:	mov	x24, x0
  4040cc:	add	x8, x25, x23
  4040d0:	add	x8, x8, w24, sxtw
  4040d4:	add	x0, x8, #0x7
  4040d8:	bl	403054 <strsignal@plt+0x1c14>
  4040dc:	mov	x1, x19
  4040e0:	mov	x20, x0
  4040e4:	bl	4012a0 <strcpy@plt>
  4040e8:	add	x0, x20, x25
  4040ec:	mov	x1, x21
  4040f0:	bl	4012a0 <strcpy@plt>
  4040f4:	add	x8, x0, x23
  4040f8:	mov	w9, #0x5858                	// #22616
  4040fc:	mov	w10, #0x5858                	// #22616
  404100:	movk	w9, #0x58, lsl #16
  404104:	movk	w10, #0x5858, lsl #16
  404108:	add	x0, x8, #0x6
  40410c:	mov	x1, x22
  404110:	stur	w9, [x8, #3]
  404114:	str	w10, [x8]
  404118:	bl	4012a0 <strcpy@plt>
  40411c:	mov	x0, x20
  404120:	mov	w1, w24
  404124:	bl	401290 <mkstemps@plt>
  404128:	cmn	w0, #0x1
  40412c:	b.eq	404154 <strsignal@plt+0x2d14>  // b.none
  404130:	bl	401350 <close@plt>
  404134:	cbnz	w0, 404180 <strsignal@plt+0x2d40>
  404138:	mov	x0, x20
  40413c:	ldp	x20, x19, [sp, #64]
  404140:	ldp	x22, x21, [sp, #48]
  404144:	ldp	x24, x23, [sp, #32]
  404148:	ldr	x25, [sp, #16]
  40414c:	ldp	x29, x30, [sp], #80
  404150:	ret
  404154:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  404158:	ldr	x20, [x8, #432]
  40415c:	bl	401330 <__errno_location@plt>
  404160:	ldr	w0, [x0]
  404164:	bl	401280 <strerror@plt>
  404168:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40416c:	mov	x3, x0
  404170:	add	x1, x1, #0xa96
  404174:	mov	x0, x20
  404178:	mov	x2, x19
  40417c:	bl	4011a0 <fprintf@plt>
  404180:	bl	4013b0 <abort@plt>
  404184:	stp	x29, x30, [sp, #-16]!
  404188:	mov	x1, x0
  40418c:	mov	x0, xzr
  404190:	mov	x29, sp
  404194:	bl	40405c <strsignal@plt+0x2c1c>
  404198:	ldp	x29, x30, [sp], #16
  40419c:	ret
  4041a0:	stp	x29, x30, [sp, #-64]!
  4041a4:	mov	x29, sp
  4041a8:	stp	x19, x20, [sp, #16]
  4041ac:	adrp	x20, 414000 <strsignal@plt+0x12bc0>
  4041b0:	add	x20, x20, #0xdc0
  4041b4:	stp	x21, x22, [sp, #32]
  4041b8:	adrp	x21, 414000 <strsignal@plt+0x12bc0>
  4041bc:	add	x21, x21, #0xdb8
  4041c0:	sub	x20, x20, x21
  4041c4:	mov	w22, w0
  4041c8:	stp	x23, x24, [sp, #48]
  4041cc:	mov	x23, x1
  4041d0:	mov	x24, x2
  4041d4:	bl	4010f8 <memcpy@plt-0x38>
  4041d8:	cmp	xzr, x20, asr #3
  4041dc:	b.eq	404208 <strsignal@plt+0x2dc8>  // b.none
  4041e0:	asr	x20, x20, #3
  4041e4:	mov	x19, #0x0                   	// #0
  4041e8:	ldr	x3, [x21, x19, lsl #3]
  4041ec:	mov	x2, x24
  4041f0:	add	x19, x19, #0x1
  4041f4:	mov	x1, x23
  4041f8:	mov	w0, w22
  4041fc:	blr	x3
  404200:	cmp	x20, x19
  404204:	b.ne	4041e8 <strsignal@plt+0x2da8>  // b.any
  404208:	ldp	x19, x20, [sp, #16]
  40420c:	ldp	x21, x22, [sp, #32]
  404210:	ldp	x23, x24, [sp, #48]
  404214:	ldp	x29, x30, [sp], #64
  404218:	ret
  40421c:	nop
  404220:	ret
  404224:	nop
  404228:	mov	x2, x1
  40422c:	mov	x1, x0
  404230:	mov	w0, #0x0                   	// #0
  404234:	b	401370 <__xstat@plt>

Disassembly of section .fini:

0000000000404238 <.fini>:
  404238:	stp	x29, x30, [sp, #-16]!
  40423c:	mov	x29, sp
  404240:	ldp	x29, x30, [sp], #16
  404244:	ret
