{"vcs1":{"timestamp_begin":1711620158.377934390, "rt":1.14, "ut":0.19, "st":0.18}}
{"vcselab":{"timestamp_begin":1711620159.595948604, "rt":0.85, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1711620160.512821873, "rt":0.41, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620157.788078124}
{"VCS_COMP_START_TIME": 1711620157.788078124}
{"VCS_COMP_END_TIME": 1711620162.274457246}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329644}}
{"stitch_vcselab": {"peak_mem": 215176}}
