{"vcs1":{"timestamp_begin":1681740357.990377202, "rt":0.75, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681740358.778724665, "rt":1.14, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681740359.947174637, "rt":0.75, "ut":0.07, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681740357.694629977}
{"VCS_COMP_START_TIME": 1681740357.694629977}
{"VCS_COMP_END_TIME": 1681740361.349549497}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341184}}
{"stitch_vcselab": {"peak_mem": 238988}}
