--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLayer.twx TopLayer.ncd -o TopLayer.twr TopLayer.pcf

Design file:              TopLayer.ncd
Physical constraint file: TopLayer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 6420 paths analyzed, 452 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.145ns.
--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_adr_15 (SLICE_X26Y47.A2), 93 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_6_2 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.443 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_6_2 to memory_controller/memcntrl_ram_adr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.BQ      Tcko                  0.391   memory_controller/STATE_6_2
                                                       memory_controller/STATE_6_2
    SLICE_X21Y23.B2      net (fanout=1)        1.086   memory_controller/STATE_6_2
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X26Y47.A2      net (fanout=10)       1.052   memory_controller/_n03714
    SLICE_X26Y47.CLK     Tas                   0.289   memory_controller/memcntrl_ram_adr<18>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<10>1
                                                       memory_controller/memcntrl_ram_adr_15
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (1.716ns logic, 5.399ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_4_1 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.443 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_4_1 to memory_controller/memcntrl_ram_adr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.447   memory_controller/STATE_4_1
                                                       memory_controller/STATE_4_1
    SLICE_X21Y23.B3      net (fanout=2)        1.012   memory_controller/STATE_4_1
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X26Y47.A2      net (fanout=10)       1.052   memory_controller/_n03714
    SLICE_X26Y47.CLK     Tas                   0.289   memory_controller/memcntrl_ram_adr<18>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<10>1
                                                       memory_controller/memcntrl_ram_adr_15
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (1.772ns logic, 5.325ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_0_1 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.443 - 0.448)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_0_1 to memory_controller/memcntrl_ram_adr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   memory_controller/STATE_0_1
                                                       memory_controller/STATE_0_1
    SLICE_X21Y23.B1      net (fanout=3)        0.796   memory_controller/STATE_0_1
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X26Y47.A2      net (fanout=10)       1.052   memory_controller/_n03714
    SLICE_X26Y47.CLK     Tas                   0.289   memory_controller/memcntrl_ram_adr<18>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<10>1
                                                       memory_controller/memcntrl_ram_adr_15
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.772ns logic, 5.109ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_adr_21 (SLICE_X27Y47.C4), 93 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_6_2 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.443 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_6_2 to memory_controller/memcntrl_ram_adr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.BQ      Tcko                  0.391   memory_controller/STATE_6_2
                                                       memory_controller/STATE_6_2
    SLICE_X21Y23.B2      net (fanout=1)        1.086   memory_controller/STATE_6_2
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X27Y47.C4      net (fanout=10)       0.918   memory_controller/_n03714
    SLICE_X27Y47.CLK     Tas                   0.322   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<4>1
                                                       memory_controller/memcntrl_ram_adr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (1.749ns logic, 5.265ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_4_1 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.443 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_4_1 to memory_controller/memcntrl_ram_adr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.447   memory_controller/STATE_4_1
                                                       memory_controller/STATE_4_1
    SLICE_X21Y23.B3      net (fanout=2)        1.012   memory_controller/STATE_4_1
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X27Y47.C4      net (fanout=10)       0.918   memory_controller/_n03714
    SLICE_X27Y47.CLK     Tas                   0.322   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<4>1
                                                       memory_controller/memcntrl_ram_adr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.805ns logic, 5.191ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_0_1 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.443 - 0.448)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_0_1 to memory_controller/memcntrl_ram_adr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   memory_controller/STATE_0_1
                                                       memory_controller/STATE_0_1
    SLICE_X21Y23.B1      net (fanout=3)        0.796   memory_controller/STATE_0_1
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X27Y47.C4      net (fanout=10)       0.918   memory_controller/_n03714
    SLICE_X27Y47.CLK     Tas                   0.322   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<4>1
                                                       memory_controller/memcntrl_ram_adr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.780ns (1.805ns logic, 4.975ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_adr_22 (SLICE_X27Y47.D4), 93 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_6_2 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.443 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_6_2 to memory_controller/memcntrl_ram_adr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.BQ      Tcko                  0.391   memory_controller/STATE_6_2
                                                       memory_controller/STATE_6_2
    SLICE_X21Y23.B2      net (fanout=1)        1.086   memory_controller/STATE_6_2
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X27Y47.D4      net (fanout=10)       0.858   memory_controller/_n03714
    SLICE_X27Y47.CLK     Tas                   0.322   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<3>1
                                                       memory_controller/memcntrl_ram_adr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (1.749ns logic, 5.205ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_4_1 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.443 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_4_1 to memory_controller/memcntrl_ram_adr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.447   memory_controller/STATE_4_1
                                                       memory_controller/STATE_4_1
    SLICE_X21Y23.B3      net (fanout=2)        1.012   memory_controller/STATE_4_1
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X27Y47.D4      net (fanout=10)       0.858   memory_controller/_n03714
    SLICE_X27Y47.CLK     Tas                   0.322   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<3>1
                                                       memory_controller/memcntrl_ram_adr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (1.805ns logic, 5.131ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_0_1 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.443 - 0.448)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_0_1 to memory_controller/memcntrl_ram_adr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   memory_controller/STATE_0_1
                                                       memory_controller/STATE_0_1
    SLICE_X21Y23.B1      net (fanout=3)        0.796   memory_controller/STATE_0_1
    SLICE_X21Y23.B       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>111
    SLICE_X21Y23.D2      net (fanout=16)       0.461   memory_controller/GND_34_o_STATE[7]_select_146_OUT<3>11
    SLICE_X21Y23.D       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/GND_34_o_STATE[7]_equal_111_o<7>1
    SLICE_X21Y23.C1      net (fanout=11)       0.884   memory_controller/GND_34_o_STATE[7]_equal_111_o
    SLICE_X21Y23.C       Tilo                  0.259   memory_controller/STATE_6_2
                                                       memory_controller/_n03711
    SLICE_X27Y40.B5      net (fanout=2)        1.916   memory_controller/_n03711
    SLICE_X27Y40.B       Tilo                  0.259   memory_controller/memcntrl_ram_adr<14>
                                                       memory_controller/_n03714_1
    SLICE_X27Y47.D4      net (fanout=10)       0.858   memory_controller/_n03714
    SLICE_X27Y47.CLK     Tas                   0.322   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<3>1
                                                       memory_controller/memcntrl_ram_adr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (1.805ns logic, 4.915ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_data_1 (SLICE_X18Y4.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_controller/DataLatch_1 (FF)
  Destination:          memory_controller/memcntrl_ram_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_controller/DataLatch_1 to memory_controller/memcntrl_ram_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.CQ       Tcko                  0.198   memory_controller/DataLatch<2>
                                                       memory_controller/DataLatch_1
    SLICE_X18Y4.D5       net (fanout=3)        0.088   memory_controller/DataLatch<1>
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.131   memory_controller/memcntrl_ram_data<15>
                                                       memory_controller/Mmux_n028381
                                                       memory_controller/memcntrl_ram_data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.329ns logic, 0.088ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_ub (SLICE_X25Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_controller/memcntrl_ram_ub (FF)
  Destination:          memory_controller/memcntrl_ram_ub (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_controller/memcntrl_ram_ub to memory_controller/memcntrl_ram_ub
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.AQ      Tcko                  0.198   memory_controller/memcntrl_ram_ub
                                                       memory_controller/memcntrl_ram_ub
    SLICE_X25Y23.A6      net (fanout=3)        0.025   memory_controller/memcntrl_ram_ub
    SLICE_X25Y23.CLK     Tah         (-Th)    -0.215   memory_controller/memcntrl_ram_ub
                                                       memory_controller/GND_34_o_PWR_16_o_Select_134_o1
                                                       memory_controller/memcntrl_ram_ub
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_adr_19 (SLICE_X27Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_controller/memcntrl_ram_adr_19 (FF)
  Destination:          memory_controller/memcntrl_ram_adr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_controller/memcntrl_ram_adr_19 to memory_controller/memcntrl_ram_adr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.198   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/memcntrl_ram_adr_19
    SLICE_X27Y47.A6      net (fanout=2)        0.025   memory_controller/memcntrl_ram_adr<19>
    SLICE_X27Y47.CLK     Tah         (-Th)    -0.215   memory_controller/memcntrl_ram_adr<22>
                                                       memory_controller/GND_34_o_X_9_o_select_130_OUT<6>1
                                                       memory_controller/memcntrl_ram_adr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divide_clock_by_10000/COUNT1<3>/CLK
  Logical resource: divide_clock_by_10000/COUNT1_0/CK
  Location pin: SLICE_X28Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divide_clock_by_10000/COUNT1<3>/CLK
  Logical resource: divide_clock_by_10000/COUNT1_1/CK
  Location pin: SLICE_X28Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.145|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6420 paths, 0 nets, and 1044 connections

Design statistics:
   Minimum period:   7.145ns{1}   (Maximum frequency: 139.958MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 04 23:14:06 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



