// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _apply_rotary_pos_emb_HH_
#define _apply_rotary_pos_emb_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_mux_42_40_1_1.h"
#include "dut_mux_165_40_1_1.h"
#include "apply_rotary_pos_fYi.h"
#include "apply_rotary_pos_g8j.h"

namespace ap_rtl {

struct apply_rotary_pos_emb : public sc_module {
    // Port declarations 70
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<40> > p_read;
    sc_in< sc_lv<40> > p_read1;
    sc_in< sc_lv<40> > p_read2;
    sc_in< sc_lv<40> > p_read3;
    sc_in< sc_lv<40> > p_read4;
    sc_in< sc_lv<40> > p_read5;
    sc_in< sc_lv<40> > p_read6;
    sc_in< sc_lv<40> > p_read7;
    sc_in< sc_lv<40> > p_read8;
    sc_in< sc_lv<40> > p_read9;
    sc_in< sc_lv<40> > p_read10;
    sc_in< sc_lv<40> > p_read11;
    sc_in< sc_lv<40> > p_read12;
    sc_in< sc_lv<40> > p_read13;
    sc_in< sc_lv<40> > p_read14;
    sc_in< sc_lv<40> > p_read15;
    sc_in< sc_lv<40> > p_read16;
    sc_in< sc_lv<40> > p_read17;
    sc_in< sc_lv<40> > p_read18;
    sc_in< sc_lv<40> > p_read19;
    sc_in< sc_lv<40> > p_read20;
    sc_in< sc_lv<40> > p_read21;
    sc_in< sc_lv<40> > p_read22;
    sc_in< sc_lv<40> > p_read23;
    sc_in< sc_lv<40> > p_read24;
    sc_in< sc_lv<40> > p_read25;
    sc_in< sc_lv<40> > p_read26;
    sc_in< sc_lv<40> > p_read27;
    sc_in< sc_lv<40> > p_read28;
    sc_in< sc_lv<40> > p_read29;
    sc_in< sc_lv<40> > p_read30;
    sc_in< sc_lv<40> > p_read31;
    sc_out< sc_lv<40> > ap_return_0;
    sc_out< sc_lv<40> > ap_return_1;
    sc_out< sc_lv<40> > ap_return_2;
    sc_out< sc_lv<40> > ap_return_3;
    sc_out< sc_lv<40> > ap_return_4;
    sc_out< sc_lv<40> > ap_return_5;
    sc_out< sc_lv<40> > ap_return_6;
    sc_out< sc_lv<40> > ap_return_7;
    sc_out< sc_lv<40> > ap_return_8;
    sc_out< sc_lv<40> > ap_return_9;
    sc_out< sc_lv<40> > ap_return_10;
    sc_out< sc_lv<40> > ap_return_11;
    sc_out< sc_lv<40> > ap_return_12;
    sc_out< sc_lv<40> > ap_return_13;
    sc_out< sc_lv<40> > ap_return_14;
    sc_out< sc_lv<40> > ap_return_15;
    sc_out< sc_lv<40> > ap_return_16;
    sc_out< sc_lv<40> > ap_return_17;
    sc_out< sc_lv<40> > ap_return_18;
    sc_out< sc_lv<40> > ap_return_19;
    sc_out< sc_lv<40> > ap_return_20;
    sc_out< sc_lv<40> > ap_return_21;
    sc_out< sc_lv<40> > ap_return_22;
    sc_out< sc_lv<40> > ap_return_23;
    sc_out< sc_lv<40> > ap_return_24;
    sc_out< sc_lv<40> > ap_return_25;
    sc_out< sc_lv<40> > ap_return_26;
    sc_out< sc_lv<40> > ap_return_27;
    sc_out< sc_lv<40> > ap_return_28;
    sc_out< sc_lv<40> > ap_return_29;
    sc_out< sc_lv<40> > ap_return_30;
    sc_out< sc_lv<40> > ap_return_31;


    // Module declarations
    apply_rotary_pos_emb(sc_module_name name);
    SC_HAS_PROCESS(apply_rotary_pos_emb);

    ~apply_rotary_pos_emb();

    sc_trace_file* mVcdFile;

    apply_rotary_pos_fYi* cos_tab_V_2_U;
    apply_rotary_pos_g8j* sin_tab_V_2_U;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U38;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U39;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U40;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U41;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U42;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U43;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U44;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U45;
    dut_mux_165_40_1_1<1,1,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,5,40>* dut_mux_165_40_1_1_U46;
    dut_mux_165_40_1_1<1,1,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,5,40>* dut_mux_165_40_1_1_U47;
    dut_mux_165_40_1_1<1,1,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,5,40>* dut_mux_165_40_1_1_U48;
    dut_mux_165_40_1_1<1,1,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,5,40>* dut_mux_165_40_1_1_U49;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > cos_tab_V_2_address0;
    sc_signal< sc_logic > cos_tab_V_2_ce0;
    sc_signal< sc_lv<18> > cos_tab_V_2_q0;
    sc_signal< sc_lv<7> > sin_tab_V_2_address0;
    sc_signal< sc_logic > sin_tab_V_2_ce0;
    sc_signal< sc_lv<16> > sin_tab_V_2_q0;
    sc_signal< sc_lv<3> > i_fu_748_p2;
    sc_signal< sc_lv<3> > i_reg_2851;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > trunc_ln1265_fu_754_p1;
    sc_signal< sc_lv<2> > trunc_ln1265_reg_2856;
    sc_signal< sc_lv<1> > icmp_ln203_fu_742_p2;
    sc_signal< sc_lv<1> > icmp_ln203_1_fu_758_p2;
    sc_signal< sc_lv<1> > icmp_ln203_1_reg_2868;
    sc_signal< sc_lv<1> > icmp_ln203_2_fu_764_p2;
    sc_signal< sc_lv<1> > icmp_ln203_2_reg_2884;
    sc_signal< sc_lv<1> > icmp_ln203_3_fu_770_p2;
    sc_signal< sc_lv<1> > icmp_ln203_3_reg_2910;
    sc_signal< sc_lv<1> > or_ln1265_1_fu_776_p2;
    sc_signal< sc_lv<1> > or_ln1265_1_reg_2941;
    sc_signal< sc_lv<2> > add_ln205_fu_788_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > i_2_fu_1788_p2;
    sc_signal< sc_lv<3> > i_2_reg_3149;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > trunc_ln1116_fu_1794_p1;
    sc_signal< sc_lv<2> > trunc_ln1116_reg_3154;
    sc_signal< sc_lv<1> > icmp_ln215_fu_1782_p2;
    sc_signal< sc_lv<3> > add_ln217_fu_2092_p2;
    sc_signal< sc_lv<3> > add_ln217_reg_3162;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln217_fu_2086_p2;
    sc_signal< sc_lv<2> > trunc_ln1116_1_fu_2104_p1;
    sc_signal< sc_lv<2> > trunc_ln1116_1_reg_3172;
    sc_signal< sc_lv<5> > zext_ln1116_fu_2115_p1;
    sc_signal< sc_lv<5> > zext_ln1116_reg_3176;
    sc_signal< sc_lv<40> > tmp_24_fu_2119_p18;
    sc_signal< sc_lv<40> > tmp_24_reg_3183;
    sc_signal< sc_lv<18> > cos_tab_V_2_load_reg_3193;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<16> > sin_tab_V_2_load_reg_3198;
    sc_signal< sc_lv<40> > tmp_25_fu_2141_p18;
    sc_signal< sc_lv<40> > tmp_25_reg_3203;
    sc_signal< sc_lv<56> > sext_ln1118_17_fu_2181_p1;
    sc_signal< sc_lv<56> > sext_ln1118_17_reg_3208;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<56> > mul_ln1118_fu_2184_p2;
    sc_signal< sc_lv<56> > mul_ln1118_reg_3213;
    sc_signal< sc_lv<56> > zext_ln1118_fu_2193_p1;
    sc_signal< sc_lv<56> > zext_ln1118_reg_3218;
    sc_signal< sc_lv<56> > mul_ln1118_18_fu_2196_p2;
    sc_signal< sc_lv<56> > mul_ln1118_18_reg_3223;
    sc_signal< sc_lv<40> > tmp_26_fu_2296_p18;
    sc_signal< sc_lv<40> > tmp_26_reg_3228;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<40> > tmp_27_fu_2317_p18;
    sc_signal< sc_lv<40> > tmp_27_reg_3233;
    sc_signal< sc_lv<56> > mul_ln1118_19_fu_2357_p2;
    sc_signal< sc_lv<56> > mul_ln1118_19_reg_3238;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<56> > mul_ln1118_20_fu_2365_p2;
    sc_signal< sc_lv<56> > mul_ln1118_20_reg_3243;
    sc_signal< sc_lv<3> > i_0_reg_602;
    sc_signal< sc_lv<1> > icmp_ln205_fu_782_p2;
    sc_signal< sc_lv<2> > k_0_0_reg_613;
    sc_signal< sc_lv<3> > i14_0_reg_624;
    sc_signal< sc_lv<3> > k16_0_0_reg_635;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > zext_ln218_fu_2098_p1;
    sc_signal< sc_lv<40> > rotated_q_V_0_0_0_032_fu_128;
    sc_signal< sc_lv<40> > select_ln1265_11_fu_994_p3;
    sc_signal< sc_lv<40> > rotated_q_V_0_1_0_033_fu_132;
    sc_signal< sc_lv<40> > select_ln1265_10_fu_986_p3;
    sc_signal< sc_lv<40> > rotated_q_V_0_2_0_034_fu_136;
    sc_signal< sc_lv<40> > select_ln1265_9_fu_978_p3;
    sc_signal< sc_lv<40> > rotated_q_V_0_3_0_035_fu_140;
    sc_signal< sc_lv<40> > select_ln1265_8_fu_970_p3;
    sc_signal< sc_lv<40> > rotated_q_V_1_0_0_036_fu_144;
    sc_signal< sc_lv<40> > select_ln1265_7_fu_962_p3;
    sc_signal< sc_lv<40> > rotated_q_V_1_1_0_037_fu_148;
    sc_signal< sc_lv<40> > select_ln1265_6_fu_954_p3;
    sc_signal< sc_lv<40> > rotated_q_V_1_2_0_038_fu_152;
    sc_signal< sc_lv<40> > select_ln1265_4_fu_939_p3;
    sc_signal< sc_lv<40> > rotated_q_V_1_3_0_039_fu_156;
    sc_signal< sc_lv<40> > select_ln1265_1_fu_916_p3;
    sc_signal< sc_lv<40> > rotated_q_V_2_0_0_040_fu_160;
    sc_signal< sc_lv<40> > select_ln1265_32_fu_1398_p3;
    sc_signal< sc_lv<40> > rotated_q_V_2_1_0_041_fu_164;
    sc_signal< sc_lv<40> > select_ln1265_31_fu_1390_p3;
    sc_signal< sc_lv<40> > rotated_q_V_2_2_0_042_fu_168;
    sc_signal< sc_lv<40> > select_ln1265_30_fu_1382_p3;
    sc_signal< sc_lv<40> > rotated_q_V_2_3_0_043_fu_172;
    sc_signal< sc_lv<40> > select_ln1265_29_fu_1374_p3;
    sc_signal< sc_lv<40> > rotated_q_V_3_0_0_044_fu_176;
    sc_signal< sc_lv<40> > select_ln1265_28_fu_1366_p3;
    sc_signal< sc_lv<40> > rotated_q_V_3_1_0_045_fu_180;
    sc_signal< sc_lv<40> > select_ln1265_27_fu_1358_p3;
    sc_signal< sc_lv<40> > rotated_q_V_3_2_0_046_fu_184;
    sc_signal< sc_lv<40> > select_ln1265_26_fu_1350_p3;
    sc_signal< sc_lv<40> > rotated_q_V_3_3_0_047_fu_188;
    sc_signal< sc_lv<40> > select_ln1265_25_fu_1342_p3;
    sc_signal< sc_lv<40> > rotated_k_V_0_0_0_048_fu_192;
    sc_signal< sc_lv<40> > select_ln1265_23_fu_1182_p3;
    sc_signal< sc_lv<40> > rotated_k_V_0_1_0_049_fu_196;
    sc_signal< sc_lv<40> > select_ln1265_22_fu_1174_p3;
    sc_signal< sc_lv<40> > rotated_k_V_0_2_0_050_fu_200;
    sc_signal< sc_lv<40> > select_ln1265_21_fu_1166_p3;
    sc_signal< sc_lv<40> > rotated_k_V_0_3_0_051_fu_204;
    sc_signal< sc_lv<40> > select_ln1265_20_fu_1158_p3;
    sc_signal< sc_lv<40> > rotated_k_V_1_0_0_052_fu_208;
    sc_signal< sc_lv<40> > select_ln1265_19_fu_1150_p3;
    sc_signal< sc_lv<40> > rotated_k_V_1_1_0_053_fu_212;
    sc_signal< sc_lv<40> > select_ln1265_18_fu_1142_p3;
    sc_signal< sc_lv<40> > rotated_k_V_1_2_0_054_fu_216;
    sc_signal< sc_lv<40> > select_ln1265_16_fu_1127_p3;
    sc_signal< sc_lv<40> > rotated_k_V_1_3_0_055_fu_220;
    sc_signal< sc_lv<40> > select_ln1265_13_fu_1104_p3;
    sc_signal< sc_lv<40> > rotated_k_V_2_0_0_056_fu_224;
    sc_signal< sc_lv<40> > select_ln1265_41_fu_1614_p3;
    sc_signal< sc_lv<40> > rotated_k_V_2_1_0_057_fu_228;
    sc_signal< sc_lv<40> > select_ln1265_40_fu_1606_p3;
    sc_signal< sc_lv<40> > rotated_k_V_2_2_0_058_fu_232;
    sc_signal< sc_lv<40> > select_ln1265_39_fu_1598_p3;
    sc_signal< sc_lv<40> > rotated_k_V_2_3_0_059_fu_236;
    sc_signal< sc_lv<40> > select_ln1265_38_fu_1590_p3;
    sc_signal< sc_lv<40> > rotated_k_V_3_0_0_060_fu_240;
    sc_signal< sc_lv<40> > select_ln1265_37_fu_1582_p3;
    sc_signal< sc_lv<40> > rotated_k_V_3_1_0_061_fu_244;
    sc_signal< sc_lv<40> > select_ln1265_36_fu_1574_p3;
    sc_signal< sc_lv<40> > rotated_k_V_3_2_0_062_fu_248;
    sc_signal< sc_lv<40> > select_ln1265_35_fu_1566_p3;
    sc_signal< sc_lv<40> > rotated_k_V_3_3_0_063_fu_252;
    sc_signal< sc_lv<40> > select_ln1265_34_fu_1558_p3;
    sc_signal< sc_lv<40> > output_k_V1251_01_fu_256;
    sc_signal< sc_lv<40> > output_k_V1250_02_fu_260;
    sc_signal< sc_lv<40> > output_q_V_03_fu_264;
    sc_signal< sc_lv<40> > output_k_V1249_04_fu_268;
    sc_signal< sc_lv<40> > output_k_V12_05_fu_272;
    sc_signal< sc_lv<40> > output_q_V28_06_fu_276;
    sc_signal< sc_lv<40> > output_k_V1148_07_fu_280;
    sc_signal< sc_lv<40> > output_k_V1147_08_fu_284;
    sc_signal< sc_lv<40> > output_q_V29_09_fu_288;
    sc_signal< sc_lv<40> > output_k_V1146_010_fu_292;
    sc_signal< sc_lv<40> > output_k_V11_011_fu_296;
    sc_signal< sc_lv<40> > output_q_V30_012_fu_300;
    sc_signal< sc_lv<40> > output_k_V1045_013_fu_304;
    sc_signal< sc_lv<40> > output_k_V1044_014_fu_308;
    sc_signal< sc_lv<40> > output_q_V7_015_fu_312;
    sc_signal< sc_lv<40> > output_k_V1043_016_fu_316;
    sc_signal< sc_lv<40> > output_k_V10_017_fu_320;
    sc_signal< sc_lv<40> > output_q_V731_018_fu_324;
    sc_signal< sc_lv<40> > output_k_V42_019_fu_328;
    sc_signal< sc_lv<40> > output_k_V41_020_fu_332;
    sc_signal< sc_lv<40> > output_q_V732_021_fu_336;
    sc_signal< sc_lv<40> > output_k_V40_022_fu_340;
    sc_signal< sc_lv<40> > output_k_V_023_fu_344;
    sc_signal< sc_lv<40> > output_q_V733_024_fu_348;
    sc_signal< sc_lv<40> > output_q_V939_025_fu_352;
    sc_signal< sc_lv<40> > output_q_V938_026_fu_356;
    sc_signal< sc_lv<40> > output_q_V8_027_fu_360;
    sc_signal< sc_lv<40> > output_q_V93742_028_fu_364;
    sc_signal< sc_lv<40> > output_q_V9_029_fu_368;
    sc_signal< sc_lv<40> > output_q_V834_030_fu_372;
    sc_signal< sc_lv<40> > output_q_V836_031_fu_376;
    sc_signal< sc_lv<40> > output_q_V835_032_fu_380;
    sc_signal< sc_lv<1> > trunc_ln1265_2_fu_794_p1;
    sc_signal< sc_lv<40> > tmp_17_fu_813_p6;
    sc_signal< sc_lv<40> > tmp_16_fu_804_p6;
    sc_signal< sc_lv<40> > select_ln1265_fu_822_p3;
    sc_signal< sc_lv<40> > sub_ln703_fu_830_p2;
    sc_signal< sc_lv<40> > select_ln203_fu_836_p3;
    sc_signal< sc_lv<40> > select_ln203_1_fu_843_p3;
    sc_signal< sc_lv<40> > select_ln203_3_fu_857_p3;
    sc_signal< sc_lv<40> > select_ln203_4_fu_864_p3;
    sc_signal< sc_lv<40> > select_ln203_6_fu_878_p3;
    sc_signal< sc_lv<1> > xor_ln1265_fu_798_p2;
    sc_signal< sc_lv<1> > or_ln1265_fu_906_p2;
    sc_signal< sc_lv<1> > or_ln1265_2_fu_911_p2;
    sc_signal< sc_lv<40> > select_ln1265_2_fu_924_p3;
    sc_signal< sc_lv<40> > select_ln1265_3_fu_931_p3;
    sc_signal< sc_lv<40> > select_ln1265_5_fu_947_p3;
    sc_signal< sc_lv<40> > select_ln203_9_fu_899_p3;
    sc_signal< sc_lv<40> > select_ln203_2_fu_850_p3;
    sc_signal< sc_lv<40> > select_ln203_5_fu_871_p3;
    sc_signal< sc_lv<40> > select_ln203_7_fu_885_p3;
    sc_signal< sc_lv<40> > select_ln203_8_fu_892_p3;
    sc_signal< sc_lv<40> > tmp_19_fu_1011_p6;
    sc_signal< sc_lv<40> > tmp_18_fu_1002_p6;
    sc_signal< sc_lv<40> > select_ln1265_12_fu_1020_p3;
    sc_signal< sc_lv<40> > sub_ln703_37_fu_1028_p2;
    sc_signal< sc_lv<40> > select_ln203_10_fu_1034_p3;
    sc_signal< sc_lv<40> > select_ln203_11_fu_1041_p3;
    sc_signal< sc_lv<40> > select_ln203_13_fu_1055_p3;
    sc_signal< sc_lv<40> > select_ln203_14_fu_1062_p3;
    sc_signal< sc_lv<40> > select_ln203_16_fu_1076_p3;
    sc_signal< sc_lv<40> > select_ln1265_14_fu_1112_p3;
    sc_signal< sc_lv<40> > select_ln1265_15_fu_1119_p3;
    sc_signal< sc_lv<40> > select_ln1265_17_fu_1135_p3;
    sc_signal< sc_lv<40> > select_ln203_19_fu_1097_p3;
    sc_signal< sc_lv<40> > select_ln203_12_fu_1048_p3;
    sc_signal< sc_lv<40> > select_ln203_15_fu_1069_p3;
    sc_signal< sc_lv<40> > select_ln203_17_fu_1083_p3;
    sc_signal< sc_lv<40> > select_ln203_18_fu_1090_p3;
    sc_signal< sc_lv<40> > tmp_21_fu_1199_p6;
    sc_signal< sc_lv<40> > tmp_20_fu_1190_p6;
    sc_signal< sc_lv<40> > select_ln1265_24_fu_1208_p3;
    sc_signal< sc_lv<40> > select_ln203_20_fu_1216_p3;
    sc_signal< sc_lv<40> > select_ln203_21_fu_1223_p3;
    sc_signal< sc_lv<40> > select_ln203_23_fu_1237_p3;
    sc_signal< sc_lv<40> > select_ln203_24_fu_1244_p3;
    sc_signal< sc_lv<40> > select_ln203_26_fu_1258_p3;
    sc_signal< sc_lv<40> > select_ln203_29_fu_1279_p3;
    sc_signal< sc_lv<40> > select_ln203_30_fu_1286_p3;
    sc_signal< sc_lv<40> > select_ln203_32_fu_1300_p3;
    sc_signal< sc_lv<40> > select_ln203_33_fu_1307_p3;
    sc_signal< sc_lv<40> > select_ln203_35_fu_1321_p3;
    sc_signal< sc_lv<40> > select_ln203_31_fu_1293_p3;
    sc_signal< sc_lv<40> > select_ln203_34_fu_1314_p3;
    sc_signal< sc_lv<40> > select_ln203_36_fu_1328_p3;
    sc_signal< sc_lv<40> > select_ln203_37_fu_1335_p3;
    sc_signal< sc_lv<40> > select_ln203_22_fu_1230_p3;
    sc_signal< sc_lv<40> > select_ln203_25_fu_1251_p3;
    sc_signal< sc_lv<40> > select_ln203_27_fu_1265_p3;
    sc_signal< sc_lv<40> > select_ln203_28_fu_1272_p3;
    sc_signal< sc_lv<40> > tmp_23_fu_1415_p6;
    sc_signal< sc_lv<40> > tmp_22_fu_1406_p6;
    sc_signal< sc_lv<40> > select_ln1265_33_fu_1424_p3;
    sc_signal< sc_lv<40> > select_ln203_38_fu_1432_p3;
    sc_signal< sc_lv<40> > select_ln203_39_fu_1439_p3;
    sc_signal< sc_lv<40> > select_ln203_41_fu_1453_p3;
    sc_signal< sc_lv<40> > select_ln203_42_fu_1460_p3;
    sc_signal< sc_lv<40> > select_ln203_44_fu_1474_p3;
    sc_signal< sc_lv<40> > select_ln203_47_fu_1495_p3;
    sc_signal< sc_lv<40> > select_ln203_48_fu_1502_p3;
    sc_signal< sc_lv<40> > select_ln203_50_fu_1516_p3;
    sc_signal< sc_lv<40> > select_ln203_51_fu_1523_p3;
    sc_signal< sc_lv<40> > select_ln203_53_fu_1537_p3;
    sc_signal< sc_lv<40> > select_ln203_49_fu_1509_p3;
    sc_signal< sc_lv<40> > select_ln203_52_fu_1530_p3;
    sc_signal< sc_lv<40> > select_ln203_54_fu_1544_p3;
    sc_signal< sc_lv<40> > select_ln203_55_fu_1551_p3;
    sc_signal< sc_lv<40> > select_ln203_40_fu_1446_p3;
    sc_signal< sc_lv<40> > select_ln203_43_fu_1467_p3;
    sc_signal< sc_lv<40> > select_ln203_45_fu_1481_p3;
    sc_signal< sc_lv<40> > select_ln203_46_fu_1488_p3;
    sc_signal< sc_lv<4> > tmp_1_fu_2108_p3;
    sc_signal< sc_lv<5> > tmp_24_fu_2119_p17;
    sc_signal< sc_lv<18> > mul_ln1118_fu_2184_p0;
    sc_signal< sc_lv<40> > mul_ln1118_fu_2184_p1;
    sc_signal< sc_lv<16> > mul_ln1118_18_fu_2196_p0;
    sc_signal< sc_lv<40> > mul_ln1118_18_fu_2196_p1;
    sc_signal< sc_lv<56> > add_ln1192_fu_2202_p2;
    sc_signal< sc_lv<40> > mul_ln1118_19_fu_2357_p0;
    sc_signal< sc_lv<18> > mul_ln1118_19_fu_2357_p1;
    sc_signal< sc_lv<40> > mul_ln1118_20_fu_2365_p0;
    sc_signal< sc_lv<16> > mul_ln1118_20_fu_2365_p1;
    sc_signal< sc_lv<56> > add_ln1192_3_fu_2370_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_lv<56> > mul_ln1118_18_fu_2196_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_37;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_3_fu_2370_p2();
    void thread_add_ln1192_fu_2202_p2();
    void thread_add_ln205_fu_788_p2();
    void thread_add_ln217_fu_2092_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_20();
    void thread_ap_return_21();
    void thread_ap_return_22();
    void thread_ap_return_23();
    void thread_ap_return_24();
    void thread_ap_return_25();
    void thread_ap_return_26();
    void thread_ap_return_27();
    void thread_ap_return_28();
    void thread_ap_return_29();
    void thread_ap_return_3();
    void thread_ap_return_30();
    void thread_ap_return_31();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_cos_tab_V_2_address0();
    void thread_cos_tab_V_2_ce0();
    void thread_i_2_fu_1788_p2();
    void thread_i_fu_748_p2();
    void thread_icmp_ln203_1_fu_758_p2();
    void thread_icmp_ln203_2_fu_764_p2();
    void thread_icmp_ln203_3_fu_770_p2();
    void thread_icmp_ln203_fu_742_p2();
    void thread_icmp_ln205_fu_782_p2();
    void thread_icmp_ln215_fu_1782_p2();
    void thread_icmp_ln217_fu_2086_p2();
    void thread_mul_ln1118_18_fu_2196_p0();
    void thread_mul_ln1118_18_fu_2196_p00();
    void thread_mul_ln1118_18_fu_2196_p1();
    void thread_mul_ln1118_18_fu_2196_p2();
    void thread_mul_ln1118_19_fu_2357_p0();
    void thread_mul_ln1118_19_fu_2357_p1();
    void thread_mul_ln1118_19_fu_2357_p2();
    void thread_mul_ln1118_20_fu_2365_p0();
    void thread_mul_ln1118_20_fu_2365_p1();
    void thread_mul_ln1118_20_fu_2365_p2();
    void thread_mul_ln1118_fu_2184_p0();
    void thread_mul_ln1118_fu_2184_p1();
    void thread_mul_ln1118_fu_2184_p2();
    void thread_or_ln1265_1_fu_776_p2();
    void thread_or_ln1265_2_fu_911_p2();
    void thread_or_ln1265_fu_906_p2();
    void thread_select_ln1265_10_fu_986_p3();
    void thread_select_ln1265_11_fu_994_p3();
    void thread_select_ln1265_12_fu_1020_p3();
    void thread_select_ln1265_13_fu_1104_p3();
    void thread_select_ln1265_14_fu_1112_p3();
    void thread_select_ln1265_15_fu_1119_p3();
    void thread_select_ln1265_16_fu_1127_p3();
    void thread_select_ln1265_17_fu_1135_p3();
    void thread_select_ln1265_18_fu_1142_p3();
    void thread_select_ln1265_19_fu_1150_p3();
    void thread_select_ln1265_1_fu_916_p3();
    void thread_select_ln1265_20_fu_1158_p3();
    void thread_select_ln1265_21_fu_1166_p3();
    void thread_select_ln1265_22_fu_1174_p3();
    void thread_select_ln1265_23_fu_1182_p3();
    void thread_select_ln1265_24_fu_1208_p3();
    void thread_select_ln1265_25_fu_1342_p3();
    void thread_select_ln1265_26_fu_1350_p3();
    void thread_select_ln1265_27_fu_1358_p3();
    void thread_select_ln1265_28_fu_1366_p3();
    void thread_select_ln1265_29_fu_1374_p3();
    void thread_select_ln1265_2_fu_924_p3();
    void thread_select_ln1265_30_fu_1382_p3();
    void thread_select_ln1265_31_fu_1390_p3();
    void thread_select_ln1265_32_fu_1398_p3();
    void thread_select_ln1265_33_fu_1424_p3();
    void thread_select_ln1265_34_fu_1558_p3();
    void thread_select_ln1265_35_fu_1566_p3();
    void thread_select_ln1265_36_fu_1574_p3();
    void thread_select_ln1265_37_fu_1582_p3();
    void thread_select_ln1265_38_fu_1590_p3();
    void thread_select_ln1265_39_fu_1598_p3();
    void thread_select_ln1265_3_fu_931_p3();
    void thread_select_ln1265_40_fu_1606_p3();
    void thread_select_ln1265_41_fu_1614_p3();
    void thread_select_ln1265_4_fu_939_p3();
    void thread_select_ln1265_5_fu_947_p3();
    void thread_select_ln1265_6_fu_954_p3();
    void thread_select_ln1265_7_fu_962_p3();
    void thread_select_ln1265_8_fu_970_p3();
    void thread_select_ln1265_9_fu_978_p3();
    void thread_select_ln1265_fu_822_p3();
    void thread_select_ln203_10_fu_1034_p3();
    void thread_select_ln203_11_fu_1041_p3();
    void thread_select_ln203_12_fu_1048_p3();
    void thread_select_ln203_13_fu_1055_p3();
    void thread_select_ln203_14_fu_1062_p3();
    void thread_select_ln203_15_fu_1069_p3();
    void thread_select_ln203_16_fu_1076_p3();
    void thread_select_ln203_17_fu_1083_p3();
    void thread_select_ln203_18_fu_1090_p3();
    void thread_select_ln203_19_fu_1097_p3();
    void thread_select_ln203_1_fu_843_p3();
    void thread_select_ln203_20_fu_1216_p3();
    void thread_select_ln203_21_fu_1223_p3();
    void thread_select_ln203_22_fu_1230_p3();
    void thread_select_ln203_23_fu_1237_p3();
    void thread_select_ln203_24_fu_1244_p3();
    void thread_select_ln203_25_fu_1251_p3();
    void thread_select_ln203_26_fu_1258_p3();
    void thread_select_ln203_27_fu_1265_p3();
    void thread_select_ln203_28_fu_1272_p3();
    void thread_select_ln203_29_fu_1279_p3();
    void thread_select_ln203_2_fu_850_p3();
    void thread_select_ln203_30_fu_1286_p3();
    void thread_select_ln203_31_fu_1293_p3();
    void thread_select_ln203_32_fu_1300_p3();
    void thread_select_ln203_33_fu_1307_p3();
    void thread_select_ln203_34_fu_1314_p3();
    void thread_select_ln203_35_fu_1321_p3();
    void thread_select_ln203_36_fu_1328_p3();
    void thread_select_ln203_37_fu_1335_p3();
    void thread_select_ln203_38_fu_1432_p3();
    void thread_select_ln203_39_fu_1439_p3();
    void thread_select_ln203_3_fu_857_p3();
    void thread_select_ln203_40_fu_1446_p3();
    void thread_select_ln203_41_fu_1453_p3();
    void thread_select_ln203_42_fu_1460_p3();
    void thread_select_ln203_43_fu_1467_p3();
    void thread_select_ln203_44_fu_1474_p3();
    void thread_select_ln203_45_fu_1481_p3();
    void thread_select_ln203_46_fu_1488_p3();
    void thread_select_ln203_47_fu_1495_p3();
    void thread_select_ln203_48_fu_1502_p3();
    void thread_select_ln203_49_fu_1509_p3();
    void thread_select_ln203_4_fu_864_p3();
    void thread_select_ln203_50_fu_1516_p3();
    void thread_select_ln203_51_fu_1523_p3();
    void thread_select_ln203_52_fu_1530_p3();
    void thread_select_ln203_53_fu_1537_p3();
    void thread_select_ln203_54_fu_1544_p3();
    void thread_select_ln203_55_fu_1551_p3();
    void thread_select_ln203_5_fu_871_p3();
    void thread_select_ln203_6_fu_878_p3();
    void thread_select_ln203_7_fu_885_p3();
    void thread_select_ln203_8_fu_892_p3();
    void thread_select_ln203_9_fu_899_p3();
    void thread_select_ln203_fu_836_p3();
    void thread_sext_ln1118_17_fu_2181_p1();
    void thread_sin_tab_V_2_address0();
    void thread_sin_tab_V_2_ce0();
    void thread_sub_ln703_37_fu_1028_p2();
    void thread_sub_ln703_fu_830_p2();
    void thread_tmp_1_fu_2108_p3();
    void thread_tmp_24_fu_2119_p17();
    void thread_trunc_ln1116_1_fu_2104_p1();
    void thread_trunc_ln1116_fu_1794_p1();
    void thread_trunc_ln1265_2_fu_794_p1();
    void thread_trunc_ln1265_fu_754_p1();
    void thread_xor_ln1265_fu_798_p2();
    void thread_zext_ln1116_fu_2115_p1();
    void thread_zext_ln1118_fu_2193_p1();
    void thread_zext_ln218_fu_2098_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
