use work.dlx_types.all;
use work.bv_arithmetic.all;

entity mux is 
	generic(prop_delay: Time := 5 ns);
	port(input_1, input_0: in dlx_word; which: in bit;
output: out dlx_word);
end entity mux;

architecture behavior1 of mux is 
begin

	muxProcess: process(input_1, input_0, which) is
begin
--youtube video LBEbooks lesson 18 on 2-1 multiplexers
	output <= input_0;
	if which = '1' then
		output <= input_1 after prop_delay;
	end if;
	
end process muxProcess;
end architecture behavior1;
