Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\pll_sys\pll_sys.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\pll_sys\pll_sys --family="Arria 10" --part=10AX048H3F34E2SG
Info: pll_sys.iopll_0: Able to implement PLL with user settings
Info: pll_sys: "Transforming system: pll_sys"
Info: pll_sys: "Naming system components in system: pll_sys"
Info: pll_sys: "Processing generation queue"
Info: pll_sys: "Generating: pll_sys"
Info: pll_sys: "Generating: pll_sys_altera_iopll_1931_xggvo4y"
Info: pll_sys: Done "pll_sys" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\pll_sys\pll_sys.ip --output-directory=E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/pll_sys/pll_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\pll_sys\pll_sys.ip --synthesis=VHDL --output-directory=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\pll_sys\pll_sys --family="Arria 10" --part=10AX048H3F34E2SG
Info: pll_sys.iopll_0: Able to implement PLL with user settings
Info: pll_sys: "Transforming system: pll_sys"
Info: pll_sys: "Naming system components in system: pll_sys"
Info: pll_sys: "Processing generation queue"
Info: pll_sys: "Generating: pll_sys"
Info: pll_sys: "Generating: pll_sys_altera_iopll_1931_xggvo4y"
Info: pll_sys: Done "pll_sys" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
