m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/code-file/FPGA/Full_adder1/simulation/modelsim
vFull_adder1
Z1 !s110 1679724559
!i10b 1
!s100 IgYY0XdW=hR3G29Ph>>z42
IR0^P4U9bo]HB:45l:FjV:0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1679724399
8D:/code-file/FPGA/Full_adder1/src/Full_adder1.v
FD:/code-file/FPGA/Full_adder1/src/Full_adder1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1679724559.000000
!s107 D:/code-file/FPGA/Full_adder1/src/Full_adder1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/code-file/FPGA/Full_adder1/src|D:/code-file/FPGA/Full_adder1/src/Full_adder1.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/code-file/FPGA/Full_adder1/src
Z6 tCvgOpt 0
n@full_adder1
vTB_Full_adder1
R1
!i10b 1
!s100 T61LE??4nlDcbgOB^?I?k0
ITi4hk:_33ZZb]`>@fQD503
R2
R0
w1679647469
8D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v
FD:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/code-file/FPGA/Full_adder1/tb|D:/code-file/FPGA/Full_adder1/tb/TB_Full_adder1.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/code-file/FPGA/Full_adder1/tb
R6
n@t@b_@full_adder1
