# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:45 on Nov 01,2025
# vlog -reportprogress 300 ./button_edge.sv 
# -- Compiling module button_sync
# 
# Top level modules:
# 	button_sync
# End time: 16:21:45 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:45 on Nov 01,2025
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# 
# Top level modules:
# 	normalLight
# End time: 16:21:45 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:45 on Nov 01,2025
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# 
# Top level modules:
# 	centerLight
# End time: 16:21:45 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:45 on Nov 01,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:21:45 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 16:21:45 on Nov 01,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.button_sync
# Loading work.normalLight
# Loading work.centerLight
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ckesp  Hostname: DESKTOP-E0JRVOB  ProcessID: 26612
#           Attempting to use alternate WLF file "./wlftdiyf3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdiyf3t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(129)
#    Time: 1030 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 129
add wave -position insertpoint  \
{sim:/DE1_SoC_testbench/SW[9]}
add wave -position insertpoint  \
sim:/DE1_SoC_testbench/CLOCK_50
add wave -position insertpoint  \
sim:/DE1_SoC_testbench/HEX0
add wave -position insertpoint  \
sim:/DE1_SoC_testbench/LEDR
add wave -position insertpoint  \
{sim:/DE1_SoC_testbench/KEY[3]} \
{sim:/DE1_SoC_testbench/KEY[0]}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ckesp/UW/EE535/Lab2-2.1/DE1_SoC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:03 on Nov 01,2025
# vlog -reportprogress 300 ./button_edge.sv 
# -- Compiling module button_sync
# 
# Top level modules:
# 	button_sync
# End time: 16:24:03 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:03 on Nov 01,2025
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# 
# Top level modules:
# 	normalLight
# End time: 16:24:03 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:03 on Nov 01,2025
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# 
# Top level modules:
# 	centerLight
# End time: 16:24:03 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:03 on Nov 01,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:24:04 on Nov 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:24:04 on Nov 01,2025, Elapsed time: 0:02:19
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 16:24:05 on Nov 01,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.button_sync
# Loading work.normalLight
# Loading work.centerLight
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ckesp  Hostname: DESKTOP-E0JRVOB  ProcessID: 26612
#           Attempting to use alternate WLF file "./wlftswgwzw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftswgwzw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(129)
#    Time: 1030 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 129
# End time: 16:32:27 on Nov 01,2025, Elapsed time: 0:08:22
# Errors: 0, Warnings: 2
