# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TeamNASP_3601_M2.srcs/sources_1/imports/hdl/params.vhd" \
"../../../../TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" \
"../../../../TeamNASP_3601_M2.srcs/sim_1/new/i2s_master_tb.vhd" \

# Do not sort compile order
nosort
