#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Jan  9 12:04:33 2026
# Process ID         : 112141
# Current directory  : /home/tim/projects/uart/synthesis
# Command line       : vivado -mode batch -nojournal -script run_synthesis.tcl
# Log file           : /home/tim/projects/uart/synthesis/vivado.log
# Journal file       :
# Running On         : L-6R7WDX3
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1365U
# CPU Frequency      : 2687.999 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 10197 MB
# Swap memory        : 8594 MB
# Total Virtual      : 18791 MB
# Available Virtual  : 16570 MB
#-----------------------------------------------------------
source run_synthesis.tcl
# set    PROJECT_NAME "uart"
# set      TOP_ENTITY "TOP_FPGA"
# set       FPGA_PART "xc7z020clg484-1"
# set TARGET_LANGUAGE "VHDL"
# set   VHDL_STANDARD "VHDL 2008"
# set     CURRENT_DIR [file normalize "."]
# set        ROOT_DIR [file normalize ".."]
# set       CORES_DIR [file normalize "${ROOT_DIR}/cores"]
# set     SOURCES_DIR [file normalize "${ROOT_DIR}/sources"]
# set     PROJECT_DIR [file normalize "./${PROJECT_NAME}"]
# set CONSTRAINTS_DIR [file normalize "./constraints"]
# set     RESULTS_DIR [file normalize "./results"]
# set     PINOUT_FILE [file normalize "${CONSTRAINTS_DIR}/pinout.xdc"]
# set     TIMING_FILE [file normalize "${CONSTRAINTS_DIR}/timing.xdc"]
# file mkdir  $PROJECT_DIR
# cd          $PROJECT_DIR
# create_project -force $PROJECT_NAME $PROJECT_DIR -part $FPGA_PART
# set_property target_language $TARGET_LANGUAGE [current_project]
# set IP_XCI_FILE "${CORES_DIR}/pll/clk_wiz_0.xci"
# if {[file exists $IP_XCI_FILE]} {
#     # Import IP into project
#     import_ip $IP_XCI_FILE
#
#     puts "Imported IP core: $IP_XCI_FILE"
#
#     set_property GENERATE_SYNTH_CHECKPOINT false [get_files clk_wiz_0.xci]
#
#     # Generate all target files
#     generate_target all [get_files clk_wiz_0.xci]
# } else {
#     puts "ERROR: IP XCI file does not exist: $IP_XCI_FILE"
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Device 21-403] Loading part xc7z020clg484-1
Imported IP core: /home/tim/projects/uart/cores/pll/clk_wiz_0.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
# source $CORES_DIR/open-logic/tools/vivado/import_sources.tcl
## namespace eval olo_import_sources {
##
##  ##################################################################
##  # Helper Functions
##  ##################################################################
##  # Create relative path (vivados interpreter does not yet know "file relative")
##  proc relpath {targetPath basePath} {
##      # Normalize paths to remove any "..", "." or symbolic links
##      set targetPath [file normalize $targetPath]
##      set basePath [file normalize $basePath]
##
##      # Split paths into lists
##      set targetList [file split $targetPath]
##      set baseList [file split $basePath]
##
##      # Remove common prefix
##      while {[llength $baseList] > 0 && [llength $targetList] > 0 && [lindex $baseList 0] eq [lindex $targetList 0]} {
##          set baseList [lrange $baseList 1 end]
##          set targetList [lrange $targetList 1 end]
##      }
##
##      # For each remaining directory in baseList, prepend "../" to targetList
##      set relativeList {}
##      for {set i 0} {$i < [llength $baseList]} {incr i} {
##          lappend relativeList ..
##      }
##      set relativeList [concat $relativeList $targetList]
##
##      # Join the list back into a path
##      return [join $relativeList "/"]
##  }
##
##
##  ##################################################################
##  # Script
##  ##################################################################
##
##  #Find folder of this file and olo-root folder
##  variable fileLoc [file normalize [file dirname [info script]]]
##  variable oloRoot [file normalize $fileLoc/../..]
##
##  #Add all source files
##  foreach area {base axi intf fix} {
##      add_files $oloRoot/src/$area/vhdl
##      set_property LIBRARY olo [get_files -all *olo_$area\_*]
##      set_property FILE_TYPE {VHDL 2008} [get_files -all *olo_$area\_*]
##  }
##
##  #Add 3rd party files
##  add_files $oloRoot/3rdParty/en_cl_fix/hdl
##  set_property LIBRARY olo [get_files -all *en_cl_fix\_*]
##  set_property FILE_TYPE {VHDL 2008} [get_files -all *en_cl_fix\_*]
##
##  #For constraints, a new TCL file is created which points to
##  #... the imported TCL files relatively from the impl_1 directory
##  #... inside the vivado project (because vivado copies TCL files
##  #... there for execution).
##  variable projectDir [get_property DIRECTORY [current_project]]
##  variable runDir [file normalize $projectDir/prj.runs/impl_x]
##  variable oloDir $projectDir/open_logic
##
##  #Create open-logic directory if it does not exist
##  if {![file exists $oloDir]} {
##      file mkdir $oloDir
##  }
##
##  #Add constraints
##  source $oloRoot/tools/vivado/all_constraints_amd.tcl
## }
OLO LOAD ALL CONSTRAINTS
OLO LOAD read_xdc for base
OLO LOAD read_xdc for intf
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Designutils 20-1281}  -new_severity {WARNING} '. The existing rule will be replaced.
# set VHDL_SOURCES [list \
#     [list lib_rtl "$SOURCES_DIR/regfile/regfile_pkg.vhd" 2008] \
#     [list lib_rtl "$SOURCES_DIR/regfile/regfile.vhd"     2008] \
#     [list lib_rtl "$SOURCES_DIR/vga/vga_controller.vhd"  2008] \
#     [list lib_rtl "$SOURCES_DIR/uart/uart_rx.vhd"        2008] \
#     [list lib_rtl "$SOURCES_DIR/uart/uart_tx.vhd"        2008] \
#     [list lib_rtl "$SOURCES_DIR/uart/uart.vhd"           2008] \
#     [list lib_rtl "$SOURCES_DIR/spi/spi_master.vhd"      2008] \
#     [list lib_rtl "$SOURCES_DIR/top_fpga/top_fpga.vhd"   2008] \
# ]
# foreach source $VHDL_SOURCES {
#     lassign $source lib file std
#
#     # Verify file exists before reading it
#     if {![file exists $file]} {
#         puts "ERROR: File does not exist: $file"
#         continue
#     }
#
#     # Read VHDL file with specified standard
#     read_vhdl -vhdl2008 $file
#
#     # Set library property
#     set_property library $lib [get_files [file tail $file]]
# }
# set git_hash [exec git log -1 --pretty=%H]
# set GIT_ID   [string range $git_hash 0 7]
# set_property generic "G_GIT_ID=32'h$GIT_ID" [current_fileset]
# proc add_constraint_file {xdc_file description} {
#     if {![file exists $xdc_file]} {
#         puts "ERROR: $description file does not exist: $xdc_file"
#         return 0
#     } else {
#         read_xdc $xdc_file
#         puts "Added $description constraints: $xdc_file"
#         return 1
#     }
# }
# add_constraint_file $PINOUT_FILE "pinout"
Added pinout constraints: /home/tim/projects/uart/synthesis/constraints/pinout.xdc
# add_constraint_file $TIMING_FILE "timing"
Added timing constraints: /home/tim/projects/uart/synthesis/constraints/timing.xdc
# synth_design -top $TOP_ENTITY -part $FPGA_PART
Command: synth_design -top TOP_FPGA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 112244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.238 ; gain = 450.992 ; free physical = 5095 ; free virtual = 14589
---------------------------------------------------------------------------------
WARNING: [Synth 8-4747] shared variables must be of a protected type [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_ram_sdp.vhd:253]
WARNING: [Synth 8-4747] shared variables must be of a protected type [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_ram_tdp.vhd:263]
WARNING: [Synth 8-4747] shared variables must be of a protected type [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_ram_sp.vhd:233]
INFO: [Synth 8-638] synthesizing module 'TOP_FPGA' [/home/tim/projects/uart/sources/top_fpga/top_fpga.vhd:92]
    Parameter G_GIT_ID bound to: 32'b10000001100110110101000101011001
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66' bound to instance 'inst_pll' of component 'clk_wiz_0' [/home/tim/projects/uart/sources/top_fpga/top_fpga.vhd:186]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
    Parameter BANDWIDTH bound to: OPTIMIZED - type: string
    Parameter CLKFBOUT_MULT bound to: 13 - type: integer
    Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double
    Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double
    Parameter CLKOUT0_DIVIDE bound to: 26 - type: integer
    Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double
    Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double
    Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer
    Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double
    Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double
    Parameter COMPENSATION bound to: ZHOLD - type: string
    Parameter DIVCLK_DIVIDE bound to: 1 - type: integer
    Parameter STARTUP_WAIT bound to: FALSE - type: string
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66]
INFO: [Synth 8-638] synthesizing module 'olo_intf_sync' [/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_sync.vhd:53]
    Parameter Width_g bound to: 3 - type: integer
    Parameter RstLevel_g bound to: 1'b0
    Parameter SyncStages_g bound to: 3 - type: integer
INFO: [Synth 8-256] done synthesizing module 'olo_intf_sync' (0#1) [/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_sync.vhd:53]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/tim/projects/uart/sources/uart/uart.vhd:78]
    Parameter G_CLK_FREQ_HZ bound to: 50000000 - type: integer
    Parameter G_BAUD_RATE_BPS bound to: 115200 - type: integer
    Parameter G_SAMPLING_RATE bound to: 16 - type: integer
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/home/tim/projects/uart/sources/uart/uart_tx.vhd:69]
    Parameter G_CLK_FREQ_HZ bound to: 50000000 - type: integer
    Parameter G_BAUD_RATE_BPS bound to: 115200 - type: integer
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [/home/tim/projects/uart/sources/uart/uart_tx.vhd:69]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/home/tim/projects/uart/sources/uart/uart_rx.vhd:73]
    Parameter G_CLK_FREQ_HZ bound to: 50000000 - type: integer
    Parameter G_BAUD_RATE_BPS bound to: 115200 - type: integer
    Parameter G_SAMPLING_RATE bound to: 16 - type: integer
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (0#1) [/home/tim/projects/uart/sources/uart/uart_rx.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [/home/tim/projects/uart/sources/uart/uart.vhd:78]
INFO: [Synth 8-638] synthesizing module 'REGFILE' [/home/tim/projects/uart/sources/regfile/regfile.vhd:88]
    Parameter G_GIT_ID_MSB bound to: 16'b1000000110011011
    Parameter G_GIT_ID_LSB bound to: 16'b0101000101011001
INFO: [Synth 8-256] done synthesizing module 'REGFILE' (0#1) [/home/tim/projects/uart/sources/regfile/regfile.vhd:88]
INFO: [Synth 8-638] synthesizing module 'SPI_MASTER' [/home/tim/projects/uart/sources/spi/spi_master.vhd:99]
    Parameter G_CLK_FREQ_HZ bound to: 50000000 - type: integer
    Parameter G_SPI_FREQ_HZ bound to: 1000000 - type: integer
    Parameter G_NB_DATA_BITS bound to: 8 - type: integer
    Parameter G_CLK_POLARITY bound to: 1'b0
    Parameter G_CLK_PHASE bound to: 1'b0
INFO: [Synth 8-256] done synthesizing module 'SPI_MASTER' (0#1) [/home/tim/projects/uart/sources/spi/spi_master.vhd:99]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [/home/tim/projects/uart/sources/vga/vga_controller.vhd:96]
    Parameter G_H_PIXELS bound to: 1024 - type: integer
    Parameter G_H_FRONT_PORCH bound to: 24 - type: integer
    Parameter G_H_SYNC_PULSE bound to: 136 - type: integer
    Parameter G_H_BACK_PORCH bound to: 160 - type: integer
    Parameter G_V_PIXELS bound to: 768 - type: integer
    Parameter G_V_FRONT_PORCH bound to: 3 - type: integer
    Parameter G_V_SYNC_PULSE bound to: 6 - type: integer
    Parameter G_V_BACK_PORCH bound to: 29 - type: integer
INFO: [Synth 8-638] synthesizing module 'olo_base_cc_status' [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_status.vhd:53]
    Parameter Width_g bound to: 12 - type: integer
    Parameter SyncStages_g bound to: 2 - type: integer
INFO: [Synth 8-638] synthesizing module 'olo_base_cc_simple' [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_simple.vhd:55]
    Parameter Width_g bound to: 12 - type: integer
    Parameter SyncStages_g bound to: 2 - type: integer
INFO: [Synth 8-638] synthesizing module 'olo_base_cc_pulse' [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_pulse.vhd:53]
    Parameter NumPulses_g bound to: 1 - type: integer
    Parameter SyncStages_g bound to: 2 - type: integer
INFO: [Synth 8-638] synthesizing module 'olo_base_cc_reset' [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_reset.vhd:51]
INFO: [Synth 8-638] synthesizing module 'olo_base_cc_bits' [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_bits.vhd:56]
    Parameter Width_g bound to: 1 - type: integer
    Parameter SyncStages_g bound to: 2 - type: integer
INFO: [Synth 8-256] done synthesizing module 'olo_base_cc_bits' (0#1) [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_bits.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'olo_base_cc_reset' (0#1) [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_reset.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'olo_base_cc_pulse' (0#1) [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_pulse.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'olo_base_cc_simple' (0#1) [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_simple.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'olo_base_cc_status' (0#1) [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_status.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROLLER' (0#1) [/home/tim/projects/uart/sources/vga/vga_controller.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'TOP_FPGA' (0#1) [/home/tim/projects/uart/sources/top_fpga/top_fpga.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element RstOutI_Sync_reg was removed.  [/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_status.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.207 ; gain = 539.961 ; free physical = 4984 ; free virtual = 14479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.020 ; gain = 557.773 ; free physical = 4981 ; free virtual = 14475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.020 ; gain = 557.773 ; free physical = 4981 ; free virtual = 14475
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.957 ; gain = 0.000 ; free physical = 4974 ; free virtual = 14469
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_pll/inst'
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_pll/inst'
Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_pll/inst'
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/pinout.xdc]
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/projects/uart/synthesis/constraints/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/timing.xdc]
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.758 ; gain = 0.000 ; free physical = 4957 ; free virtual = 14452
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.793 ; gain = 0.000 ; free physical = 4957 ; free virtual = 14451
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.793 ; gain = 674.547 ; free physical = 4955 ; free virtual = 14450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.762 ; gain = 682.516 ; free physical = 4955 ; free virtual = 14450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.762 ; gain = 682.516 ; free physical = 4955 ; free virtual = 14450
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_TX'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_RX'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SPI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
              state_idle |                               00 |                               00
      state_send_tx_data |                               01 |                               01
              state_done |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
              state_idle |                         00000001 |                              000
         state_start_bit |                         00000010 |                              001
         state_data_bits |                         00000100 |                              010
          state_stop_bit |                         00001000 |                              011
             state_valid |                         00010000 |                              100
    state_stop_bit_error |                         00100000 |                              110
   state_start_bit_error |                         01000000 |                              101
    state_error_recovery |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
              state_idle |                              000 |                              000
        state_char_start |                              001 |                              001
         state_read_mode |                              010 |                              100
     state_read_mode_end |                              100 |                              111
state_read_mode_wait_data |                              101 |                              101
state_read_mode_send_data |                              110 |                              110
        state_write_mode |                              011 |                              010
    state_write_mode_end |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding
---------------------------------------------------------------------------------------------------
              state_idle |                           000001 |                              000
  state_dead_time_before |                           000010 |                              001
 state_wait_leading_edge |                           000100 |                              010
         state_send_bits |                           001000 |                              011
   state_dead_time_after |                           010000 |                              100
              state_done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'SPI_MASTER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2482.762 ; gain = 682.516 ; free physical = 4951 ; free virtual = 14447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics
---------------------------------------------------------------------------------
Detailed RTL Component Info :
+---Adders :
       2 Input   11 Bit       Adders := 2
       2 Input   10 Bit       Adders := 2
       2 Input    9 Bit       Adders := 1
       2 Input    8 Bit       Adders := 1
       2 Input    5 Bit       Adders := 2
       2 Input    4 Bit       Adders := 2
       2 Input    3 Bit       Adders := 4
+---XORs :
       2 Input      1 Bit         XORs := 4
+---Registers :
                   16 Bit    Registers := 5
                   12 Bit    Registers := 3
                   11 Bit    Registers := 1
                   10 Bit    Registers := 2
                    9 Bit    Registers := 2
                    8 Bit    Registers := 9
                    5 Bit    Registers := 2
                    4 Bit    Registers := 6
                    3 Bit    Registers := 11
                    2 Bit    Registers := 1
                    1 Bit    Registers := 58
+---Muxes :
       8 Input   16 Bit        Muxes := 1
       2 Input   11 Bit        Muxes := 2
       2 Input   10 Bit        Muxes := 3
       2 Input    9 Bit        Muxes := 2
       2 Input    8 Bit        Muxes := 8
       8 Input    8 Bit        Muxes := 2
       4 Input    8 Bit        Muxes := 1
       6 Input    6 Bit        Muxes := 1
       2 Input    6 Bit        Muxes := 5
       2 Input    5 Bit        Muxes := 3
       2 Input    4 Bit        Muxes := 7
       8 Input    4 Bit        Muxes := 1
       2 Input    3 Bit        Muxes := 8
      17 Input    3 Bit        Muxes := 1
       6 Input    3 Bit        Muxes := 1
       3 Input    2 Bit        Muxes := 1
       2 Input    2 Bit        Muxes := 3
       3 Input    1 Bit        Muxes := 3
       2 Input    1 Bit        Muxes := 14
       8 Input    1 Bit        Muxes := 3
       6 Input    1 Bit        Muxes := 2
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2482.762 ; gain = 682.516 ; free physical = 4929 ; free virtual = 14430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2511.762 ; gain = 711.516 ; free physical = 4857 ; free virtual = 14357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2512.762 ; gain = 712.516 ; free physical = 4856 ; free virtual = 14357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.793 ; gain = 731.547 ; free physical = 4837 ; free virtual = 14338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes:
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage:
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |LUT1      |     2|
|3     |LUT2      |    39|
|4     |LUT3      |    31|
|5     |LUT4      |    49|
|6     |LUT5      |    48|
|7     |LUT6      |   149|
|8     |MUXF7     |     3|
|9     |PLLE2_ADV |     1|
|10    |FDCE      |   236|
|11    |FDPE      |    41|
|12    |FDRE      |    62|
|13    |IBUF      |     7|
|14    |OBUF      |    19|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.605 ; gain = 898.359 ; free physical = 4690 ; free virtual = 14190
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2698.605 ; gain = 781.586 ; free physical = 4689 ; free virtual = 14189
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.613 ; gain = 898.359 ; free physical = 4689 ; free virtual = 14189
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.613 ; gain = 0.000 ; free physical = 4689 ; free virtual = 14189
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_pll/inst'
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_pll/inst'
Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/uart/uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_pll/inst'
Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/pinout.xdc]
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/pinout.xdc]
Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/timing.xdc]
Finished Parsing XDC File [/home/tim/projects/uart/synthesis/constraints/timing.xdc]
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_reset.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_rst'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_reset.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_rst'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_reset.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_reset.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_sync'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_sync'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_bits.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b'
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_simple.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_cc_simple.tcl] for cell 'inst_vga/inst_olo_base_cc_status/i_scc'
WARNING: [Designutils 20-1281] Could not find module 'olo_base_reset_gen'. The XDC file /home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_reset_gen.tcl will not be read for this module.
WARNING: [Designutils 20-1281] Could not find module 'olo_base_ram_sdp'. The XDC file /home/tim/projects/uart/cores/open-logic/src/base/tcl/olo_base_ram_sdp.tcl will not be read for this module.
Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/intf/tcl/olo_intf_sync.tcl] for cell 'inst_olo_intf_sync'
Finished Sourcing Tcl File [/home/tim/projects/uart/cores/open-logic/src/intf/tcl/olo_intf_sync.tcl] for cell 'inst_olo_intf_sync'
WARNING: [Designutils 20-1281] Could not find module 'olo_intf_spi_master'. The XDC file /home/tim/projects/uart/cores/open-logic/src/intf/tcl/olo_intf_spi_master.tcl will not be read for this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.461 ; gain = 0.000 ; free physical = 4459 ; free virtual = 13960
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d372d611
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3224.496 ; gain = 1424.328 ; free physical = 4459 ; free virtual = 13960
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2511.612; main = 2511.612; forked = 333.708
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3438.973; main = 3224.461; forked = 956.211
# file mkdir "${RESULTS_DIR}/synth"
# report_timing_summary               -file "${RESULTS_DIR}/synth/${PROJECT_NAME}_timing_synth.rpt"
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_bus_skew                     -file "${RESULTS_DIR}/synth/${PROJECT_NAME}_bus_skew_synth.rpt"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization    -hierarchical -file "${RESULTS_DIR}/synth/${PROJECT_NAME}_utilization_hierarchical_synth.rpt"
# report_utilization                  -file "${RESULTS_DIR}/synth/${PROJECT_NAME}_utilization_synth.rpt"
# opt_design -directive "default"
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3224.496 ; gain = 0.000 ; free physical = 4436 ; free virtual = 13937

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1dc851c58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.496 ; gain = 0.000 ; free physical = 4436 ; free virtual = 13937

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1dc851c58

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1dc851c58

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822
Phase 1 Initialization | Checksum: 1dc851c58

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1dc851c58

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1dc851c58

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822
Phase 2 Timer Update And Timing Data Collection | Checksum: 1dc851c58

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25624f4b9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4320 ; free virtual = 13821
Retarget | Checksum: 25624f4b9
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail.

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25624f4b9

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
Constant propagation | Checksum: 25624f4b9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
Phase 5 Sweep | Checksum: 1e23b6392

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3297.445 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
Sweep | Checksum: 1e23b6392
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail.

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e23b6392

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820
BUFG optimization | Checksum: 1e23b6392
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e23b6392

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820
Shift Register Optimization | Checksum: 1e23b6392
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e23b6392

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820
Post Processing Netlist | Checksum: 1e23b6392
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820
Phase 9 Finalization | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                             30  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3329.461 ; gain = 32.016 ; free physical = 4319 ; free virtual = 13820

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
Ending Netlist Obfuscation Task | Checksum: 1f9aeb99d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4319 ; free virtual = 13820
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive "default"
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'default' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f83c907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 86f7b83a

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3329.461 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13822

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e2b65da

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4321 ; free virtual = 13821

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e2b65da

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4321 ; free virtual = 13821
Phase 1 Placer Initialization | Checksum: 9e2b65da

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4321 ; free virtual = 13821

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 89ceb796

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4309 ; free virtual = 13810

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1339bece9

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4326 ; free virtual = 13826

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1339bece9

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4326 ; free virtual = 13826

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 108d72878

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4316 ; free virtual = 13817

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 108d72878

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4316 ; free virtual = 13817

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4321 ; free virtual = 13821

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1a6bc3c54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13821
Phase 2.5 Global Place Phase2 | Checksum: 188319d39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4322 ; free virtual = 13823
Phase 2 Global Placement | Checksum: 188319d39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4322 ; free virtual = 13823

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116beb9d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4322 ; free virtual = 13823

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c7b1e70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4321 ; free virtual = 13822

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25720ac6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4321 ; free virtual = 13822

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e58773f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4321 ; free virtual = 13822

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15c5fb9fb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10806f373

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a6f40082

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820
Phase 3 Detail Placement | Checksum: 1a6f40082

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10c65fb91

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.309 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13fcc47ca

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4320 ; free virtual = 13820
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: b3c7bb09

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4320 ; free virtual = 13820
Phase 4.1.1.1 BUFG Insertion | Checksum: 10c65fb91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.309. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 109e75535

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820
Phase 4.1 Post Commit Optimization | Checksum: 109e75535

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109e75535

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 109e75535

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820
Phase 4.3 Placer Reporting | Checksum: 109e75535

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4320 ; free virtual = 13820

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b97007b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820
Ending Placer Task | Checksum: bb4c75b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.504 ; gain = 39.043 ; free physical = 4320 ; free virtual = 13820
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# file mkdir "${RESULTS_DIR}/impl"
# report_utilization       -hierarchical -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_utilization_hierarchical_place.rpt"
# report_utilization                     -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_utilization_place.rpt"
# report_io                              -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_io.rpt"
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13815
# report_control_sets      -verbose      -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_control_sets.rpt"
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
# report_clock_utilization               -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_clock_utilization.rpt"
# route_design    -directive "default"
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 20cb316d ConstDB: 0 ShapeSum: 8487d15c RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f9fe4d3b | NumContArr: ac5e7cdf | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 32baebf54

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13815

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32baebf54

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13815

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32baebf54

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13815
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 286bf0d9a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.373 | TNS=0.000  | WHS=-0.149 | THS=-10.630|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 358a9ae1a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.373 | TNS=0.000  | WHS=-0.004 | THS=-0.007 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2bc01f5ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13814

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 2bc01f5ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13814

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 520
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 520
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28e6557d5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13814

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 28e6557d5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13814

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 4.1 Initial Net Routing Pass | Checksum: 1534c38a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13814
Phase 4 Initial Routing | Checksum: 1534c38a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4314 ; free virtual = 13814

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.278 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b7d2f193

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.278 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 209c8b414

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
Phase 5 Rip-up And Reroute | Checksum: 209c8b414

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 209c8b414

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 209c8b414

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
Phase 6 Delay and Skew Optimization | Checksum: 209c8b414

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.459 | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 190410066

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
Phase 7 Post Hold Fix | Checksum: 190410066

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.131252 %
  Global Horizontal Routing Utilization  = 0.125338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 190410066

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 190410066

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28a20a536

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28a20a536

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.459 | TNS=0.000  | WHS=0.074  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28a20a536

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
Total Elapsed time in route_design: 10.66 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1317b9f82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1317b9f82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4313 ; free virtual = 13814
# phys_opt_design -directive "default"
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3368.504 ; gain = 0.000 ; free physical = 4311 ; free virtual = 13812
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 11.462 | TNS= 0.000 |
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.462        0.000                      0                  532        0.075        0.000                      0                  491        3.000        0.000                       0                   347


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.347        0.000                      0                  422        0.075        0.000                      0                  418        9.500        0.000                       0                   274
  clk_out2_clk_wiz_0       11.462        0.000                      0                   77        0.139        0.000                      0                   73        7.192        0.000                       0                    69
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       18.080        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       13.634        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.633        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


# report_bus_skew                                     -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_bus_skew.rpt"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_route_status                                 -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_route_status.rpt"
# report_drc                                          -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_drc.rpt"
Command: report_drc -file /home/tim/projects/uart/synthesis/results/impl/uart_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tim/projects/uart/synthesis/results/impl/uart_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10      -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_timing.rpt"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_power                                        -file "${RESULTS_DIR}/impl/${PROJECT_NAME}_power.rpt"
Command: report_power -file /home/tim/projects/uart/synthesis/results/impl/uart_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force "${RESULTS_DIR}/${PROJECT_NAME}.bit"
Command: write_bitstream -force /home/tim/projects/uart/synthesis/results/uart.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/tim/projects/uart/synthesis/results/uart.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3613.465 ; gain = 228.953 ; free physical = 4016 ; free virtual = 13517
# if {![file exists $file]} {
#     puts "ERROR: File does not exist: $file"
# } else {
#     file rename -force "$CURRENT_DIR/vivado.log" "$RESULTS_DIR/${PROJECT_NAME}.log"
# }
INFO: [Common 17-206] Exiting Vivado at Fri Jan  9 12:05:43 2026...
