{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1724903270527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1724903270527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 10:47:48 2024 " "Processing started: Thu Aug 29 10:47:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1724903270527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1724903270527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_can_change -c clock_can_change " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_can_change -c clock_can_change" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1724903270527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1724903271105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/debounce_button.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/debounce_button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_button " "Found entity 1: debounce_button" {  } { { "../src/debounce_button.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/debounce_button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/debounce_fix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/debounce_fix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_fix " "Found entity 1: debounce_fix" {  } { { "../src/debounce_fix.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/debounce_fix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/count_2b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/count_2b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_2b " "Found entity 1: count_2b" {  } { { "../src/count_2b.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/count_2b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/sec_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/sec_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_en " "Found entity 1: sec_en" {  } { { "../src/sec_en.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/sec_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/en_5hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/en_5hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 en_5hz " "Found entity 1: en_5hz" {  } { { "../src/en_5hz.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/en_5hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/timer_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/timer_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_clock " "Found entity 1: timer_clock" {  } { { "../src/timer_clock.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/timer_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/tb/test_second_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/tb/test_second_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_second_clock " "Found entity 1: test_second_clock" {  } { { "../tb/test_second_clock.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/tb/test_second_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/setting_mode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/setting_mode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setting_mode " "Found entity 1: setting_mode" {  } { { "../src/setting_mode.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/setting_mode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../src/clock.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/binary_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/binary_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_gen " "Found entity 1: binary_gen" {  } { { "../src/binary_gen.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/binary_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/binary2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/binary2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2BCD " "Found entity 1: binary2BCD" {  } { { "../src/binary2BCD.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/binary2BCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/hexled.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/hexled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexled " "Found entity 1: hexled" {  } { { "../src/hexled.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/hexled.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/hexled_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/hexled_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexled_timer " "Found entity 1: hexled_timer" {  } { { "../src/hexled_timer.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/hexled_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../src/wrapper.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/debounce_final.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/debounce_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_final " "Found entity 1: debounce_final" {  } { { "../src/debounce_final.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/debounce_final.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/count_button.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/count_button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_button " "Found entity 1: count_button" {  } { { "../src/count_button.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/count_button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_MAX counter_max debouncer.sv(15) " "Verilog HDL Declaration information at debouncer.sv(15): object \"COUNTER_MAX\" differs only in case from object \"counter_max\" in the same scope" {  } { { "../src/debouncer.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/debouncer.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1724903271161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../src/debouncer.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/setting_mode_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/setting_mode_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setting_mode_new " "Found entity 1: setting_mode_new" {  } { { "../src/setting_mode_new.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/setting_mode_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/ttnt 233/topic1_bc1/clock_button/src/ff_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/ttnt 233/topic1_bc1/clock_button/src/ff_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_ff " "Found entity 1: ff_ff" {  } { { "../src/ff_ff.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/ff_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724903271164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724903271164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_second_clock.sv(35) " "Verilog HDL Instantiation warning at test_second_clock.sv(35): instance has no name" {  } { { "../tb/test_second_clock.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/tb/test_second_clock.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1724903271164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1724903271189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:t1 " "Elaborating entity \"top\" for hierarchy \"top:t1\"" {  } { { "../src/wrapper.sv" "t1" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/wrapper.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock top:t1\|clock:clock_dut " "Elaborating entity \"clock\" for hierarchy \"top:t1\|clock:clock_dut\"" {  } { { "../src/top.sv" "clock_dut" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setting_mode_new top:t1\|clock:clock_dut\|setting_mode_new:se0 " "Elaborating entity \"setting_mode_new\" for hierarchy \"top:t1\|clock:clock_dut\|setting_mode_new:se0\"" {  } { { "../src/clock.sv" "se0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/clock.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer top:t1\|clock:clock_dut\|setting_mode_new:se0\|debouncer:debouncer_u1 " "Elaborating entity \"debouncer\" for hierarchy \"top:t1\|clock:clock_dut\|setting_mode_new:se0\|debouncer:debouncer_u1\"" {  } { { "../src/setting_mode_new.sv" "debouncer_u1" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/setting_mode_new.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_fix top:t1\|clock:clock_dut\|setting_mode_new:se0\|debounce_fix:x0 " "Elaborating entity \"debounce_fix\" for hierarchy \"top:t1\|clock:clock_dut\|setting_mode_new:se0\|debounce_fix:x0\"" {  } { { "../src/setting_mode_new.sv" "x0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/setting_mode_new.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2b top:t1\|clock:clock_dut\|setting_mode_new:se0\|count_2b:a0 " "Elaborating entity \"count_2b\" for hierarchy \"top:t1\|clock:clock_dut\|setting_mode_new:se0\|count_2b:a0\"" {  } { { "../src/setting_mode_new.sv" "a0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/setting_mode_new.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 count_2b.sv(15) " "Verilog HDL assignment warning at count_2b.sv(15): truncated value with size 32 to match size of target (2)" {  } { { "../src/count_2b.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/count_2b.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1724903271204 "|count_button|setting_mode:setting_mode_dut|count_2b:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_en top:t1\|clock:clock_dut\|sec_en:s0 " "Elaborating entity \"sec_en\" for hierarchy \"top:t1\|clock:clock_dut\|sec_en:s0\"" {  } { { "../src/clock.sv" "s0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/clock.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sec_en.sv(13) " "Verilog HDL assignment warning at sec_en.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "../src/sec_en.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/sec_en.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1724903271211 "|wrapper|top:t1|clock:clock_dut|sec_en:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_5hz top:t1\|clock:clock_dut\|en_5hz:e0 " "Elaborating entity \"en_5hz\" for hierarchy \"top:t1\|clock:clock_dut\|en_5hz:e0\"" {  } { { "../src/clock.sv" "e0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/clock.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 en_5hz.sv(13) " "Verilog HDL assignment warning at en_5hz.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "../src/en_5hz.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/en_5hz.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1724903271213 "|wrapper|top:t1|clock:clock_dut|en_5hz:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_clock top:t1\|clock:clock_dut\|timer_clock:t0 " "Elaborating entity \"timer_clock\" for hierarchy \"top:t1\|clock:clock_dut\|timer_clock:t0\"" {  } { { "../src/clock.sv" "t0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/clock.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_gen top:t1\|binary_gen:b0 " "Elaborating entity \"binary_gen\" for hierarchy \"top:t1\|binary_gen:b0\"" {  } { { "../src/top.sv" "b0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2BCD top:t1\|binary_gen:b0\|binary2BCD:u0 " "Elaborating entity \"binary2BCD\" for hierarchy \"top:t1\|binary_gen:b0\|binary2BCD:u0\"" {  } { { "../src/binary_gen.sv" "u0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/binary_gen.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexled_timer top:t1\|hexled_timer:h0 " "Elaborating entity \"hexled_timer\" for hierarchy \"top:t1\|hexled_timer:h0\"" {  } { { "../src/top.sv" "h0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexled top:t1\|hexled_timer:h0\|hexled:u0 " "Elaborating entity \"hexled\" for hierarchy \"top:t1\|hexled_timer:h0\|hexled:u0\"" {  } { { "../src/hexled_timer.sv" "u0" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/hexled_timer.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724903271223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1724903271616 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../src/wrapper.sv" "" { Text "E:/Lecture/TTNT 233/topic1_bc1/clock_button/src/wrapper.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724903271756 "|wrapper|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1724903271756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/TTNT 233/topic1_bc1/clock_button/quartus/output_files/clock_can_change.map.smsg " "Generated suppressed messages file E:/Lecture/TTNT 233/topic1_bc1/clock_button/quartus/output_files/clock_can_change.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1724903271921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1724903272145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724903272145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1724903272197 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1724903272197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1724903272197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1724903272197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1724903272220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 10:47:52 2024 " "Processing ended: Thu Aug 29 10:47:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1724903272220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1724903272220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1724903272220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1724903272220 ""}
