#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb  5 01:47:40 2021
# Process ID: 23097
# Current directory: /home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/top.vds
# Journal file: /home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.105 ; gain = 38.871 ; free physical = 1446 ; free virtual = 39514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:18]
INFO: [Synth 8-6157] synthesizing module 'PREPROCESSOR' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/PREPROCESSOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'shift_ram_hit' [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/shift_ram_hit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shift_ram_hit' (2#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/shift_ram_hit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PREPROCESSOR' (3#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/PREPROCESSOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'kc705sitcp' [/home/nakazawa/8-gev/kc705/firmware/from_other_repo/kc705sitcp.v:20]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (3#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61598]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (5#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61598]
INFO: [Synth 8-6157] synthesizing module 'AT93C46_IIC' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/AT93C46_IIC.v:21]
	Parameter PCA9548_AD bound to: 7'b1110100 
	Parameter PCA9548_SL bound to: 8'b00001000 
	Parameter IIC_MEM_AD bound to: 7'b1010100 
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'BRAM128_9B9B' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:21]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:74915]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (6#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:74915]
WARNING: [Synth 8-689] width (8) of port connection 'DOADO' does not match port width (16) of module 'RAMB18E1' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:148]
WARNING: [Synth 8-689] width (1) of port connection 'DOPADOP' does not match port width (2) of module 'RAMB18E1' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:149]
WARNING: [Synth 8-7071] port 'DOBDO' of module 'RAMB18E1' is unconnected for instance 'RAMB18E1_i' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:133]
WARNING: [Synth 8-7071] port 'DOPBDOP' of module 'RAMB18E1' is unconnected for instance 'RAMB18E1_i' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:133]
WARNING: [Synth 8-7071] port 'DIADI' of module 'RAMB18E1' is unconnected for instance 'RAMB18E1_i' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:133]
WARNING: [Synth 8-7071] port 'DIPADIP' of module 'RAMB18E1' is unconnected for instance 'RAMB18E1_i' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:133]
WARNING: [Synth 8-7071] port 'WEA' of module 'RAMB18E1' is unconnected for instance 'RAMB18E1_i' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:133]
WARNING: [Synth 8-7023] instance 'RAMB18E1_i' of module 'RAMB18E1' has 22 connections declared, but only 17 given [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:133]
INFO: [Synth 8-6155] done synthesizing module 'BRAM128_9B9B' (7#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/BRAM128_9B9B.v:21]
INFO: [Synth 8-6157] synthesizing module 'PCA9548_SW' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/PCA9548_SW.v:21]
	Parameter PCA9548_AD bound to: 7'b1110100 
	Parameter PCA9548_SL bound to: 8'b00001000 
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IIC_CTL' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/IIC_CTL.v:25]
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IIC_CORE' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/IIC_CORE.v:23]
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'FD' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD' (8#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46314]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (9#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46314]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (10#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:69835]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (11#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:69835]
INFO: [Synth 8-6155] done synthesizing module 'IIC_CORE' (12#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/IIC_CORE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IIC_CTL' (13#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/IIC_CTL.v:25]
INFO: [Synth 8-6155] done synthesizing module 'PCA9548_SW' (14#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/PCA9548_SW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AT93C46_IIC' (15#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/AT93C46_IIC.v:21]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1183]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (16#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1183]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (17#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/WRAP_SiTCP_GMII_XC7K_32K.V:28]
	Parameter TIM_PERIOD bound to: 8'b11001000 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b11000110 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (18#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XC7K_32K_BBT_V110' [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP_XC7K_32K_BBT_V110.V:28]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XC7K_32K_BBT_V110' (19#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP_XC7K_32K_BBT_V110.V:28]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' (20#1) [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/WRAP_SiTCP_GMII_XC7K_32K.V:28]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (21#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kc705sitcp' (22#1) [/home/nakazawa/8-gev/kc705/firmware/from_other_repo/kc705sitcp.v:20]
INFO: [Synth 8-6157] synthesizing module 'top_tdc' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top_tdc.v:23]
INFO: [Synth 8-6157] synthesizing module 'DATA_BUF_singleBRAM2' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (23#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410]
WARNING: [Synth 8-7071] port 'CE' of module 'BUFR' is unconnected for instance 'BUFR_RAD' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:109]
WARNING: [Synth 8-7071] port 'CLR' of module 'BUFR' is unconnected for instance 'BUFR_RAD' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:109]
WARNING: [Synth 8-7023] instance 'BUFR_RAD' of module 'BUFR' has 4 connections declared, but only 2 given [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:109]
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (23#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (24#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'data_count' does not match port width (16) of module 'fifo_generator_0' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:127]
WARNING: [Synth 8-7071] port 'full' of module 'fifo_generator_0' is unconnected for instance 'fifo' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:118]
WARNING: [Synth 8-7071] port 'almost_full' of module 'fifo_generator_0' is unconnected for instance 'fifo' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:118]
WARNING: [Synth 8-7023] instance 'fifo' of module 'fifo_generator_0' has 11 connections declared, but only 9 given [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:118]
INFO: [Synth 8-6157] synthesizing module 'OUT_DATA_PACK' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:148]
INFO: [Synth 8-6155] done synthesizing module 'OUT_DATA_PACK' (25#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:148]
INFO: [Synth 8-6155] done synthesizing module 'DATA_BUF_singleBRAM2' (26#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/DATA_BUF_singleBRAM2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tdc' (27#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top_tdc.v:23]
INFO: [Synth 8-6157] synthesizing module 'LOC_REG' [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/LOC_REG.v:19]
INFO: [Synth 8-6155] done synthesizing module 'LOC_REG' (28#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/LOC_REG.v:19]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE__parameterized0' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61598]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE__parameterized0' (28#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61598]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:386]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (29#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/.Xil/Vivado-23097-localhost.localdomain/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:386]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line146'. This will prevent further optimization [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'top_tdc'. This will prevent further optimization [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LOC_REG'. This will prevent further optimization [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:253]
INFO: [Synth 8-6155] done synthesizing module 'top' (30#1) [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/top.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2327.016 ; gain = 155.781 ; free physical = 1449 ; free virtual = 39517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.016 ; gain = 155.781 ; free physical = 1451 ; free virtual = 39519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.016 ; gain = 155.781 ; free physical = 1451 ; free virtual = 39519
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2333.949 ; gain = 0.000 ; free physical = 1443 ; free virtual = 39511
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'top_tdc/DATA_BUF/fifo'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'top_tdc/DATA_BUF/fifo'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'nolabel_line146/fifo_generator_v11_0'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'nolabel_line146/fifo_generator_v11_0'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/shift_ram_hit_pspill'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/shift_ram_hit_pspill'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/shift_ram_hit_mrsnyc'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/shift_ram_hit_mrsnyc'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/shift_ram_hit_evmatch'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/shift_ram_hit_evmatch'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[0].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[0].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[1].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[1].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[3].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[3].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[4].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[4].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[5].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[5].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[6].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[6].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[7].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[7].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[8].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[8].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[9].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[9].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[10].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[10].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[11].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[11].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[12].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[12].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[13].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[13].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[14].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[14].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[15].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[15].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[16].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[16].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[18].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[18].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[19].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[19].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[20].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[20].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[21].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[21].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[22].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[22].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[23].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[23].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[24].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[24].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[26].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[26].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[27].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[27].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[28].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[28].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[29].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[29].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[30].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[30].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[31].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[31].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[32].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[32].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[34].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[34].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[35].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[35].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[36].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[36].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[37].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[37].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[38].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[38].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[39].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[39].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[40].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[40].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[41].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[41].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[42].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[42].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[43].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[43].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[44].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[44].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[46].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[46].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[47].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[47].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[48].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[48].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[49].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[49].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[50].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[50].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[51].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[51].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[53].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[53].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[54].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[54].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[55].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[55].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[56].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[56].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[57].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[57].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[59].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[59].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[61].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[61].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[62].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[62].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[63].shift_ram_hit_sig'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/SIG_EDGE[63].shift_ram_hit_sig'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[0].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[0].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[1].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[1].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[2].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[2].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[3].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[3].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[5].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[5].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[6].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[6].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[7].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[7].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[8].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[8].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[9].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[9].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[10].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[10].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[11].shift_ram_hit_oldh'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit/shift_ram_hit_in_context.xdc] for cell 'PREPROCESSOR/OLDH_EDGE[11].shift_ram_hit_oldh'
Parsing XDC File [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT/C}'. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc:7]
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK_100M'. [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc:202]
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:95]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:95]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_RXCNT/IOB_RD_*}'. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:105]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_RXCNT/IOB_RDV}'. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_RXCNT/IOB_RERR}'. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_TXCNT/IOB_TD_*}'. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_TXCNT/IOB_TEN}'. [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc:122]
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/kc705sitcp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.746 ; gain = 0.000 ; free physical = 1350 ; free virtual = 39419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  FD => FDRE: 6 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2462.746 ; gain = 0.000 ; free physical = 1350 ; free virtual = 39420
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[0].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[10].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[11].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[1].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[2].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[3].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[4].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[5].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[6].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[7].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[8].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/OLDH_EDGE[9].shift_ram_hit_oldh' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[0].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[10].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[11].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[12].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[13].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[14].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[15].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[16].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[18].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[19].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[1].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[20].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[21].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[22].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[23].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[24].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[26].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[27].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[28].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[29].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[30].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[31].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[32].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[33].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[34].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[35].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[36].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[37].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[38].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[39].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[3].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[40].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[41].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[42].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[43].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[44].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[46].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[47].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[48].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[49].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[4].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[50].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[51].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[53].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[54].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[55].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[56].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[57].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[59].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[5].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[61].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[62].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[63].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[6].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[7].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[8].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/SIG_EDGE[9].shift_ram_hit_sig' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/shift_ram_hit_evmatch' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/shift_ram_hit_mrsnyc' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PREPROCESSOR/shift_ram_hit_pspill' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nolabel_line146/fifo_generator_v11_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_tdc/DATA_BUF/fifo' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2462.746 ; gain = 291.512 ; free physical = 1429 ; free virtual = 39498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2462.746 ; gain = 291.512 ; free physical = 1429 ; free virtual = 39498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_tdc/DATA_BUF/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line146/fifo_generator_v11_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[0].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[10].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[11].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[1].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[2].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[3].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[4].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[5].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[6].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[7].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[8].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\OLDH_EDGE[9].shift_ram_hit_oldh . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[0].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[10].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[11].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[12].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[13].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[14].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[15].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[16].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[17].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[18].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[19].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[1].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[20].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[21].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[22].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[23].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[24].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[25].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[26].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[27].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[28].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[29].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[2].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[30].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[31].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[32].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[33].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[34].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[35].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[36].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[37].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[38].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[39].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[3].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[40].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[41].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[42].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[43].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[44].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[45].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[46].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[47].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[48].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[49].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[4].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[50].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[51].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[52].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[53].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[54].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[55].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[56].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[57].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[58].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[59].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[5].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[60].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[61].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[62].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[63].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[6].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[7].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[8].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/\SIG_EDGE[9].shift_ram_hit_sig . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/shift_ram_hit_evmatch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/shift_ram_hit_mrsnyc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PREPROCESSOR/shift_ram_hit_pspill. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2462.746 ; gain = 291.512 ; free physical = 1429 ; free virtual = 39498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1415 ; free virtual = 39486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              104 Bit    Registers := 2     
	               77 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 84    
	                7 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 88    
	                1 Bit    Registers := 163   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 32    
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1386 ; free virtual = 39462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1268 ; free virtual = 39344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1266 ; free virtual = 39342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kc705sitcp  | AT93C46_IIC/SYNC_CS_reg[3]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kc705sitcp  | AT93C46_IIC/CMD_DI_reg                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_tdc     | DATA_BUF/OUT_DATA_PACK/data_outEN_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |fifo_generator_1        |         1|
|2     |SiTCP_XC7K_32K_BBT_V110 |         1|
|3     |fifo_generator_0        |         1|
|4     |ila_0                   |         1|
|5     |shift_ram_hit           |        79|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |SiTCP_XC7K_32K_BBT_V110 |     1|
|2     |fifo_generator          |     2|
|4     |ila                     |     1|
|5     |shift_ram_hit           |     1|
|6     |shift_ram_hit_          |    78|
|84    |BUFG                    |     3|
|85    |BUFGMUX                 |     1|
|86    |BUFR                    |     1|
|87    |CARRY4                  |    68|
|88    |LUT1                    |    12|
|89    |LUT2                    |   354|
|90    |LUT3                    |   118|
|91    |LUT4                    |    89|
|92    |LUT5                    |   140|
|93    |LUT6                    |   406|
|94    |MUXF7                   |    40|
|95    |MUXF8                   |    16|
|96    |ODDR                    |     1|
|97    |PLLE2_BASE              |     2|
|98    |PULLUP                  |     1|
|99    |RAMB18E1                |     1|
|100   |SRL16E                  |     3|
|101   |FD                      |     6|
|102   |FDCE                    |   707|
|103   |FDPE                    |   114|
|104   |FDRE                    |   877|
|105   |FDSE                    |     7|
|106   |LDC                     |    35|
|107   |IBUF                    |    19|
|108   |IBUFDS                  |    85|
|109   |IOBUF                   |     2|
|110   |OBUF                    |    19|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1265 ; free virtual = 39341
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2462.750 ; gain = 155.785 ; free physical = 1315 ; free virtual = 39391
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2462.750 ; gain = 291.516 ; free physical = 1315 ; free virtual = 39391
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20191124 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20191124 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SiTCP_XC7K_32K_BBT_V110.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SiTCP_XC7K_32K_BBT_V110.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus GMII/GMII_RXCNT/muxFlowMac[7 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_TXBUF/prmblData[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_PRE/udpProcStartDly[8 : 1]
   on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/rcvdCode[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/tcpProcStartDly[15 :
   0] on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/Maccum_WinUpTimer_lut[11 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/preDataDlyA[7]_GND_21_o_mux_18_OUT[7 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/preCmpValDly[2 : 0]
   on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/irPreCode[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/payStart[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/txStart[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/memRdPrmLd[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_RX/irTxEcifAck[2 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_LOC/preSoHd[2 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_TX/ipHdTim[9 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/MII_MIF/GND_36_o_GND_36_o_or_33_OUT[3 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/MII_MIF/initWa[3 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/MII_MIF/initWd[6 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[31 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/SiTCP_INT_REG/muxData[31 : 0]
   on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file SiTCP_XC7K_32K_BBT_V110.edif ...
ngc2edif: Total memory usage is 123320 kilobytes

Reading core file '/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP_XC7K_32K_BBT_V110.ngc' for (cell view 'SiTCP_XC7K_32K_BBT_V110', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V110_ngc_27e62b37.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V110_ngc_27e62b37.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2462.750 ; gain = 0.000 ; free physical = 1372 ; free virtual = 39465
INFO: [Netlist 29-17] Analyzing 5784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20191124
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.750 ; gain = 0.000 ; free physical = 1307 ; free virtual = 39400
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3735 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 288 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  FD => FDRE: 1637 instances
  FDC => FDCE: 249 instances
  FDE => FDRE: 1018 instances
  FDP => FDPE: 7 instances
  FDR => FDRE: 277 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 190 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LDC => LDCE: 35 instances
  PLLE2_BASE => PLLE2_ADV: 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 2462.750 ; gain = 303.652 ; free physical = 1451 ; free virtual = 39543
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 01:48:46 2021...
