

================================================================
== Vitis HLS Report for 'GenerateProof'
================================================================
* Date:           Mon Nov 17 18:41:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   802306|   853372|  4.012 ms|  4.267 ms|  802307|  853373|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119     |GenerateProof_Pipeline_INPUT_STREAM     |      130|      130|  0.650 us|  0.650 us|     129|     129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_VOLECommit_fu_129                              |VOLECommit                              |    28750|    79816|  0.144 ms|  0.399 ms|   28750|   79816|                                              no|
        |grp_ProverCircuitEval_fu_144                       |ProverCircuitEval                       |   773154|   773154|  3.866 ms|  3.866 ms|  581145|  581145|                                        dataflow|
        |grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163  |GenerateProof_Pipeline_TRANSFER_STREAM  |      258|      258|  1.290 us|  1.290 us|     257|     257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.73>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc2 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%path_strm = alloca i64 1" [endtoend.cpp:28]   --->   Operation 18 'alloca' 'path_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%u = alloca i64 1" [endtoend.cpp:24]   --->   Operation 19 'alloca' 'u' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%u_1 = alloca i64 1" [endtoend.cpp:24]   --->   Operation 20 'alloca' 'u_1' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 21 [1/1] (2.73ns)   --->   "%V = alloca i64 1" [endtoend.cpp:25]   --->   Operation 21 'alloca' 'V' <Predicate = true> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_1 : Operation 22 [1/1] (2.73ns)   --->   "%V_1 = alloca i64 1" [endtoend.cpp:25]   --->   Operation 22 'alloca' 'V_1' <Predicate = true> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a0_tilde = alloca i64 1" [endtoend.cpp:31]   --->   Operation 23 'alloca' 'a0_tilde' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a1_tilde = alloca i64 1" [endtoend.cpp:32]   --->   Operation 24 'alloca' 'a1_tilde' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 25 [2/2] (0.61ns)   --->   "%call_ln0 = call void @GenerateProof_Pipeline_INPUT_STREAM, i8 %root_strm, i8 %iv_strm, i128 %p_loc, i128 %p_loc2"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 26 [1/2] (1.47ns)   --->   "%call_ln0 = call void @GenerateProof_Pipeline_INPUT_STREAM, i8 %root_strm, i8 %iv_strm, i128 %p_loc, i128 %p_loc2"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc_load = load i128 %p_loc"   --->   Operation 27 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc2_load = load i128 %p_loc2"   --->   Operation 28 'load' 'p_loc2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (0.00ns)   --->   "%call_ret = call i384 @VOLECommit, i128 %p_loc2_load, i128 %p_loc_load, i1 %u, i1 %u_1, i128 %V, i128 %V_1, i128 %path_strm, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [endtoend.cpp:38]   --->   Operation 29 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "%call_ret = call i384 @VOLECommit, i128 %p_loc2_load, i128 %p_loc_load, i1 %u, i1 %u_1, i128 %V, i128 %V_1, i128 %path_strm, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [endtoend.cpp:38]   --->   Operation 30 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%hcom = extractvalue i384 %call_ret" [endtoend.cpp:38]   --->   Operation 31 'extractvalue' 'hcom' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ch1 = extractvalue i384 %call_ret" [endtoend.cpp:38]   --->   Operation 32 'extractvalue' 'ch1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i256 %hcom" [endtoend.cpp:40]   --->   Operation 33 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%p_s = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %hcom, i32 128" [endtoend.cpp:41]   --->   Operation 34 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln39 = call void @ProverCircuitEval, i128 %ch1, i1 %u, i1 %u_1, i128 %V, i128 %V_1, i8 %witness, i128 %circuit, i8 %d_strm, i128 %a0_tilde, i128 %a1_tilde, i128 %proof_strm" [endtoend.cpp:39]   --->   Operation 35 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln39 = call void @ProverCircuitEval, i128 %ch1, i1 %u, i1 %u_1, i128 %V, i128 %V_1, i8 %witness, i128 %circuit, i8 %d_strm, i128 %a0_tilde, i128 %a1_tilde, i128 %proof_strm" [endtoend.cpp:39]   --->   Operation 36 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 37 [2/2] (0.64ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %trunc_ln40" [endtoend.cpp:40]   --->   Operation 37 'write' 'write_ln40' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 38 [1/2] (0.64ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %trunc_ln40" [endtoend.cpp:40]   --->   Operation 38 'write' 'write_ln40' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 39 [2/2] (0.64ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %p_s" [endtoend.cpp:41]   --->   Operation 39 'write' 'write_ln41' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 40 [1/2] (0.64ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %p_s" [endtoend.cpp:41]   --->   Operation 40 'write' 'write_ln41' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @GenerateProof_Pipeline_TRANSFER_STREAM, i128 %path_strm, i128 %proof_strm"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 2.04>
ST_12 : Operation 42 [1/2] (2.04ns)   --->   "%call_ln0 = call void @GenerateProof_Pipeline_TRANSFER_STREAM, i128 %path_strm, i128 %proof_strm"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.64>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%a0_tilde_load = load i128 %a0_tilde" [endtoend.cpp:45]   --->   Operation 43 'load' 'a0_tilde_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [2/2] (0.64ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %a0_tilde_load" [endtoend.cpp:45]   --->   Operation 44 'write' 'write_ln45' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>

State 14 <SV = 13> <Delay = 0.64>
ST_14 : Operation 45 [1/2] (0.64ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %a0_tilde_load" [endtoend.cpp:45]   --->   Operation 45 'write' 'write_ln45' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%a1_tilde_load = load i128 %a1_tilde" [endtoend.cpp:46]   --->   Operation 46 'load' 'a1_tilde_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [2/2] (0.64ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %a1_tilde_load" [endtoend.cpp:46]   --->   Operation 47 'write' 'write_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>

State 15 <SV = 14> <Delay = 0.64>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32" [endtoend.cpp:7]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %root_strm, void @empty_26, i32 1, i32 1, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %root_strm"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %iv_strm, void @empty_26, i32 1, i32 1, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %iv_strm"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %witness, void @empty_26, i32 1, i32 1, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %witness"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %circuit, void @empty_26, i32 1, i32 1, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %circuit"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %d_strm, void @empty_26, i32 1, i32 1, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %d_strm"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %proof_strm, void @empty_26, i32 1, i32 1, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %proof_strm"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_58, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_35, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @path_strm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %path_strm, i128 %path_strm"   --->   Operation 62 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %path_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:26]   --->   Operation 64 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:26]   --->   Operation 65 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:27]   --->   Operation 66 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:27]   --->   Operation 67 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 68 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 69 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 70 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 71 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 72 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 73 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 74 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:38]   --->   Operation 75 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 76 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 77 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 78 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 79 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 80 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u, i64 666, i64 22, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 81 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 82 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 83 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 84 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 85 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 86 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V, i64 666, i64 24, i64 18446744073709551615" [endtoend.cpp:39]   --->   Operation 87 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/2] (0.64ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %a1_tilde_load" [endtoend.cpp:46]   --->   Operation 88 'write' 'write_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [endtoend.cpp:48]   --->   Operation 89 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ root_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ iv_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ witness]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ circuit]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ proof_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cipher_0_ssbox40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
Port [ cipher_0_ssbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc2            (alloca       ) [ 0011100000000000]
p_loc             (alloca       ) [ 0011100000000000]
path_strm         (alloca       ) [ 0011111111111111]
u                 (alloca       ) [ 0011111111111111]
u_1               (alloca       ) [ 0011111111111111]
V                 (alloca       ) [ 0011111111111111]
V_1               (alloca       ) [ 0011111111111111]
a0_tilde          (alloca       ) [ 0011111111111100]
a1_tilde          (alloca       ) [ 0011111111111110]
call_ln0          (call         ) [ 0000000000000000]
p_loc_load        (load         ) [ 0000010000000000]
p_loc2_load       (load         ) [ 0000010000000000]
call_ret          (call         ) [ 0000000000000000]
hcom              (extractvalue ) [ 0000000000000000]
ch1               (extractvalue ) [ 0000001100000000]
trunc_ln40        (trunc        ) [ 0000001111000000]
p_s               (partselect   ) [ 0000001111100000]
call_ln39         (call         ) [ 0000000000000000]
write_ln40        (write        ) [ 0000000000000000]
write_ln41        (write        ) [ 0000000000000000]
call_ln0          (call         ) [ 0000000000000000]
a0_tilde_load     (load         ) [ 0000000000000010]
write_ln45        (write        ) [ 0000000000000000]
a1_tilde_load     (load         ) [ 0000000000000001]
spectopmodule_ln7 (spectopmodule) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
empty             (specchannel  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specmemcore_ln26  (specmemcore  ) [ 0000000000000000]
specmemcore_ln26  (specmemcore  ) [ 0000000000000000]
specmemcore_ln27  (specmemcore  ) [ 0000000000000000]
specmemcore_ln27  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln38  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
specmemcore_ln39  (specmemcore  ) [ 0000000000000000]
write_ln46        (write        ) [ 0000000000000000]
ret_ln48          (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="root_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iv_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="witness">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="witness"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="circuit">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="circuit"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="proof_strm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proof_strm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cipher_0_ssbox40">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher_0_ssbox40"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cipher_0_ssbox">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher_0_ssbox"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerateProof_Pipeline_INPUT_STREAM"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VOLECommit"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProverCircuitEval"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerateProof_Pipeline_TRANSFER_STREAM"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="path_strm_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_loc2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="path_strm_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="path_strm/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="u_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="u_1_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="V_1_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a0_tilde_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a0_tilde/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a1_tilde_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a1_tilde/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="128" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/8 write_ln41/9 write_ln45/13 write_ln46/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="0" index="3" bw="128" slack="1"/>
<pin id="124" dir="0" index="4" bw="128" slack="1"/>
<pin id="125" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_VOLECommit_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="384" slack="0"/>
<pin id="131" dir="0" index="1" bw="128" slack="0"/>
<pin id="132" dir="0" index="2" bw="128" slack="0"/>
<pin id="133" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="128" slack="2147483647"/>
<pin id="137" dir="0" index="7" bw="128" slack="3"/>
<pin id="138" dir="0" index="8" bw="8" slack="0"/>
<pin id="139" dir="0" index="9" bw="8" slack="0"/>
<pin id="140" dir="1" index="10" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_ProverCircuitEval_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="1"/>
<pin id="147" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="148" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="149" dir="0" index="4" bw="128" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="8" slack="0"/>
<pin id="152" dir="0" index="7" bw="128" slack="0"/>
<pin id="153" dir="0" index="8" bw="8" slack="0"/>
<pin id="154" dir="0" index="9" bw="128" slack="5"/>
<pin id="155" dir="0" index="10" bw="128" slack="5"/>
<pin id="156" dir="0" index="11" bw="128" slack="0"/>
<pin id="157" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="128" slack="10"/>
<pin id="166" dir="0" index="2" bw="128" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_loc_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="128" slack="3"/>
<pin id="172" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_loc2_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="3"/>
<pin id="176" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc2_load/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="hcom_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="384" slack="0"/>
<pin id="180" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hcom/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ch1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="384" slack="0"/>
<pin id="184" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ch1/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln40_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="256" slack="0"/>
<pin id="188" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="0"/>
<pin id="192" dir="0" index="1" bw="256" slack="0"/>
<pin id="193" dir="0" index="2" bw="9" slack="0"/>
<pin id="194" dir="1" index="3" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a0_tilde_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="128" slack="12"/>
<pin id="200" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a0_tilde_load/13 "/>
</bind>
</comp>

<comp id="202" class="1004" name="a1_tilde_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="13"/>
<pin id="204" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a1_tilde_load/14 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_loc2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="1"/>
<pin id="208" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_loc2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="p_loc_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="1"/>
<pin id="214" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="218" class="1005" name="path_strm_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="128" slack="3"/>
<pin id="220" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="path_strm "/>
</bind>
</comp>

<comp id="224" class="1005" name="a0_tilde_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="128" slack="5"/>
<pin id="226" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opset="a0_tilde "/>
</bind>
</comp>

<comp id="230" class="1005" name="a1_tilde_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="128" slack="5"/>
<pin id="232" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opset="a1_tilde "/>
</bind>
</comp>

<comp id="242" class="1005" name="ch1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="128" slack="1"/>
<pin id="244" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ch1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="trunc_ln40_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="128" slack="3"/>
<pin id="249" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_s_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="4"/>
<pin id="254" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="129" pin=8"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="129" pin=9"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="181"><net_src comp="129" pin="10"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="129" pin="10"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="178" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="178" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="209"><net_src comp="76" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="215"><net_src comp="80" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="221"><net_src comp="84" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="129" pin=7"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="227"><net_src comp="104" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="144" pin=9"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="233"><net_src comp="108" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="144" pin=10"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="245"><net_src comp="182" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="250"><net_src comp="186" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="255"><net_src comp="190" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_strm | {6 7 }
	Port: proof_strm | {6 7 9 10 11 12 14 15 }
 - Input state : 
	Port: GenerateProof : root_strm | {2 3 }
	Port: GenerateProof : iv_strm | {2 3 }
	Port: GenerateProof : witness | {6 7 }
	Port: GenerateProof : circuit | {6 7 }
	Port: GenerateProof : cipher_0_ssbox40 | {4 5 }
	Port: GenerateProof : cipher_0_ssbox | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		call_ret : 1
	State 5
		hcom : 1
		ch1 : 1
		trunc_ln40 : 2
		p_s : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		write_ln45 : 1
	State 14
		write_ln46 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|          |   grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119  |    0    |    0    |   271   |   318   |    0    |
|   call   |               grp_VOLECommit_fu_129               |    0    | 1039.79 |  517690 |  805507 |    0    |
|          |            grp_ProverCircuitEval_fu_144           |    9    | 36.6956 |  63764  |  564107 |    0    |
|          | grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163 |    0    |    0    |    9    |    32   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                  grp_write_fu_112                 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|                    hcom_fu_178                    |    0    |    0    |    0    |    0    |    0    |
|          |                     ch1_fu_182                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                 trunc_ln40_fu_186                 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                     p_s_fu_190                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                   |    9    | 1076.48 |  581734 |1.36996e+06|    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|        V       |    -   |   20   |  1048  |   32   |
|       V_1      |    -   |   20   |  1048  |   32   |
| cipher_0_ssbox |   80   |    0   |    0   |    -   |
|cipher_0_ssbox40|   20   |    0   |    0   |    -   |
|        u       |    1   |    0   |    0   |    -   |
|       u_1      |    1   |    0   |    0   |    -   |
+----------------+--------+--------+--------+--------+
|      Total     |   102  |   40   |  2096  |   64   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a0_tilde_reg_224 |   128  |
| a1_tilde_reg_230 |   128  |
|    ch1_reg_242   |   128  |
|  p_loc2_reg_206  |   128  |
|   p_loc_reg_212  |   128  |
|    p_s_reg_252   |   128  |
| path_strm_reg_218|   128  |
|trunc_ln40_reg_247|   128  |
+------------------+--------+
|       Total      |  1024  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_112 |  p2  |   4  |  128 |   512  ||    0    ||    20   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   512  || 0.452714||    0    ||    20   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |  1076  | 581734 | 1369964|    0   |
|   Memory  |   102  |    -   |   40   |  2096  |   64   |
|Multiplexer|    -   |    0   |    0   |   20   |    -   |
|  Register |    -   |    -   |  1024  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   111  |  1076  | 582798 | 1372080|   64   |
+-----------+--------+--------+--------+--------+--------+
