// Seed: 1987604303
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    output tri1 id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 _id_2,
    input tri0 id_3,
    input tri id_4
    , id_7, id_8,
    input supply0 id_5
);
  wire [1 'b0 : id_2] id_9;
  logic id_10;
  ;
  xor primCall (id_0, id_8, id_7, id_10, id_5, id_1, id_4, id_9);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
