ARM GAS  /tmp/ccyLpKvw.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"main.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB1362:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccyLpKvw.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef huart1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void SystemPower_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_ADC1_Init(void);
  58:Core/Src/main.c **** static void MX_ICACHE_Init(void);
  59:Core/Src/main.c **** static void MX_UCPD1_Init(void);
  60:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  61:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  62:Core/Src/main.c **** static void MX_MEMORYMAP_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  /tmp/ccyLpKvw.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the System Power */
  95:Core/Src/main.c ****   SystemPower_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_ADC1_Init();
 104:Core/Src/main.c ****   MX_ICACHE_Init();
 105:Core/Src/main.c ****   MX_UCPD1_Init();
 106:Core/Src/main.c ****   MX_USART1_UART_Init();
 107:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 108:Core/Src/main.c ****   MX_MEMORYMAP_Init();
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END 2 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Infinite loop */
 114:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 115:Core/Src/main.c ****   while (1)
 116:Core/Src/main.c ****   {
 117:Core/Src/main.c ****     /* USER CODE END WHILE */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 120:Core/Src/main.c ****   }
 121:Core/Src/main.c ****   /* USER CODE END 3 */
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /**
 125:Core/Src/main.c ****   * @brief System Clock Configuration
 126:Core/Src/main.c ****   * @retval None
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c **** void SystemClock_Config(void)
 129:Core/Src/main.c **** {
 130:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     Error_Handler();
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 143:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_MSI;
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
ARM GAS  /tmp/ccyLpKvw.s 			page 4


 145:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 147:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 148:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 149:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 169:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK3;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 177:Core/Src/main.c ****   {
 178:Core/Src/main.c ****     Error_Handler();
 179:Core/Src/main.c ****   }
 180:Core/Src/main.c **** }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief Power Configuration
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** static void SystemPower_Config(void)
 187:Core/Src/main.c **** {
 188:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /*
 191:Core/Src/main.c ****    * Switch to SMPS regulator instead of LDO
 192:Core/Src/main.c ****    */
 193:Core/Src/main.c ****   if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** /* USER CODE BEGIN PWR */
 198:Core/Src/main.c **** /* USER CODE END PWR */
 199:Core/Src/main.c **** }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /**
ARM GAS  /tmp/ccyLpKvw.s 			page 5


 202:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 203:Core/Src/main.c ****   * @param None
 204:Core/Src/main.c ****   * @retval None
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c **** static void MX_ADC1_Init(void)
 207:Core/Src/main.c **** {
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /** Common config
 218:Core/Src/main.c ****   */
 219:Core/Src/main.c ****   hadc1.Instance = ADC1;
 220:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 221:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 222:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 223:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 224:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 225:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 226:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 227:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 228:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 229:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 230:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 231:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 232:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 233:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 234:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 235:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief ICACHE Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_ICACHE_Init(void)
 251:Core/Src/main.c **** {
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   ICACHE_RegionConfigTypeDef pRegionConfig = {0};
 258:Core/Src/main.c **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 6


 259:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 1 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 1 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /** Configure and enable a region for memory remapping.
 264:Core/Src/main.c ****   */
 265:Core/Src/main.c ****   if (HAL_ICACHE_Disable() != HAL_OK)
 266:Core/Src/main.c ****   {
 267:Core/Src/main.c ****     Error_Handler();
 268:Core/Src/main.c ****   }
 269:Core/Src/main.c ****   pRegionConfig.BaseAddress = 0x10000000;
 270:Core/Src/main.c ****   pRegionConfig.RemapAddress = 0x60000000;
 271:Core/Src/main.c ****   pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 272:Core/Src/main.c ****   pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 273:Core/Src/main.c ****   pRegionConfig.OutputBurstType = ICACHE_OUTPUT_BURST_WRAP;
 274:Core/Src/main.c ****   if (HAL_ICACHE_EnableRemapRegion(_NULL, &pRegionConfig) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /** Enable instruction cache in 1-way (direct mapped cache)
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c ****   if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   if (HAL_ICACHE_Enable() != HAL_OK)
 286:Core/Src/main.c ****   {
 287:Core/Src/main.c ****     Error_Handler();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 2 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 2 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c **** }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** /**
 296:Core/Src/main.c ****   * @brief MEMORYMAP Initialization Function
 297:Core/Src/main.c ****   * @param None
 298:Core/Src/main.c ****   * @retval None
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** static void MX_MEMORYMAP_Init(void)
 301:Core/Src/main.c **** {
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN MEMORYMAP_Init 0 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END MEMORYMAP_Init 0 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE BEGIN MEMORYMAP_Init 1 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END MEMORYMAP_Init 1 */
 310:Core/Src/main.c ****   /* USER CODE BEGIN MEMORYMAP_Init 2 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END MEMORYMAP_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 7


 316:Core/Src/main.c **** /**
 317:Core/Src/main.c ****   * @brief UCPD1 Initialization Function
 318:Core/Src/main.c ****   * @param None
 319:Core/Src/main.c ****   * @retval None
 320:Core/Src/main.c ****   */
 321:Core/Src/main.c **** static void MX_UCPD1_Init(void)
 322:Core/Src/main.c **** {
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN UCPD1_Init 0 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END UCPD1_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* Peripheral clock enable */
 331:Core/Src/main.c ****   LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 334:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 335:Core/Src/main.c ****   /**UCPD1 GPIO Configuration
 336:Core/Src/main.c ****   PB15   ------> UCPD1_CC2
 337:Core/Src/main.c ****   PA15 (JTDI)   ------> UCPD1_CC1
 338:Core/Src/main.c ****   */
 339:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 340:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 341:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 342:Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 345:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 346:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 347:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /* USER CODE BEGIN UCPD1_Init 1 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE END UCPD1_Init 1 */
 352:Core/Src/main.c ****   /* USER CODE BEGIN UCPD1_Init 2 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END UCPD1_Init 2 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** }
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** /**
 359:Core/Src/main.c ****   * @brief USART1 Initialization Function
 360:Core/Src/main.c ****   * @param None
 361:Core/Src/main.c ****   * @retval None
 362:Core/Src/main.c ****   */
 363:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 364:Core/Src/main.c **** {
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
ARM GAS  /tmp/ccyLpKvw.s 			page 8


 373:Core/Src/main.c ****   huart1.Instance = USART1;
 374:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 375:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 376:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 377:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 378:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 379:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 380:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 381:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 382:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 383:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 384:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 385:Core/Src/main.c ****   {
 386:Core/Src/main.c ****     Error_Handler();
 387:Core/Src/main.c ****   }
 388:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 389:Core/Src/main.c ****   {
 390:Core/Src/main.c ****     Error_Handler();
 391:Core/Src/main.c ****   }
 392:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 393:Core/Src/main.c ****   {
 394:Core/Src/main.c ****     Error_Handler();
 395:Core/Src/main.c ****   }
 396:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 397:Core/Src/main.c ****   {
 398:Core/Src/main.c ****     Error_Handler();
 399:Core/Src/main.c ****   }
 400:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** }
 405:Core/Src/main.c **** 
 406:Core/Src/main.c **** /**
 407:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 408:Core/Src/main.c ****   * @param None
 409:Core/Src/main.c ****   * @retval None
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 412:Core/Src/main.c **** {
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 421:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 422:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 423:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 424:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 425:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 426:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 427:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 428:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 429:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
ARM GAS  /tmp/ccyLpKvw.s 			page 9


 430:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 431:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 432:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 433:Core/Src/main.c ****   {
 434:Core/Src/main.c ****     Error_Handler();
 435:Core/Src/main.c ****   }
 436:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c **** }
 441:Core/Src/main.c **** 
 442:Core/Src/main.c **** /**
 443:Core/Src/main.c ****   * @brief GPIO Initialization Function
 444:Core/Src/main.c ****   * @param None
 445:Core/Src/main.c ****   * @retval None
 446:Core/Src/main.c ****   */
 447:Core/Src/main.c **** static void MX_GPIO_Init(void)
 448:Core/Src/main.c **** {
  29              		.loc 1 448 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 28
  36              		.cfi_offset 4, -28
  37              		.cfi_offset 5, -24
  38              		.cfi_offset 6, -20
  39              		.cfi_offset 7, -16
  40              		.cfi_offset 8, -12
  41              		.cfi_offset 9, -8
  42              		.cfi_offset 14, -4
  43 0004 8BB0     		sub	sp, sp, #44
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 449:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 449 3 view .LVU1
  47              		.loc 1 449 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0594     		str	r4, [sp, #20]
  50 000a 0694     		str	r4, [sp, #24]
  51 000c 0794     		str	r4, [sp, #28]
  52 000e 0894     		str	r4, [sp, #32]
  53 0010 0994     		str	r4, [sp, #36]
 450:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 451:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 454:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 454 3 is_stmt 1 view .LVU3
  55              	.LBB10:
  56              		.loc 1 454 3 view .LVU4
  57              		.loc 1 454 3 view .LVU5
  58 0012 414B     		ldr	r3, .L3
  59 0014 D3F88C20 		ldr	r2, [r3, #140]
  60 0018 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccyLpKvw.s 			page 10


  61 001c C3F88C20 		str	r2, [r3, #140]
  62              		.loc 1 454 3 view .LVU6
  63 0020 D3F88C20 		ldr	r2, [r3, #140]
  64 0024 02F00402 		and	r2, r2, #4
  65 0028 0192     		str	r2, [sp, #4]
  66              		.loc 1 454 3 view .LVU7
  67 002a 019A     		ldr	r2, [sp, #4]
  68              	.LBE10:
  69              		.loc 1 454 3 view .LVU8
 455:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  70              		.loc 1 455 3 view .LVU9
  71              	.LBB11:
  72              		.loc 1 455 3 view .LVU10
  73              		.loc 1 455 3 view .LVU11
  74 002c D3F88C20 		ldr	r2, [r3, #140]
  75 0030 42F00202 		orr	r2, r2, #2
  76 0034 C3F88C20 		str	r2, [r3, #140]
  77              		.loc 1 455 3 view .LVU12
  78 0038 D3F88C20 		ldr	r2, [r3, #140]
  79 003c 02F00202 		and	r2, r2, #2
  80 0040 0292     		str	r2, [sp, #8]
  81              		.loc 1 455 3 view .LVU13
  82 0042 029A     		ldr	r2, [sp, #8]
  83              	.LBE11:
  84              		.loc 1 455 3 view .LVU14
 456:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  85              		.loc 1 456 3 view .LVU15
  86              	.LBB12:
  87              		.loc 1 456 3 view .LVU16
  88              		.loc 1 456 3 view .LVU17
  89 0044 D3F88C20 		ldr	r2, [r3, #140]
  90 0048 42F04002 		orr	r2, r2, #64
  91 004c C3F88C20 		str	r2, [r3, #140]
  92              		.loc 1 456 3 view .LVU18
  93 0050 D3F88C20 		ldr	r2, [r3, #140]
  94 0054 02F04002 		and	r2, r2, #64
  95 0058 0392     		str	r2, [sp, #12]
  96              		.loc 1 456 3 view .LVU19
  97 005a 039A     		ldr	r2, [sp, #12]
  98              	.LBE12:
  99              		.loc 1 456 3 view .LVU20
 457:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 457 3 view .LVU21
 101              	.LBB13:
 102              		.loc 1 457 3 view .LVU22
 103              		.loc 1 457 3 view .LVU23
 104 005c D3F88C20 		ldr	r2, [r3, #140]
 105 0060 42F00102 		orr	r2, r2, #1
 106 0064 C3F88C20 		str	r2, [r3, #140]
 107              		.loc 1 457 3 view .LVU24
 108 0068 D3F88C30 		ldr	r3, [r3, #140]
 109 006c 03F00103 		and	r3, r3, #1
 110 0070 0493     		str	r3, [sp, #16]
 111              		.loc 1 457 3 view .LVU25
 112 0072 049B     		ldr	r3, [sp, #16]
 113              	.LBE13:
 114              		.loc 1 457 3 view .LVU26
ARM GAS  /tmp/ccyLpKvw.s 			page 11


 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 460:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 115              		.loc 1 460 3 view .LVU27
 116 0074 DFF8AC90 		ldr	r9, .L3+12
 117 0078 2246     		mov	r2, r4
 118 007a 0421     		movs	r1, #4
 119 007c 4846     		mov	r0, r9
 120 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL0:
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 463:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 122              		.loc 1 463 3 view .LVU28
 123 0082 DFF8A480 		ldr	r8, .L3+16
 124 0086 2246     		mov	r2, r4
 125 0088 8021     		movs	r1, #128
 126 008a 4046     		mov	r0, r8
 127 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 128              	.LVL1:
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 466:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, UCPD_DBn_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 129              		.loc 1 466 3 view .LVU29
 130 0090 224E     		ldr	r6, .L3+4
 131 0092 2246     		mov	r2, r4
 132 0094 A021     		movs	r1, #160
 133 0096 3046     		mov	r0, r6
 134 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 135              	.LVL2:
 467:Core/Src/main.c **** 
 468:Core/Src/main.c ****   /*Configure GPIO pin : USER_BUTTON_Pin */
 469:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 136              		.loc 1 469 3 view .LVU30
 137              		.loc 1 469 23 is_stmt 0 view .LVU31
 138 009c 4FF40053 		mov	r3, #8192
 139 00a0 0593     		str	r3, [sp, #20]
 470:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 140              		.loc 1 470 3 is_stmt 1 view .LVU32
 141              		.loc 1 470 24 is_stmt 0 view .LVU33
 142 00a2 1F4B     		ldr	r3, .L3+8
 143 00a4 0693     		str	r3, [sp, #24]
 471:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 144              		.loc 1 471 3 is_stmt 1 view .LVU34
 145              		.loc 1 471 24 is_stmt 0 view .LVU35
 146 00a6 0794     		str	r4, [sp, #28]
 472:Core/Src/main.c ****   HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 147              		.loc 1 472 3 is_stmt 1 view .LVU36
 148 00a8 05A9     		add	r1, sp, #20
 149 00aa 4046     		mov	r0, r8
 150 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL3:
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /*Configure GPIO pin : UCPD_FLT_Pin */
 475:Core/Src/main.c ****   GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 152              		.loc 1 475 3 view .LVU37
 153              		.loc 1 475 23 is_stmt 0 view .LVU38
ARM GAS  /tmp/ccyLpKvw.s 			page 12


 154 00b0 4FF48043 		mov	r3, #16384
 155 00b4 0593     		str	r3, [sp, #20]
 476:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 156              		.loc 1 476 3 is_stmt 1 view .LVU39
 157              		.loc 1 476 24 is_stmt 0 view .LVU40
 158 00b6 0694     		str	r4, [sp, #24]
 477:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 477 3 is_stmt 1 view .LVU41
 160              		.loc 1 477 24 is_stmt 0 view .LVU42
 161 00b8 0794     		str	r4, [sp, #28]
 478:Core/Src/main.c ****   HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 162              		.loc 1 478 3 is_stmt 1 view .LVU43
 163 00ba 05A9     		add	r1, sp, #20
 164 00bc 3046     		mov	r0, r6
 165 00be FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL4:
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /*Configure GPIO pin : LED_RED_Pin */
 481:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_RED_Pin;
 167              		.loc 1 481 3 view .LVU44
 168              		.loc 1 481 23 is_stmt 0 view .LVU45
 169 00c2 0423     		movs	r3, #4
 170 00c4 0593     		str	r3, [sp, #20]
 482:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 171              		.loc 1 482 3 is_stmt 1 view .LVU46
 172              		.loc 1 482 24 is_stmt 0 view .LVU47
 173 00c6 0125     		movs	r5, #1
 174 00c8 0695     		str	r5, [sp, #24]
 483:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 175              		.loc 1 483 3 is_stmt 1 view .LVU48
 176              		.loc 1 483 24 is_stmt 0 view .LVU49
 177 00ca 0795     		str	r5, [sp, #28]
 484:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 178              		.loc 1 484 3 is_stmt 1 view .LVU50
 179              		.loc 1 484 25 is_stmt 0 view .LVU51
 180 00cc 0227     		movs	r7, #2
 181 00ce 0897     		str	r7, [sp, #32]
 485:Core/Src/main.c ****   HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 182              		.loc 1 485 3 is_stmt 1 view .LVU52
 183 00d0 05A9     		add	r1, sp, #20
 184 00d2 4846     		mov	r0, r9
 185 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL5:
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /*Configure GPIO pin : LED_GREEN_Pin */
 488:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_GREEN_Pin;
 187              		.loc 1 488 3 view .LVU53
 188              		.loc 1 488 23 is_stmt 0 view .LVU54
 189 00d8 4FF08009 		mov	r9, #128
 190 00dc CDF81490 		str	r9, [sp, #20]
 489:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 489 3 is_stmt 1 view .LVU55
 192              		.loc 1 489 24 is_stmt 0 view .LVU56
 193 00e0 0695     		str	r5, [sp, #24]
 490:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 194              		.loc 1 490 3 is_stmt 1 view .LVU57
 195              		.loc 1 490 24 is_stmt 0 view .LVU58
ARM GAS  /tmp/ccyLpKvw.s 			page 13


 196 00e2 0795     		str	r5, [sp, #28]
 491:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 197              		.loc 1 491 3 is_stmt 1 view .LVU59
 198              		.loc 1 491 25 is_stmt 0 view .LVU60
 199 00e4 0897     		str	r7, [sp, #32]
 492:Core/Src/main.c ****   HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 200              		.loc 1 492 3 is_stmt 1 view .LVU61
 201 00e6 05A9     		add	r1, sp, #20
 202 00e8 4046     		mov	r0, r8
 203 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL6:
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /*Configure GPIO pin : UCPD_DBn_Pin */
 495:Core/Src/main.c ****   GPIO_InitStruct.Pin = UCPD_DBn_Pin;
 205              		.loc 1 495 3 view .LVU62
 206              		.loc 1 495 23 is_stmt 0 view .LVU63
 207 00ee 2023     		movs	r3, #32
 208 00f0 0593     		str	r3, [sp, #20]
 496:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 209              		.loc 1 496 3 is_stmt 1 view .LVU64
 210              		.loc 1 496 24 is_stmt 0 view .LVU65
 211 00f2 0695     		str	r5, [sp, #24]
 497:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 497 3 is_stmt 1 view .LVU66
 213              		.loc 1 497 24 is_stmt 0 view .LVU67
 214 00f4 0794     		str	r4, [sp, #28]
 498:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 215              		.loc 1 498 3 is_stmt 1 view .LVU68
 216              		.loc 1 498 25 is_stmt 0 view .LVU69
 217 00f6 0894     		str	r4, [sp, #32]
 499:Core/Src/main.c ****   HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 218              		.loc 1 499 3 is_stmt 1 view .LVU70
 219 00f8 05A9     		add	r1, sp, #20
 220 00fa 3046     		mov	r0, r6
 221 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL7:
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /*Configure GPIO pin : LED_BLUE_Pin */
 502:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_BLUE_Pin;
 223              		.loc 1 502 3 view .LVU71
 224              		.loc 1 502 23 is_stmt 0 view .LVU72
 225 0100 CDF81490 		str	r9, [sp, #20]
 503:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 226              		.loc 1 503 3 is_stmt 1 view .LVU73
 227              		.loc 1 503 24 is_stmt 0 view .LVU74
 228 0104 0695     		str	r5, [sp, #24]
 504:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 229              		.loc 1 504 3 is_stmt 1 view .LVU75
 230              		.loc 1 504 24 is_stmt 0 view .LVU76
 231 0106 0795     		str	r5, [sp, #28]
 505:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 232              		.loc 1 505 3 is_stmt 1 view .LVU77
 233              		.loc 1 505 25 is_stmt 0 view .LVU78
 234 0108 0897     		str	r7, [sp, #32]
 506:Core/Src/main.c ****   HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 235              		.loc 1 506 3 is_stmt 1 view .LVU79
 236 010a 05A9     		add	r1, sp, #20
ARM GAS  /tmp/ccyLpKvw.s 			page 14


 237 010c 3046     		mov	r0, r6
 238 010e FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL8:
 507:Core/Src/main.c **** 
 508:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 509:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 510:Core/Src/main.c **** }
 240              		.loc 1 510 1 is_stmt 0 view .LVU80
 241 0112 0BB0     		add	sp, sp, #44
 242              	.LCFI2:
 243              		.cfi_def_cfa_offset 28
 244              		@ sp needed
 245 0114 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 246              	.L4:
 247              		.align	2
 248              	.L3:
 249 0118 000C0246 		.word	1174539264
 250 011c 00040242 		.word	1107428352
 251 0120 00002110 		.word	270598144
 252 0124 00180242 		.word	1107433472
 253 0128 00080242 		.word	1107429376
 254              		.cfi_endproc
 255              	.LFE1362:
 257              		.section	.text.MX_UCPD1_Init,"ax",%progbits
 258              		.align	1
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	MX_UCPD1_Init:
 264              	.LFB1359:
 322:Core/Src/main.c **** 
 265              		.loc 1 322 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 40
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 70B5     		push	{r4, r5, r6, lr}
 270              	.LCFI3:
 271              		.cfi_def_cfa_offset 16
 272              		.cfi_offset 4, -16
 273              		.cfi_offset 5, -12
 274              		.cfi_offset 6, -8
 275              		.cfi_offset 14, -4
 276 0002 8AB0     		sub	sp, sp, #40
 277              	.LCFI4:
 278              		.cfi_def_cfa_offset 56
 328:Core/Src/main.c **** 
 279              		.loc 1 328 3 view .LVU82
 328:Core/Src/main.c **** 
 280              		.loc 1 328 23 is_stmt 0 view .LVU83
 281 0004 0024     		movs	r4, #0
 282 0006 0494     		str	r4, [sp, #16]
 283 0008 0594     		str	r4, [sp, #20]
 284 000a 0694     		str	r4, [sp, #24]
 285 000c 0794     		str	r4, [sp, #28]
 286 000e 0894     		str	r4, [sp, #32]
 287 0010 0994     		str	r4, [sp, #36]
 331:Core/Src/main.c **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 15


 288              		.loc 1 331 3 is_stmt 1 view .LVU84
 289              	.LVL9:
 290              	.LBB14:
 291              	.LBI14:
 292              		.file 2 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h"
   1:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @file    stm32u5xx_ll_bus.h
   4:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
   7:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   ******************************************************************************
   8:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @attention
   9:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
  10:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * Copyright (c) 2021 STMicroelectronics.
  11:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * All rights reserved.
  12:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
  13:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * in the root directory of this software component.
  15:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
  17:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   ******************************************************************************
  18:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   @verbatim
  19:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****                       ##### RCC Limitations #####
  20:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   ==============================================================================
  21:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****     [..]
  22:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  23:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  24:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****       from/to registers.
  25:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  26:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****         (++) AHB , APB peripherals,  1 dummy read is necessary
  27:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  28:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****     [..]
  29:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****       Workarounds:
  30:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****       (#) For AHB , APB peripherals, a dummy read to the peripheral register has been
  31:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  32:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  33:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   @endverbatim
  34:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
  36:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  37:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #ifndef STM32U5xx_LL_BUS_H
  39:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define STM32U5xx_LL_BUS_H
  40:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  41:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif
  44:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  45:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #include "stm32u5xx.h"
  47:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  48:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @addtogroup STM32U5xx_LL_Driver
  49:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
  50:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
  51:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  52:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(RCC)
ARM GAS  /tmp/ccyLpKvw.s 			page 16


  53:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  54:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
  56:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
  57:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  58:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  63:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
  67:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
  68:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
  69:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  70:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
  71:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
  72:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL           0xFFFFFFFFU
  73:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPDMA1        RCC_AHB1ENR_GPDMA1EN
  74:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CORDIC        RCC_AHB1ENR_CORDICEN
  75:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMAC          RCC_AHB1ENR_FMACEN
  76:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_MDF1          RCC_AHB1ENR_MDF1EN
  77:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH         RCC_AHB1ENR_FLASHEN
  78:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC           RCC_AHB1ENR_CRCEN
  79:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(JPEG)
  80:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_JPEG          RCC_AHB1ENR_JPEGEN
  81:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(JPEG) */
  82:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC           RCC_AHB1ENR_TSCEN
  83:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RAMCFG        RCC_AHB1ENR_RAMCFGEN
  84:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(DMA2D)
  85:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D         RCC_AHB1ENR_DMA2DEN
  86:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* DMA2D */
  87:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(GFXMMU)
  88:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GFXMMU        RCC_AHB1ENR_GFXMMUEN
  89:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(GFXMMU) */
  90:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(GPU2D)
  91:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPU2D         RCC_AHB1ENR_GPU2DEN
  92:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(GPU2D) */
  93:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(DCACHE2)
  94:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DCACHE2        RCC_AHB1ENR_DCACHE2EN
  95:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(DCACHE2) */
  96:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GTZC1         RCC_AHB1ENR_GTZC1EN
  97:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_BKPSRAM       RCC_AHB1ENR_BKPSRAMEN
  98:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ICACHE1       RCC_AHB1SMENR_ICACHESMEN
  99:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DCACHE1       RCC_AHB1ENR_DCACHE1EN
 100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1         RCC_AHB1ENR_SRAM1EN
 101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
 106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR1_GPIOAEN
ARM GAS  /tmp/ccyLpKvw.s 			page 17


 110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR1_GPIOBEN
 111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR1_GPIOCEN
 112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR1_GPIODEN
 113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR1_GPIOEEN
 114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(GPIOF)
 115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR1_GPIOFEN
 116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* GPIOF */
 117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR1_GPIOGEN
 118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR1_GPIOHEN
 119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined (GPIOI)
 120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOI          RCC_AHB2ENR1_GPIOIEN
 121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* GPIOI */
 122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined (GPIOJ)
 123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOJ          RCC_AHB2ENR1_GPIOJEN
 124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined (GPIOJ) */
 125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC12          RCC_AHB2ENR1_ADC12EN
 126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI_PSSI      RCC_AHB2ENR1_DCMI_PSSIEN
 127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(USB_OTG_FS)
 128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTG_FS         RCC_AHB2ENR1_OTGEN
 129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Legacy define */
 130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_USBFS          LL_AHB2_GRP1_PERIPH_OTG_FS
 131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #elif defined(USB_OTG_HS)
 132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTG_HS         RCC_AHB2ENR1_OTGEN
 133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Legacy define */
 134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_USBHS          LL_AHB2_GRP1_PERIPH_OTG_HS
 135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(USB_OTG_HS) */
 136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(RCC_AHB2ENR1_USBPHYCEN)
 137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_USBPHY         RCC_AHB2ENR1_USBPHYCEN
 138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(RCC_AHB2ENR1_USBPHYCEN) */
 139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(AES)
 140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR1_AESEN
 141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* AES */
 142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(HASH)
 143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR1_HASHEN
 144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* HASH */
 145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR1_RNGEN
 146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_PKA            RCC_AHB2ENR1_PKAEN
 147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(SAES)
 148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SAES           RCC_AHB2ENR1_SAESEN
 149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* SAES */
 150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(OCTOSPIM)
 151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OCTOSPIM       RCC_AHB2ENR1_OCTOSPIMEN
 152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* OCTOSPIM */
 153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTFDEC1        RCC_AHB2ENR1_OTFDEC1EN
 154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined (OTFDEC2)
 155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTFDEC2        RCC_AHB2ENR1_OTFDEC2EN
 156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* OTFDEC2 */
 157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SDMMC1         RCC_AHB2ENR1_SDMMC1EN
 158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(SDMMC2)
 159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SDMMC2         RCC_AHB2ENR1_SDMMC2EN
 160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* SDMMC2 */
 161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2ENR1_SRAM2EN
 162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(SRAM3_BASE)
 163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM3          RCC_AHB2ENR1_SRAM3EN
 164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* SRAM3_BASE */
 165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
ARM GAS  /tmp/ccyLpKvw.s 			page 18


 167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_LPGPIO1        RCC_AHB3ENR_LPGPIO1EN
 175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PWR            RCC_AHB3ENR_PWREN
 176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ADC4           RCC_AHB3ENR_ADC4EN
 177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_DAC1           RCC_AHB3ENR_DAC1EN
 178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_LPDMA1         RCC_AHB3ENR_LPDMA1EN
 179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ADF1           RCC_AHB3ENR_ADF1EN
 180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_GTZC2          RCC_AHB3ENR_GTZC2EN
 181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM4          RCC_AHB3ENR_SRAM4EN
 182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP2_PERIPH  AHB2 GRP2 PERIPH
 188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_ALL            0xFFFFFFFFU
 191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(FMC_BASE)
 192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_FSMC           RCC_AHB2ENR2_FSMCEN
 193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* FMC_BASE */
 194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_OCTOSPI1       RCC_AHB2ENR2_OCTOSPI1EN
 195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(OCTOSPI2)
 196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_OCTOSPI2       RCC_AHB2ENR2_OCTOSPI2EN
 197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* OCTOSPI2 */
 198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(HSPI1)
 199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_HSPI1          RCC_AHB2ENR2_HSPI1EN
 200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(HSPI1) */
 201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(SRAM6_BASE)
 202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_SRAM6          RCC_AHB2ENR2_SRAM6EN
 203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* SRAM6_BASE */
 204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(SRAM5_BASE)
 205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP2_PERIPH_SRAM5          RCC_AHB2ENR2_SRAM5EN
 206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* SRAM5_BASE */
 207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL           0xFFFFFFFFU
 215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2          RCC_APB1ENR1_TIM2EN
 216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3          RCC_APB1ENR1_TIM3EN
 217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4          RCC_APB1ENR1_TIM4EN
 218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5          RCC_APB1ENR1_TIM5EN
 219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6          RCC_APB1ENR1_TIM6EN
 220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7          RCC_APB1ENR1_TIM7EN
 221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG          RCC_APB1ENR1_WWDGEN
 222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2          RCC_APB1ENR1_SPI2EN
 223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(USART2)
ARM GAS  /tmp/ccyLpKvw.s 			page 19


 224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2        RCC_APB1ENR1_USART2EN
 225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* USART2 */
 226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3        RCC_APB1ENR1_USART3EN
 227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4         RCC_APB1ENR1_UART4EN
 228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5         RCC_APB1ENR1_UART5EN
 229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1          RCC_APB1ENR1_I2C1EN
 230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2          RCC_APB1ENR1_I2C2EN
 231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS           RCC_APB1ENR1_CRSEN
 232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(USART6)
 233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART6        RCC_APB1ENR1_USART6EN
 234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(USART6) */
 235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_FDCAN1         RCC_APB1ENR2_FDCAN1EN
 247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(UCPD1)
 248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1          RCC_APB1ENR2_UCPD1EN
 249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* UCPD1 */
 250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(I2C5)
 251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C5           RCC_APB1ENR2_I2C5EN
 252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(I2C5) */
 253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(I2C6)
 254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C6           RCC_APB1ENR2_I2C6EN
 255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(I2C6) */
 256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(SAI2)
 273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* SAI2 */
 275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(USB_DRD_FS)
 276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USB_FS         RCC_APB2ENR_USBEN
 277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* USB_DRD_FS */
 278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(GFXTIM)
 279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_GFXTIM         RCC_APB2ENR_GFXTIMEN
 280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* GFXTIM */
ARM GAS  /tmp/ccyLpKvw.s 			page 20


 281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(LTDC)
 282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC           RCC_APB2ENR_LTDCEN
 283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(LTDC) */
 284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #if defined(DSI)
 285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI            RCC_APB2ENR_DSIHOSTEN
 286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #endif /* defined(DSI) */
 287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL           0xFFFFFFFFU
 295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SYSCFG        RCC_APB3ENR_SYSCFGEN
 296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SPI3          RCC_APB3ENR_SPI3EN
 297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_LPUART1       RCC_APB3ENR_LPUART1EN
 298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_I2C3          RCC_APB3ENR_I2C3EN
 299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_LPTIM1        RCC_APB3ENR_LPTIM1EN
 300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_LPTIM3        RCC_APB3ENR_LPTIM3EN
 301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_LPTIM4        RCC_APB3ENR_LPTIM4EN
 302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_OPAMP         RCC_APB3ENR_OPAMPEN
 303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_COMP          RCC_APB3ENR_COMPEN
 304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_VREF          RCC_APB3ENR_VREFEN
 305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_RTCAPB        RCC_APB3ENR_RTCAPBEN
 306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_SRDAMR_GRP1_PERIPH  SRDAMR GRP1 PERIPH
 311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_ALL         0xFFFFFFFFU
 314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_SPI3        RCC_SRDAMR_SPI3AMEN
 315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPUART1     RCC_SRDAMR_LPUART1AMEN
 316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_I2C3        RCC_SRDAMR_I2C3AMEN
 317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPTIM1      RCC_SRDAMR_LPTIM1AMEN
 318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPTIM3      RCC_SRDAMR_LPTIM3AMEN
 319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPTIM4      RCC_SRDAMR_LPTIM4AMEN
 320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_OPAMP       RCC_SRDAMR_OPAMPAMEN
 321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_COMP        RCC_SRDAMR_COMPAMEN
 322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_VREF        RCC_SRDAMR_VREFAMEN
 323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_RTCAPB      RCC_SRDAMR_RTCAPBAMEN
 324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_ADC4        RCC_SRDAMR_ADC4AMEN
 325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPGPIO1     RCC_SRDAMR_LPGPIO1AMEN
 326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_DAC1        RCC_SRDAMR_DAC1AMEN
 327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPDMA1      RCC_SRDAMR_LPDMA1AMEN
 328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_ADF1        RCC_SRDAMR_ADF1AMEN
 329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_SRAM4       RCC_SRDAMR_SRAM4AMEN
 330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup LL_RCC_Aliased_Constants  LL RCC Aliased Constants maintained for legacy purpose
 334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC1             LL_AHB2_GRP1_PERIPH_ADC12
 337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_SPI3AMEN       LL_SRDAMR_GRP1_PERIPH_SPI3
ARM GAS  /tmp/ccyLpKvw.s 			page 21


 338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPUART1AMEN    LL_SRDAMR_GRP1_PERIPH_LPUART1
 339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_I2C3AMEN       LL_SRDAMR_GRP1_PERIPH_I2C3
 340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPTIM1AMEN     LL_SRDAMR_GRP1_PERIPH_LPTIM1
 341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPTIM3AMEN     LL_SRDAMR_GRP1_PERIPH_LPTIM3
 342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPTIM4AMEN     LL_SRDAMR_GRP1_PERIPH_LPTIM4
 343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_OPAMPAMEN      LL_SRDAMR_GRP1_PERIPH_OPAMP
 344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_COMPAMEN       LL_SRDAMR_GRP1_PERIPH_COMP
 345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_VREFAMEN       LL_SRDAMR_GRP1_PERIPH_VREF
 346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_RTCAPBAMEN     LL_SRDAMR_GRP1_PERIPH_RTCAPB
 347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_ADC4AMEN       LL_SRDAMR_GRP1_PERIPH_ADC4
 348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPGPIO1AMEN    LL_SRDAMR_GRP1_PERIPH_LPGPIO1
 349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_DAC1AMEN       LL_SRDAMR_GRP1_PERIPH_DAC1
 350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_LPDMA1AMEN     LL_SRDAMR_GRP1_PERIPH_LPDMA1
 351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_ADF1AMEN       LL_SRDAMR_GRP1_PERIPH_ADF1
 352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** #define LL_SRDAMR_GRP1_PERIPH_SRAM4AMEN      LL_SRDAMR_GRP1_PERIPH_SRAM4
 353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB1 bus clock.
 372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB1DIS     LL_AHB1_GRP1_EnableBusClock
 373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableBusClock(void)
 376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_AHB1DIS);
 379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->CFGR2, RCC_CFGR2_AHB1DIS);
 380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)(tmpreg);
 381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1ENR    GPDMA1EN     LL_AHB1_GRP1_EnableClock\n
 386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    CORDICEN     LL_AHB1_GRP1_EnableClock\n
 387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    FMACEN       LL_AHB1_GRP1_EnableClock\n
 388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    MDF1EN       LL_AHB1_GRP1_EnableClock\n
 389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    FLASHEN      LL_AHB1_GRP1_EnableClock\n
 390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    CRCEN        LL_AHB1_GRP1_EnableClock\n
 391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    JPEGEN       LL_AHB1_GRP1_EnableClock\n
 392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    TSCEN        LL_AHB1_GRP1_EnableClock\n
 393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    RAMCFGEN     LL_AHB1_GRP1_EnableClock\n
 394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DMA2DEN      LL_AHB1_GRP1_EnableClock\n
ARM GAS  /tmp/ccyLpKvw.s 			page 22


 395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GFXMMUEN     LL_AHB1_GRP1_EnableClock\n
 396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GPU2DEN      LL_AHB1_GRP1_EnableClock\n
 397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DCACHE2EN    LL_AHB1_GRP1_EnableClock\n
 398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GTZC1EN      LL_AHB1_GRP1_EnableClock\n
 399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    BKPSRAMEN    LL_AHB1_GRP1_EnableClock\n
 400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DCACHE1EN    LL_AHB1_GRP1_EnableClock\n
 401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    SRAM1EN      LL_AHB1_GRP1_EnableClock\n
 402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC1
 418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM
 419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE1
 420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1ENR    GPDMA1EN     LL_AHB1_GRP1_IsEnabledClock\n
 437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    CORDICEN     LL_AHB1_GRP1_IsEnabledClock\n
 438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    FMACEN       LL_AHB1_GRP1_IsEnabledClock\n
 439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    MDF1EN       LL_AHB1_GRP1_IsEnabledClock\n
 440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    FLASHEN      LL_AHB1_GRP1_IsEnabledClock\n
 441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    CRCEN        LL_AHB1_GRP1_IsEnabledClock\n
 442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    JPEGEN       LL_AHB1_GRP1_IsEnabledClock\n
 443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    TSCEN        LL_AHB1_GRP1_IsEnabledClock\n
 444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    RAMCFGEN     LL_AHB1_GRP1_IsEnabledClock\n
 445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DMA2DEN      LL_AHB1_GRP1_IsEnabledClock\n
 446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GFXMMUEN     LL_AHB1_GRP1_IsEnabledClock\n
 447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GPU2DEN      LL_AHB1_GRP1_IsEnabledClock\n
 448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DCACHE2EN    LL_AHB1_GRP1_IsEnabledClock\n
 449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GTZC1EN      LL_AHB1_GRP1_IsEnabledClock\n
 450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    BKPSRAMEN    LL_AHB1_GRP1_IsEnabledClock\n
 451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DCACHEEN     LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  /tmp/ccyLpKvw.s 			page 23


 452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    SRAM1EN      LL_AHB1_GRP1_IsEnabledClock\n
 453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC1
 469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM
 470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE1
 471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB1 bus clock.
 483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @note   except for FLASH, BKPSRAM, ICACHE, DCACHE1 and SRAM1.
 484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB1DIS     LL_AHB1_GRP1_DisableBusClock
 485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableBusClock(void)
 488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->CFGR2, RCC_CFGR2_AHB1DIS);
 490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1ENR    GPDMA1EN     LL_AHB1_GRP1_DisableClock\n
 495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    CORDICEN     LL_AHB1_GRP1_DisableClock\n
 496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    FMACEN       LL_AHB1_GRP1_DisableClock\n
 497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    MDF1EN       LL_AHB1_GRP1_DisableClock\n
 498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    FLASHEN      LL_AHB1_GRP1_DisableClock\n
 499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    CRCEN        LL_AHB1_GRP1_DisableClock\n
 500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    JPEGEN       LL_AHB1_GRP1_DisableClock\n
 501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    TSCEN        LL_AHB1_GRP1_DisableClock\n
 502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    RAMCFGEN     LL_AHB1_GRP1_DisableClock\n
 503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DMA2DEN      LL_AHB1_GRP1_DisableClock\n
 504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GFXMMUEN     LL_AHB1_GRP1_DisableClock\n
 505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GPU2DEN      LL_AHB1_GRP1_DisableClock\n
 506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DCACHE2EN    LL_AHB1_GRP1_DisableClock\n
 507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    GTZC1EN      LL_AHB1_GRP1_DisableClock\n
 508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    BKPSRAMEN    LL_AHB1_GRP1_DisableClock\n
ARM GAS  /tmp/ccyLpKvw.s 			page 24


 509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    DCACHEEN     LL_AHB1_GRP1_DisableClock\n
 510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1ENR    SRAM1EN      LL_AHB1_GRP1_DisableClock\n
 511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC1
 527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM
 528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE1
 529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1RSTR    GPDMA1RSTR     LL_AHB1_GRP1_ForceReset\n
 542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    CORDICRSTR     LL_AHB1_GRP1_ForceReset\n
 543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    FMACRSTR       LL_AHB1_GRP1_ForceReset\n
 544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    MDF1RSTR       LL_AHB1_GRP1_ForceReset\n
 545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    CRCRSTR        LL_AHB1_GRP1_ForceReset\n
 546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    JPEGRSTR       LL_AHB1_GRP1_ForceReset\n
 547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    TSCRSTR        LL_AHB1_GRP1_ForceReset\n
 548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    RAMCFGRSTR     LL_AHB1_GRP1_ForceReset\n
 549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    DMA2DRSTR      LL_AHB1_GRP1_ForceReset\n
 550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    GFXMMURSTR     LL_AHB1_GRP1_ForceReset\n
 551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    GPU2DRSTR      LL_AHB1_GRP1_ForceReset\n
 552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    DCACHE2RSTR    LL_AHB1_GRP1_ForceReset\n
 553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
ARM GAS  /tmp/ccyLpKvw.s 			page 25


 566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1RSTR    GPDMA1RSTR      LL_AHB1_GRP1_ReleaseReset\n
 578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    CORDICRSTR      LL_AHB1_GRP1_ReleaseReset\n
 579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    FMACRSTR        LL_AHB1_GRP1_ReleaseReset\n
 580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    MDF1RSTR        LL_AHB1_GRP1_ReleaseReset\n
 581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    CRCRSTR         LL_AHB1_GRP1_ReleaseReset\n
 582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    JPEGRSTR        LL_AHB1_GRP1_ReleaseReset\n
 583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    TSCRSTR         LL_AHB1_GRP1_ReleaseReset\n
 584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    RAMCFGRSTR      LL_AHB1_GRP1_ReleaseReset\n
 585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    DMA2DRSTR       LL_AHB1_GRP1_ReleaseReset\n
 586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    GFXMMURSTR      LL_AHB1_GRP1_ReleaseReset\n
 587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    GPU2DRSTR       LL_AHB1_GRP1_ReleaseReset\n
 588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1RSTR    DCACHE2RSTR     LL_AHB1_GRP1_ReleaseReset\n
 589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1SMENR   GPDMA1SMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   CORDICSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   FMACSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   MDF1SMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   FLASHSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   CRCSMEN        LL_AHB1_GRP1_EnableClockStopSleep\n
 620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   JPEGSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   TSCSMEN        LL_AHB1_GRP1_EnableClockStopSleep\n
 622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   RAMCFGSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
ARM GAS  /tmp/ccyLpKvw.s 			page 26


 623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DMA2DSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GFXMMUSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GPU2DSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DCACHE2SMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GTZC1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   BKPSRAMSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   ICACHESMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DCACHESMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   SRAM1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC1
 648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM
 649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ICACHE1
 650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE1
 651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clocks in Sleep and Stop modes is enabled or not
 667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1SMENR   GPDMA1SMEN     LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   CORDICSMEN     LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   FMACSMEN       LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   MDF1SMEN       LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   FLASHSMEN      LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   CRCSMEN        LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   JPEGSMEN       LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   TSCSMEN        LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   RAMCFGSMEN     LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DMA2DSMEN      LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GFXMMUSMEN     LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GPU2DSMEN      LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DCACHE2SMEN    LL_AHB1_GRP1_IsEnabledClockStopSleep\n
ARM GAS  /tmp/ccyLpKvw.s 			page 27


 680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GTZC1SMEN      LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   BKPSRAMSMEN    LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   ICACHESMEN     LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DCACHESMEN     LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   SRAM1SMEN      LL_AHB1_GRP1_IsEnabledClockStopSleep\n
 685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC1
 701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM
 702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ICACHE1
 703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE1
 704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockStopSleep(uint32_t Periphs)
 710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == Periphs) ? 1UL : 0UL);
 712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB1SMENR   GPDMA1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   CORDICSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   FMACSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   MDF1SMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   FLASHSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   CRCSMEN        LL_AHB1_GRP1_DisableClockStopSleep\n
 722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   JPEGSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   TSCSMEN        LL_AHB1_GRP1_DisableClockStopSleep\n
 724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   RAMCFGSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DMA2DSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GFXMMUSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GPU2DSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DCACHE2SMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   GTZC1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   BKPSRAMSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   ICACHESMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   DCACHESMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB1SMENR   SRAM1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
ARM GAS  /tmp/ccyLpKvw.s 			page 28


 737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MDF1
 740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_JPEG (*)
 743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RAMCFG
 745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPU2D (*)
 748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE2 (*)
 749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC1
 750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM
 751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ICACHE1
 752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DCACHE1
 753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
 765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2_GRP1_PERIPH AHB2 GRP1 PERIPH
 768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
 769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB2_1 bus clock.
 773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB2DIS1     LL_AHB2_GRP1_EnableBusClock
 774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableBusClock(void)
 777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_AHB2DIS1);
 780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->CFGR2, RCC_CFGR2_AHB2DIS1);
 781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)(tmpreg);
 782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2ENR1      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
ARM GAS  /tmp/ccyLpKvw.s 			page 29


 794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOIEN       LL_AHB2_GRP1_EnableClock\n
 795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOJEN       LL_AHB2_GRP1_EnableClock\n
 796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      ADC12EN       LL_AHB2_GRP1_EnableClock\n
 797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      DCMI_PSSIEN   LL_AHB2_GRP1_EnableClock\n
 798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTGEN         LL_AHB2_GRP1_EnableClock\n
 799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      USBPHYCEN     LL_AHB2_GRP1_EnableClock\n
 800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      AESEN         LL_AHB2_GRP1_EnableClock\n
 801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      HASHEN        LL_AHB2_GRP1_EnableClock\n
 802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      RNGEN         LL_AHB2_GRP1_EnableClock\n
 803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      PKAEN         LL_AHB2_GRP1_EnableClock\n
 804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SAESEN        LL_AHB2_GRP1_EnableClock\n
 805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OCTOSPIMEN    LL_AHB2_GRP1_EnableClock\n
 806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTFDEC1EN     LL_AHB2_GRP1_EnableClock\n
 807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTFDEC2EN     LL_AHB2_GRP1_EnableClock\n
 808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SDMMC1EN      LL_AHB2_GRP1_EnableClock\n
 809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SDMMC2EN      LL_AHB2_GRP1_EnableClock\n
 810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SRAM2EN       LL_AHB2_GRP1_EnableClock\n
 811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SRAM3EN       LL_AHB2_GRP1_EnableClock\n
 812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
 824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
 826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
 827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
 828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
 829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
 830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
 831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
 833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
 834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
 835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
 837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
 839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
 841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR1, Periphs);
 849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
ARM GAS  /tmp/ccyLpKvw.s 			page 30


 851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2ENR1      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOIEN       LL_AHB2_GRP1_IsEnabledClock\n
 865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOJEN       LL_AHB2_GRP1_IsEnabledClock\n
 866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      ADC12EN       LL_AHB2_GRP1_IsEnabledClock\n
 867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      DCMI_PSSIEN   LL_AHB2_GRP1_IsEnabledClock\n
 868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTGEN         LL_AHB2_GRP1_IsEnabledClock\n
 869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      USBPHYCEN     LL_AHB2_GRP1_IsEnabledClock\n
 870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      HASHEN        LL_AHB2_GRP1_IsEnabledClock\n
 872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      RNGEN         LL_AHB2_GRP1_IsEnabledClock\n
 873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      PKAEN         LL_AHB2_GRP1_IsEnabledClock\n
 874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SAESEN        LL_AHB2_GRP1_IsEnabledClock\n
 875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OCTOSPIMEN    LL_AHB2_GRP1_IsEnabledClock\n
 876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTFDEC1EN     LL_AHB2_GRP1_IsEnabledClock\n
 877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTFDEC2EN     LL_AHB2_GRP1_IsEnabledClock\n
 878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SDMMC1EN      LL_AHB2_GRP1_IsEnabledClock\n
 879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SDMMC2EN      LL_AHB2_GRP1_IsEnabledClock\n
 880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SRAM2EN       LL_AHB2_GRP1_IsEnabledClock\n
 881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SRAM3EN       LL_AHB2_GRP1_IsEnabledClock\n
 882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
 894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
 896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
 897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
 898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
 899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
 900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
 901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
 903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
 904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
 905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
 907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
ARM GAS  /tmp/ccyLpKvw.s 			page 31


 908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
 909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
 911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB2_1 bus clock.
 922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @note   except for SRAM2 and SRAM3.
 923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB2DIS1     LL_AHB2_GRP1_DisableBusClock
 924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableBusClock(void)
 927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->CFGR2, RCC_CFGR2_AHB2DIS1);
 929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2ENR1      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOIEN       LL_AHB2_GRP1_DisableClock\n
 942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      GPIOJEN       LL_AHB2_GRP1_DisableClock\n
 943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      ADC12EN       LL_AHB2_GRP1_DisableClock\n
 944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      DCMI_PSSIEN   LL_AHB2_GRP1_DisableClock\n
 945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTGEN         LL_AHB2_GRP1_DisableClock\n
 946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      USBPHYCEN     LL_AHB2_GRP1_DisableClock\n
 947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      AESEN         LL_AHB2_GRP1_DisableClock\n
 948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      HASHEN        LL_AHB2_GRP1_DisableClock\n
 949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      RNGEN         LL_AHB2_GRP1_DisableClock\n
 950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      PKAEN         LL_AHB2_GRP1_DisableClock\n
 951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SAESEN        LL_AHB2_GRP1_DisableClock\n
 952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OSPIMEN       LL_AHB2_GRP1_DisableClock\n
 953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTFDEC1EN     LL_AHB2_GRP1_DisableClock\n
 954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      OTFDEC2EN     LL_AHB2_GRP1_DisableClock\n
 955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SDMMC1EN      LL_AHB2_GRP1_DisableClock\n
 956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SDMMC2EN      LL_AHB2_GRP1_DisableClock\n
 957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SRAM2EN       LL_AHB2_GRP1_DisableClock\n
 958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      SRAM3EN       LL_AHB2_GRP1_DisableClock\n
 959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
ARM GAS  /tmp/ccyLpKvw.s 			page 32


 965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
 971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
 973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
 974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
 975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
 976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
 977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
 978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
 980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
 981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
 982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
 984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
 986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
 988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
 989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
 990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
 991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
 992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR1, Periphs);
 995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
 997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
 998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2RSTR1     GPIOARST      LL_AHB2_GRP1_ForceReset\n
1000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
1001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
1002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIODRST      LL_AHB2_GRP1_ForceReset\n
1003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOERST      LL_AHB2_GRP1_ForceReset\n
1004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOFRST      LL_AHB2_GRP1_ForceReset\n
1005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOGRST      LL_AHB2_GRP1_ForceReset\n
1006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOHRST      LL_AHB2_GRP1_ForceReset\n
1007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOIRST      LL_AHB2_GRP1_ForceReset\n
1008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOJRST      LL_AHB2_GRP1_ForceReset\n
1009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     ADC12RST      LL_AHB2_GRP1_ForceReset\n
1010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     DCMI_PSSIRST  LL_AHB2_GRP1_ForceReset\n
1011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OTGRST        LL_AHB2_GRP1_ForceReset\n
1012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     USBPHYCRST    LL_AHB2_GRP1_ForceReset\n
1013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     AESRST        LL_AHB2_GRP1_ForceReset\n
1014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     HASHRST       LL_AHB2_GRP1_ForceReset\n
1015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     RNGRST        LL_AHB2_GRP1_ForceReset\n
1016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     PKARST        LL_AHB2_GRP1_ForceReset\n
1017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     SAESRST       LL_AHB2_GRP1_ForceReset\n
1018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OCTOSPIMRST   LL_AHB2_GRP1_ForceReset\n
1019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OTFDEC1RST    LL_AHB2_GRP1_ForceReset\n
1020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OTFDEC2RST    LL_AHB2_GRP1_ForceReset\n
1021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     SDMMC1RST     LL_AHB2_GRP1_ForceReset\n
ARM GAS  /tmp/ccyLpKvw.s 			page 33


1022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     SDMMC2RST     LL_AHB2_GRP1_ForceReset\n
1023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
1026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
1027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
1028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
1029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
1030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
1031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
1032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
1033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
1034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
1035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
1036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
1037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
1038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
1039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
1040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
1041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
1042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
1043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
1044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
1045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
1046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
1047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
1048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
1049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
1050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
1055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR1, Periphs);
1057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
1061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2RSTR1     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
1062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
1063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
1064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIODRST      LL_AHB2_GRP1_ReleaseReset\n
1065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOERST      LL_AHB2_GRP1_ReleaseReset\n
1066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOFRST      LL_AHB2_GRP1_ReleaseReset\n
1067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOGRST      LL_AHB2_GRP1_ReleaseReset\n
1068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
1069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOIRST      LL_AHB2_GRP1_ReleaseReset\n
1070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     GPIOJRST      LL_AHB2_GRP1_ReleaseReset\n
1071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     ADC12RST      LL_AHB2_GRP1_ReleaseReset\n
1072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     DCMI_PSSIRST  LL_AHB2_GRP1_ReleaseReset\n
1073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OTGRST        LL_AHB2_GRP1_ReleaseReset\n
1074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     USBPHYCRST    LL_AHB2_GRP1_ReleaseReset\n
1075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     AESRST        LL_AHB2_GRP1_ReleaseReset\n
1076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     HASHRST       LL_AHB2_GRP1_ReleaseReset\n
1077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     RNGRST        LL_AHB2_GRP1_ReleaseReset\n
1078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     PKARST        LL_AHB2_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccyLpKvw.s 			page 34


1079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     SAESRST       LL_AHB2_GRP1_ReleaseReset\n
1080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OCTOSPIMRST   LL_AHB2_GRP1_ReleaseReset\n
1081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OTFDEC1RST    LL_AHB2_GRP1_ReleaseReset\n
1082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     OTFDEC2RST    LL_AHB2_GRP1_ReleaseReset\n
1083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     SDMMC1RST     LL_AHB2_GRP1_ReleaseReset\n
1084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR1     SDMMC2RST     LL_AHB2_GRP1_ReleaseReset\n
1085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
1088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
1089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
1090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
1091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
1092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
1093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
1094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
1095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
1096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
1097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
1098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
1099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
1100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
1101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
1102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
1103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
1104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
1105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
1106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
1107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
1108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
1109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
1110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
1111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
1112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
1117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR1, Periphs);
1119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
1123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2SMENR1    GPIOASMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOBSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOCSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIODSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOESMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOFSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOGSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOHSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOISMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOJSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    ADC12SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    DCMI_PSSISMEN  LL_AHB2_GRP1_EnableClockStopSleep\n
1135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTGSMEN        LL_AHB2_GRP1_EnableClockStopSleep\n
ARM GAS  /tmp/ccyLpKvw.s 			page 35


1136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR1      USBPHYCEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    AESSMEN        LL_AHB2_GRP1_EnableClockStopSleep\n
1138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    HASHSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
1139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    RNGSMEN        LL_AHB2_GRP1_EnableClockStopSleep\n
1140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    PKASMEN        LL_AHB2_GRP1_EnableClockStopSleep\n
1141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SAESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
1142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OSPIMSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTFDEC1SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
1144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTFDEC2SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
1145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SDMMC1SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
1146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SDMMC2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
1147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SRAM2SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SRAM3SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
1149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
1152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
1153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
1154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
1155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
1156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
1157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
1158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
1159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
1160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
1161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
1162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
1163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
1164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
1165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
1166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
1167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
1168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
1169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
1170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
1171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
1172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
1173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
1174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
1175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
1176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
1177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
1178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
1183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR1, Periphs);
1186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR1, Periphs);
1188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
1189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clocks in Sleep and Stop modes is enabled or not
ARM GAS  /tmp/ccyLpKvw.s 			page 36


1193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2SMENR1    GPIOASMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOBSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOCSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIODSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOESMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOFSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOGSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOHSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOISMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOJSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    ADC12SMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    DCMI_PSSISMEN  LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTGSMEN        LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    USBPHYCMEN     LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    AESSMEN        LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    HASHSMEN       LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    RNGSMEN        LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    PKASMEN        LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SAESSMEN       LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OSPIMSMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTFDEC1SMEN    LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTFDEC2SMEN    LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SDMMC1SMEN     LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SDMMC2SMEN     LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SRAM2SMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SRAM3SMEN      LL_AHB2_GRP1_IsEnabledClockStopSleep\n
1219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
1222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
1223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
1224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
1225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
1226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
1227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
1228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
1229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
1230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
1231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
1232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
1233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
1234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
1235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
1236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
1237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
1238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
1239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
1240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
1241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
1242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
1243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
1244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
1245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
1246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
1247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
1248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
ARM GAS  /tmp/ccyLpKvw.s 			page 37


1250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockStopSleep(uint32_t Periphs)
1253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2SMENR1, Periphs) == Periphs) ? 1UL : 0UL);
1255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
1259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2SMENR1    GPIOASMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOBSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOCSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIODSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOESMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOFSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOGSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOHSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOISMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    GPIOJSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    ADC12SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    DCMI_PSSISMEN  LL_AHB2_GRP1_DisableClockStopSleep\n
1271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTGSMEN        LL_AHB2_GRP1_DisableClockStopSleep\n
1272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    USBPHYCSMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
1273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    AESSMEN        LL_AHB2_GRP1_DisableClockStopSleep\n
1274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    HASHSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
1275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    RNGSMEN        LL_AHB2_GRP1_DisableClockStopSleep\n
1276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    PKASMEN        LL_AHB2_GRP1_DisableClockStopSleep\n
1277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SAESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
1278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OSPIMSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTFDEC1SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
1280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    OTFDEC2SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
1281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SDMMC1SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
1282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SDMMC2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
1283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SRAM2SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR1    SRAM3SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
1285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
1288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
1289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
1290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
1291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
1292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
1293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
1294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
1295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
1296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOJ (*)
1297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
1298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI_PSSI
1299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_FS (*)
1300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTG_HS (*)
1301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_USBPHY (*)
1302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES
1303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH
1304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
1305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA
1306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SAES (*)
ARM GAS  /tmp/ccyLpKvw.s 			page 38


1307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OCTOSPIM (*)
1308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
1309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC2 (*)
1310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
1311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 (*)
1312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
1313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
1314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
1319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR1, Periphs);
1321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
1325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
1328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
1329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB3 bus clock.
1333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB3DIS     LL_AHB3_GRP1_EnableBusClock
1334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableBusClock(void)
1337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->CFGR3, RCC_CFGR3_AHB3DIS);
1340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->CFGR3, RCC_CFGR3_AHB3DIS);
1341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)(tmpreg);
1342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
1346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3ENR  LPGPIO1EN     LL_AHB3_GRP1_EnableClock\n
1347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  PWREN         LL_AHB3_GRP1_EnableClock\n
1348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  ADC4EN        LL_AHB3_GRP1_EnableClock\n
1349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  DAC1EN        LL_AHB3_GRP1_EnableClock\n
1350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  LPDMA1EN      LL_AHB3_GRP1_EnableClock\n
1351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  ADF1EN        LL_AHB3_GRP1_EnableClock\n
1352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  GTZC2EN       LL_AHB3_GRP1_EnableClock\n
1353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  SRAM4EN       LL_AHB3_GRP1_EnableClock\n
1354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
1359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM4
ARM GAS  /tmp/ccyLpKvw.s 			page 39


1364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
1367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
1370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
1372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
1373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
1377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3ENR  LPGPIO1EN     LL_AHB3_GRP1_IsEnabledClock\n
1378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  PWREN         LL_AHB3_GRP1_IsEnabledClock\n
1379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  ADC4EN        LL_AHB3_GRP1_IsEnabledClock\n
1380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  DAC1EN        LL_AHB3_GRP1_IsEnabledClock\n
1381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  LPDMA1EN      LL_AHB3_GRP1_IsEnabledClock\n
1382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  ADF1EN        LL_AHB3_GRP1_IsEnabledClock\n
1383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  GTZC2EN       LL_AHB3_GRP1_IsEnabledClock\n
1384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  SRAM4EN       LL_AHB3_GRP1_IsEnabledClock\n
1385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
1390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM4
1395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
1398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
1400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB3 bus clock.
1404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB3DIS     LL_AHB3_GRP1_DisableBusClock
1405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableBusClock(void)
1408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->CFGR3, RCC_CFGR3_AHB3DIS);
1410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
1414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3ENR  LPGPIO1EN     LL_AHB3_GRP1_DisableClock\n
1415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  PWREN         LL_AHB3_GRP1_DisableClock\n
1416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  ADC4EN        LL_AHB3_GRP1_DisableClock\n
1417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  DAC1EN        LL_AHB3_GRP1_DisableClock\n
1418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  LPDMA1EN      LL_AHB3_GRP1_DisableClock\n
1419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  ADF1EN        LL_AHB3_GRP1_DisableClock\n
1420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  GTZC2EN       LL_AHB3_GRP1_DisableClock\n
ARM GAS  /tmp/ccyLpKvw.s 			page 40


1421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3ENR  SRAM4EN       LL_AHB3_GRP1_DisableClock\n
1422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
1427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM4
1432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
1435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
1437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
1441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3RSTR  LPGPIO1RST     LL_AHB3_GRP1_ForceReset\n
1442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  PWRRST         LL_AHB3_GRP1_ForceReset\n
1443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  ADC4RST        LL_AHB3_GRP1_ForceReset\n
1444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  DAC1RST        LL_AHB3_GRP1_ForceReset\n
1445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  LPDMA1RST      LL_AHB3_GRP1_ForceReset\n
1446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  ADF1RST        LL_AHB3_GRP1_ForceReset\n
1447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  GTZC2RST       LL_AHB3_GRP1_ForceReset\n
1448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
1453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
1460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
1462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
1466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3RSTR  LPGPIO1RST     LL_AHB3_GRP1_ReleaseReset\n
1467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  PWRRST         LL_AHB3_GRP1_ReleaseReset\n
1468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  ADC4RST        LL_AHB3_GRP1_ReleaseReset\n
1469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  DAC1RST        LL_AHB3_GRP1_ReleaseReset\n
1470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  LPDMA1RST      LL_AHB3_GRP1_ReleaseReset\n
1471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  ADF1RST        LL_AHB3_GRP1_ReleaseReset\n
1472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3RSTR  GTZC2RST       LL_AHB3_GRP1_ReleaseReset\n
1473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
ARM GAS  /tmp/ccyLpKvw.s 			page 41


1478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
1485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
1487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
1491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3SMENR  LPGPIO1SMEN    LL_AHB3_GRP1_EnableClockStopSleep\n
1492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  PWRSMEN        LL_AHB3_GRP1_EnableClockStopSleep\n
1493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  ADC4SMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
1494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  DAC1SMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
1495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  LPDMA1SMEN     LL_AHB3_GRP1_EnableClockStopSleep\n
1496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  ADF1SMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
1497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  GTZC2SMEN      LL_AHB3_GRP1_EnableClockStopSleep\n
1498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  SRAM4SMEN      LL_AHB3_GRP1_EnableClockStopSleep\n
1499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
1504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM4
1509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
1512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
1515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
1517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
1518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clocks in Sleep and Stop modes is enabled or not
1522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3SMENR  LPGPIO1SMEN    LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  PWRSMEN        LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  ADC4SMEN       LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  DAC1SMEN       LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  LPDMA1SMEN     LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  ADF1SMEN       LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  GTZC2SMEN      LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  SRAM4SMEN      LL_AHB3_GRP1_IsEnabledClockStopSleep\n
1530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
ARM GAS  /tmp/ccyLpKvw.s 			page 42


1535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM4
1540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockStopSleep(uint32_t Periphs)
1543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3SMENR, Periphs) == Periphs) ? 1UL : 0UL);
1545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
1549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB3SMENR  LPGPIO1SMEN    LL_AHB3_GRP1_DisableClockStopSleep\n
1550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  PWRSMEN        LL_AHB3_GRP1_DisableClockStopSleep\n
1551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  ADC4SMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
1552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  DAC1SMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
1553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  LPDMA1SMEN     LL_AHB3_GRP1_DisableClockStopSleep\n
1554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  ADF1SMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
1555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  GTZC2SMEN      LL_AHB3_GRP1_DisableClockStopSleep\n
1556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB3SMENR  SRAM4SMEN      LL_AHB3_GRP1_DisableClockStopSleep\n
1557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPGPIO1
1560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PWR
1561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADC4
1562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_DAC1
1563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_LPDMA1
1564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ADF1
1565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_GTZC2
1566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM4
1567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
1570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
1572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
1576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2_GRP2_PERIPH AHB2 GRP2 PERIPH
1579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
1580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB2_2 bus clock.
1584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB2DIS2     LL_AHB2_GRP2_EnableBusClock
1585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_EnableBusClock(void)
1588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_AHB2DIS2);
1591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->CFGR2, RCC_CFGR2_AHB2DIS2);
ARM GAS  /tmp/ccyLpKvw.s 			page 43


1592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)(tmpreg);
1593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
1597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2ENR2  FSMCEN            LL_AHB2_GRP2_EnableClock\n
1598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  OCTOSPI1EN        LL_AHB2_GRP2_EnableClock\n
1599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  OCTOSPI2EN        LL_AHB2_GRP2_EnableClock\n
1600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  HSPI1EN           LL_AHB2_GRP2_EnableClock\n
1601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  SRAM6EN           LL_AHB2_GRP2_EnableClock\n
1602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  SRAM5EN           LL_AHB2_GRP2_EnableClock\n
1603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM6 (*)
1610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM5 (*)
1611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_EnableClock(uint32_t Periphs)
1617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR2, Periphs);
1620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR2, Periphs);
1622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
1623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
1627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2ENR2  FSMCEN            LL_AHB2_GRP2_IsEnabledClock\n
1628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  OCTOSPI1EN        LL_AHB2_GRP2_IsEnabledClock\n
1629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  OCTOSPI2EN        LL_AHB2_GRP2_IsEnabledClock\n
1630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  HSPI1EN           LL_AHB2_GRP2_IsEnabledClock\n
1631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  SRAM6EN           LL_AHB2_GRP2_DisableClock\n
1632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  SRAM5EN           LL_AHB2_GRP2_IsEnabledClock\n
1633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM6 (*)
1640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM5 (*)
1641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP2_IsEnabledClock(uint32_t Periphs)
1647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR2, Periphs) == Periphs) ? 1UL : 0UL);
ARM GAS  /tmp/ccyLpKvw.s 			page 44


1649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB2_2 bus clock.
1653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    AHB2DIS2     LL_AHB2_GRP2_DisableBusClock
1654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_DisableBusClock(void)
1657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->CFGR2, RCC_CFGR2_AHB2DIS2);
1659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
1663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2ENR2  FSMCEN            LL_AHB2_GRP2_DisableClock\n
1664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  OCTOSPI1EN        LL_AHB2_GRP2_DisableClock\n
1665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  OCTOSPI2EN        LL_AHB2_GRP2_DisableClock\n
1666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  HSPI1EN           LL_AHB2_GRP2_DisableClock\n
1667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  SRAM6EN           LL_AHB2_GRP2_DisableClock\n
1668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2ENR2  SRAM5EN           LL_AHB2_GRP2_DisableClock\n
1669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM6 (*)
1676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM5 (*)
1677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_DisableClock(uint32_t Periphs)
1682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR2, Periphs);
1684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
1688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2RSTR2  FSMCRST            LL_AHB2_GRP2_ForceReset\n
1689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR2  OCTOSPI1RST        LL_AHB2_GRP2_ForceReset\n
1690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR2  OCTOSPI2RST        LL_AHB2_GRP2_ForceReset\n
1691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR2  HSPI1RST           LL_AHB2_GRP2_ForceReset\n
1692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_ForceReset(uint32_t Periphs)
1703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR2, Periphs);
1705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
ARM GAS  /tmp/ccyLpKvw.s 			page 45


1706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
1709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2RSTR2  FSMCRST            LL_AHB2_GRP2_ReleaseReset\n
1710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR2  OCTOSPI1RST        LL_AHB2_GRP2_ReleaseReset\n
1711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR2  OCTOSPI2RST        LL_AHB2_GRP2_ReleaseReset\n
1712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2RSTR2  HSPI1RST           LL_AHB2_GRP2_ReleaseReset\n
1713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_ReleaseReset(uint32_t Periphs)
1724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR2, Periphs);
1726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
1730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2SMENR2  FSMCSMEN            LL_AHB2_GRP2_EnableClockStopSleep\n
1731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  OCTOSPI1SMEN        LL_AHB2_GRP2_EnableClockStopSleep\n
1732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  OCTOSPI2SMEN        LL_AHB2_GRP2_EnableClockStopSleep\n
1733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  HSPI1SMEN           LL_AHB2_GRP2_EnableClockStopSleep\n
1734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  SRAM6SMEN           LL_AHB2_GRP2_IsEnabledClockStopSleep\n
1735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  SRAM5SMEN           LL_AHB2_GRP2_EnableClockStopSleep\n
1736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM6 (*)
1743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM5 (*)
1744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_EnableClockStopSleep(uint32_t Periphs)
1749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR2, Periphs);
1752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR2, Periphs);
1754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
1755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clocks in Sleep and Stop modes is enabled or not
1759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2SMENR2  FSMCSMEN            LL_AHB2_GRP2_IsEnabledClockStopSleep\n
1760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  OCTOSPI1SMEN        LL_AHB2_GRP2_IsEnabledClockStopSleep\n
1761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  OCTOSPI2SMEN        LL_AHB2_GRP2_IsEnabledClockStopSleep\n
1762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  HSPI1SMEN           LL_AHB2_GRP2_IsEnabledClockStopSleep\n
ARM GAS  /tmp/ccyLpKvw.s 			page 46


1763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  SRAM6SMEN           LL_AHB2_GRP2_IsEnabledClockStopSleep\n
1764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  SRAM5SMEN           LL_AHB2_GRP2_IsEnabledClockStopSleep\n
1765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM6 (*)
1772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM5 (*)
1773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP2_IsEnabledClockStopSleep(uint32_t Periphs)
1778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2SMENR2, Periphs) == Periphs) ? 1UL : 0UL);
1780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
1784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll AHB2SMENR2  FSMCSMEN            LL_AHB2_GRP2_DisableClockStopSleep\n
1785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  OCTOSPI1SMEN        LL_AHB2_GRP2_DisableClockStopSleep\n
1786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  OCTOSPI2SMEN        LL_AHB2_GRP2_DisableClockStopSleep\n
1787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  HSPI1SMEN           LL_AHB2_GRP2_DisableClockStopSleep\n
1788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  SRAM6SMEN           LL_AHB2_GRP2_DisableClockStopSleep\n
1789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         AHB2SMENR2  SRAM5SMEN           LL_AHB2_GRP2_DisableClockStopSleep\n
1790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_ALL
1792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_FSMC (*)
1793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI1
1794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_OCTOSPI2 (*)
1795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_HSPI1 (*)
1796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM6 (*)
1797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP2_PERIPH_SRAM5 (*)
1798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP2_DisableClockStopSleep(uint32_t Periphs)
1803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR2, Periphs);
1805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @}
1809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
1812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @{
1813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable APB1 bus clock.
1817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll CFGR2    APB1DIS     LL_APB1_GRP1_EnableBusClock
1818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
ARM GAS  /tmp/ccyLpKvw.s 			page 47


1820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableBusClock(void)
1821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_APB1DIS);
1824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->CFGR2, RCC_CFGR2_APB1DIS);
1825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)(tmpreg);
1826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
1828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
1831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
1832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
1833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
1834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
1835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
1836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
1837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
1838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
1839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
1840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
1841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
1842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
1843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
1844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
1845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR1     USART6N       LL_APB1_GRP1_EnableClock\n
1846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*)
1857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
1859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
1860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART6 (*)
1864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *
1865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *        (*) value not defined in all devices.
1866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
1869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
1871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
1872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
1874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
1875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
1876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 48


1877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** /**
1878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @rmtoll APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
1880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR2     I2C5EN        LL_APB1_GRP2_EnableClock\n
1881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR2     I2C6EN        LL_APB1_GRP2_EnableClock\n
1882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock\n
1883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR2     FDCAN1EN      LL_APB1_GRP2_EnableClock\n
1884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_EnableClock
1885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4
1888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C5 (*)
1889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C6 (*)
1890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
1892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   * @retval None
1894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   */
1895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 293              		.loc 2 1895 22 view .LVU85
 294              	.LBB15:
1896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
1897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 295              		.loc 2 1897 3 view .LVU86
1898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 296              		.loc 2 1898 3 view .LVU87
 297 0012 1B4B     		ldr	r3, .L7
 298 0014 D3F8A020 		ldr	r2, [r3, #160]
 299 0018 42F40002 		orr	r2, r2, #8388608
 300 001c C3F8A020 		str	r2, [r3, #160]
1899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 301              		.loc 2 1900 3 view .LVU88
 302              		.loc 2 1900 12 is_stmt 0 view .LVU89
 303 0020 D3F8A020 		ldr	r2, [r3, #160]
 304 0024 02F40002 		and	r2, r2, #8388608
 305              		.loc 2 1900 10 view .LVU90
 306 0028 0392     		str	r2, [sp, #12]
1901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 307              		.loc 2 1901 3 is_stmt 1 view .LVU91
 308 002a 039A     		ldr	r2, [sp, #12]
 309              	.LVL10:
 310              		.loc 2 1901 3 is_stmt 0 view .LVU92
 311              	.LBE15:
 312              	.LBE14:
 333:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 313              		.loc 1 333 3 is_stmt 1 view .LVU93
 314              	.LBB16:
 315              	.LBI16:
 845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 316              		.loc 2 845 22 view .LVU94
 317              	.LBB17:
 847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR1, Periphs);
 318              		.loc 2 847 3 view .LVU95
 848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 319              		.loc 2 848 3 view .LVU96
 320 002c D3F88C20 		ldr	r2, [r3, #140]
ARM GAS  /tmp/ccyLpKvw.s 			page 49


 321 0030 42F00202 		orr	r2, r2, #2
 322 0034 C3F88C20 		str	r2, [r3, #140]
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 323              		.loc 2 850 3 view .LVU97
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 324              		.loc 2 850 12 is_stmt 0 view .LVU98
 325 0038 D3F88C20 		ldr	r2, [r3, #140]
 326 003c 02F00202 		and	r2, r2, #2
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 327              		.loc 2 850 10 view .LVU99
 328 0040 0292     		str	r2, [sp, #8]
 851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 329              		.loc 2 851 3 is_stmt 1 view .LVU100
 330 0042 029A     		ldr	r2, [sp, #8]
 331              	.LVL11:
 851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 332              		.loc 2 851 3 is_stmt 0 view .LVU101
 333              	.LBE17:
 334              	.LBE16:
 334:Core/Src/main.c ****   /**UCPD1 GPIO Configuration
 335              		.loc 1 334 3 is_stmt 1 view .LVU102
 336              	.LBB18:
 337              	.LBI18:
 845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** {
 338              		.loc 2 845 22 view .LVU103
 339              	.LBB19:
 847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR1, Periphs);
 340              		.loc 2 847 3 view .LVU104
 848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 341              		.loc 2 848 3 view .LVU105
 342 0044 D3F88C20 		ldr	r2, [r3, #140]
 343 0048 42F00102 		orr	r2, r2, #1
 344 004c C3F88C20 		str	r2, [r3, #140]
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 345              		.loc 2 850 3 view .LVU106
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 346              		.loc 2 850 12 is_stmt 0 view .LVU107
 347 0050 D3F88C30 		ldr	r3, [r3, #140]
 348 0054 03F00103 		and	r3, r3, #1
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h ****   (void)tmpreg;
 349              		.loc 2 850 10 view .LVU108
 350 0058 0193     		str	r3, [sp, #4]
 851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 351              		.loc 2 851 3 is_stmt 1 view .LVU109
 352 005a 019B     		ldr	r3, [sp, #4]
 353              	.LVL12:
 851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_bus.h **** }
 354              		.loc 2 851 3 is_stmt 0 view .LVU110
 355              	.LBE19:
 356              	.LBE18:
 339:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 357              		.loc 1 339 3 is_stmt 1 view .LVU111
 339:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 358              		.loc 1 339 23 is_stmt 0 view .LVU112
 359 005c 4FF40046 		mov	r6, #32768
 360 0060 0496     		str	r6, [sp, #16]
 340:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
ARM GAS  /tmp/ccyLpKvw.s 			page 50


 361              		.loc 1 340 3 is_stmt 1 view .LVU113
 340:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 362              		.loc 1 340 24 is_stmt 0 view .LVU114
 363 0062 0325     		movs	r5, #3
 364 0064 0595     		str	r5, [sp, #20]
 341:Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 365              		.loc 1 341 3 is_stmt 1 view .LVU115
 342:Core/Src/main.c **** 
 366              		.loc 1 342 3 view .LVU116
 367 0066 04A9     		add	r1, sp, #16
 368 0068 0648     		ldr	r0, .L7+4
 369 006a FFF7FEFF 		bl	LL_GPIO_Init
 370              	.LVL13:
 344:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 371              		.loc 1 344 3 view .LVU117
 344:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 372              		.loc 1 344 23 is_stmt 0 view .LVU118
 373 006e 0496     		str	r6, [sp, #16]
 345:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 374              		.loc 1 345 3 is_stmt 1 view .LVU119
 345:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 375              		.loc 1 345 24 is_stmt 0 view .LVU120
 376 0070 0595     		str	r5, [sp, #20]
 346:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 377              		.loc 1 346 3 is_stmt 1 view .LVU121
 346:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 346 24 is_stmt 0 view .LVU122
 379 0072 0894     		str	r4, [sp, #32]
 347:Core/Src/main.c **** 
 380              		.loc 1 347 3 is_stmt 1 view .LVU123
 381 0074 04A9     		add	r1, sp, #16
 382 0076 0448     		ldr	r0, .L7+8
 383 0078 FFF7FEFF 		bl	LL_GPIO_Init
 384              	.LVL14:
 356:Core/Src/main.c **** 
 385              		.loc 1 356 1 is_stmt 0 view .LVU124
 386 007c 0AB0     		add	sp, sp, #40
 387              	.LCFI5:
 388              		.cfi_def_cfa_offset 16
 389              		@ sp needed
 390 007e 70BD     		pop	{r4, r5, r6, pc}
 391              	.L8:
 392              		.align	2
 393              	.L7:
 394 0080 000C0246 		.word	1174539264
 395 0084 00040242 		.word	1107428352
 396 0088 00000242 		.word	1107427328
 397              		.cfi_endproc
 398              	.LFE1359:
 400              		.section	.text.Error_Handler,"ax",%progbits
 401              		.align	1
 402              		.global	Error_Handler
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 407              	Error_Handler:
 408              	.LFB1363:
ARM GAS  /tmp/ccyLpKvw.s 			page 51


 511:Core/Src/main.c **** 
 512:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c **** /* USER CODE END 4 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c **** /**
 517:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 518:Core/Src/main.c ****   * @retval None
 519:Core/Src/main.c ****   */
 520:Core/Src/main.c **** void Error_Handler(void)
 521:Core/Src/main.c **** {
 409              		.loc 1 521 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ Volatile: function does not return.
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 522:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 523:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 524:Core/Src/main.c ****   __disable_irq();
 415              		.loc 1 524 3 view .LVU126
 416              	.LBB20:
 417              	.LBI20:
 418              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 52


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  /tmp/ccyLpKvw.s 			page 53


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
ARM GAS  /tmp/ccyLpKvw.s 			page 54


 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 55


 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccyLpKvw.s 			page 56


 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 57


 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccyLpKvw.s 			page 58


 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
ARM GAS  /tmp/ccyLpKvw.s 			page 59


 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccyLpKvw.s 			page 60


 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  /tmp/ccyLpKvw.s 			page 61


 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
ARM GAS  /tmp/ccyLpKvw.s 			page 62


 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 63


 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
ARM GAS  /tmp/ccyLpKvw.s 			page 64


 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  /tmp/ccyLpKvw.s 			page 65


 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
ARM GAS  /tmp/ccyLpKvw.s 			page 66


 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  /tmp/ccyLpKvw.s 			page 67


 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  /tmp/ccyLpKvw.s 			page 68


 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 419              		.loc 3 960 27 view .LVU127
 420              	.LBB21:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 421              		.loc 3 962 3 view .LVU128
 422              		.syntax unified
 423              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 424 0000 72B6     		cpsid i
 425              	@ 0 "" 2
 426              		.thumb
 427              		.syntax unified
 428              	.L10:
 429              	.LBE21:
 430              	.LBE20:
 525:Core/Src/main.c ****   while (1)
 431              		.loc 1 525 3 discriminator 1 view .LVU129
 526:Core/Src/main.c ****   {
 527:Core/Src/main.c ****   }
 432              		.loc 1 527 3 discriminator 1 view .LVU130
 525:Core/Src/main.c ****   while (1)
 433              		.loc 1 525 9 discriminator 1 view .LVU131
 434 0002 FEE7     		b	.L10
 435              		.cfi_endproc
 436              	.LFE1363:
 438              		.section	.text.SystemPower_Config,"ax",%progbits
 439              		.align	1
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 444              	SystemPower_Config:
 445              	.LFB1355:
 187:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 446              		.loc 1 187 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450 0000 08B5     		push	{r3, lr}
 451              	.LCFI6:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 3, -8
 454              		.cfi_offset 14, -4
 188:Core/Src/main.c **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 69


 455              		.loc 1 188 3 view .LVU133
 456 0002 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 457              	.LVL15:
 193:Core/Src/main.c ****   {
 458              		.loc 1 193 3 view .LVU134
 193:Core/Src/main.c ****   {
 459              		.loc 1 193 7 is_stmt 0 view .LVU135
 460 0006 0220     		movs	r0, #2
 461 0008 FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 462              	.LVL16:
 193:Core/Src/main.c ****   {
 463              		.loc 1 193 6 view .LVU136
 464 000c 00B9     		cbnz	r0, .L14
 199:Core/Src/main.c **** 
 465              		.loc 1 199 1 view .LVU137
 466 000e 08BD     		pop	{r3, pc}
 467              	.L14:
 195:Core/Src/main.c ****   }
 468              		.loc 1 195 5 is_stmt 1 view .LVU138
 469 0010 FFF7FEFF 		bl	Error_Handler
 470              	.LVL17:
 471              		.cfi_endproc
 472              	.LFE1355:
 474              		.section	.text.MX_ADC1_Init,"ax",%progbits
 475              		.align	1
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	MX_ADC1_Init:
 481              	.LFB1356:
 207:Core/Src/main.c **** 
 482              		.loc 1 207 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486 0000 08B5     		push	{r3, lr}
 487              	.LCFI7:
 488              		.cfi_def_cfa_offset 8
 489              		.cfi_offset 3, -8
 490              		.cfi_offset 14, -4
 219:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 491              		.loc 1 219 3 view .LVU140
 219:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 492              		.loc 1 219 18 is_stmt 0 view .LVU141
 493 0002 0F48     		ldr	r0, .L19
 494 0004 0F4B     		ldr	r3, .L19+4
 495 0006 0360     		str	r3, [r0]
 220:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 496              		.loc 1 220 3 is_stmt 1 view .LVU142
 220:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 497              		.loc 1 220 29 is_stmt 0 view .LVU143
 498 0008 0023     		movs	r3, #0
 499 000a 4360     		str	r3, [r0, #4]
 221:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 500              		.loc 1 221 3 is_stmt 1 view .LVU144
 221:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 501              		.loc 1 221 25 is_stmt 0 view .LVU145
ARM GAS  /tmp/ccyLpKvw.s 			page 70


 502 000c 8360     		str	r3, [r0, #8]
 222:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 503              		.loc 1 222 3 is_stmt 1 view .LVU146
 222:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 504              		.loc 1 222 31 is_stmt 0 view .LVU147
 505 000e C360     		str	r3, [r0, #12]
 223:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 506              		.loc 1 223 3 is_stmt 1 view .LVU148
 223:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 507              		.loc 1 223 27 is_stmt 0 view .LVU149
 508 0010 0361     		str	r3, [r0, #16]
 224:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 509              		.loc 1 224 3 is_stmt 1 view .LVU150
 224:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 510              		.loc 1 224 27 is_stmt 0 view .LVU151
 511 0012 0422     		movs	r2, #4
 512 0014 8261     		str	r2, [r0, #24]
 225:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 513              		.loc 1 225 3 is_stmt 1 view .LVU152
 225:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 514              		.loc 1 225 31 is_stmt 0 view .LVU153
 515 0016 0377     		strb	r3, [r0, #28]
 226:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 516              		.loc 1 226 3 is_stmt 1 view .LVU154
 226:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 517              		.loc 1 226 33 is_stmt 0 view .LVU155
 518 0018 80F82430 		strb	r3, [r0, #36]
 227:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 519              		.loc 1 227 3 is_stmt 1 view .LVU156
 227:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 520              		.loc 1 227 30 is_stmt 0 view .LVU157
 521 001c 0122     		movs	r2, #1
 522 001e 8262     		str	r2, [r0, #40]
 228:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 523              		.loc 1 228 3 is_stmt 1 view .LVU158
 228:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 524              		.loc 1 228 36 is_stmt 0 view .LVU159
 525 0020 80F82C30 		strb	r3, [r0, #44]
 229:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 526              		.loc 1 229 3 is_stmt 1 view .LVU160
 229:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 527              		.loc 1 229 36 is_stmt 0 view .LVU161
 528 0024 80F84030 		strb	r3, [r0, #64]
 230:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 529              		.loc 1 230 3 is_stmt 1 view .LVU162
 230:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 530              		.loc 1 230 35 is_stmt 0 view .LVU163
 531 0028 8366     		str	r3, [r0, #104]
 231:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 532              		.loc 1 231 3 is_stmt 1 view .LVU164
 231:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 533              		.loc 1 231 22 is_stmt 0 view .LVU165
 534 002a 4364     		str	r3, [r0, #68]
 232:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 535              		.loc 1 232 3 is_stmt 1 view .LVU166
 232:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 536              		.loc 1 232 27 is_stmt 0 view .LVU167
ARM GAS  /tmp/ccyLpKvw.s 			page 71


 537 002c 0365     		str	r3, [r0, #80]
 233:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 538              		.loc 1 233 3 is_stmt 1 view .LVU168
 233:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 539              		.loc 1 233 39 is_stmt 0 view .LVU169
 540 002e C363     		str	r3, [r0, #60]
 234:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 541              		.loc 1 234 3 is_stmt 1 view .LVU170
 234:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 542              		.loc 1 234 31 is_stmt 0 view .LVU171
 543 0030 80F85430 		strb	r3, [r0, #84]
 235:Core/Src/main.c ****   {
 544              		.loc 1 235 3 is_stmt 1 view .LVU172
 235:Core/Src/main.c ****   {
 545              		.loc 1 235 7 is_stmt 0 view .LVU173
 546 0034 FFF7FEFF 		bl	HAL_ADC_Init
 547              	.LVL18:
 235:Core/Src/main.c ****   {
 548              		.loc 1 235 6 view .LVU174
 549 0038 00B9     		cbnz	r0, .L18
 243:Core/Src/main.c **** 
 550              		.loc 1 243 1 view .LVU175
 551 003a 08BD     		pop	{r3, pc}
 552              	.L18:
 237:Core/Src/main.c ****   }
 553              		.loc 1 237 5 is_stmt 1 view .LVU176
 554 003c FFF7FEFF 		bl	Error_Handler
 555              	.LVL19:
 556              	.L20:
 557              		.align	2
 558              	.L19:
 559 0040 00000000 		.word	.LANCHOR0
 560 0044 00800242 		.word	1107460096
 561              		.cfi_endproc
 562              	.LFE1356:
 564              		.section	.text.MX_ICACHE_Init,"ax",%progbits
 565              		.align	1
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	MX_ICACHE_Init:
 571              	.LFB1357:
 251:Core/Src/main.c **** 
 572              		.loc 1 251 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 24
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576 0000 00B5     		push	{lr}
 577              	.LCFI8:
 578              		.cfi_def_cfa_offset 4
 579              		.cfi_offset 14, -4
 580 0002 87B0     		sub	sp, sp, #28
 581              	.LCFI9:
 582              		.cfi_def_cfa_offset 32
 257:Core/Src/main.c **** 
 583              		.loc 1 257 3 view .LVU178
 257:Core/Src/main.c **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 72


 584              		.loc 1 257 30 is_stmt 0 view .LVU179
 585 0004 0023     		movs	r3, #0
 586 0006 0193     		str	r3, [sp, #4]
 587 0008 0293     		str	r3, [sp, #8]
 588 000a 0393     		str	r3, [sp, #12]
 589 000c 0493     		str	r3, [sp, #16]
 590 000e 0593     		str	r3, [sp, #20]
 265:Core/Src/main.c ****   {
 591              		.loc 1 265 3 is_stmt 1 view .LVU180
 265:Core/Src/main.c ****   {
 592              		.loc 1 265 7 is_stmt 0 view .LVU181
 593 0010 FFF7FEFF 		bl	HAL_ICACHE_Disable
 594              	.LVL20:
 265:Core/Src/main.c ****   {
 595              		.loc 1 265 6 view .LVU182
 596 0014 C0B9     		cbnz	r0, .L27
 269:Core/Src/main.c ****   pRegionConfig.RemapAddress = 0x60000000;
 597              		.loc 1 269 3 is_stmt 1 view .LVU183
 269:Core/Src/main.c ****   pRegionConfig.RemapAddress = 0x60000000;
 598              		.loc 1 269 29 is_stmt 0 view .LVU184
 599 0016 4FF08053 		mov	r3, #268435456
 600 001a 0193     		str	r3, [sp, #4]
 270:Core/Src/main.c ****   pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 601              		.loc 1 270 3 is_stmt 1 view .LVU185
 270:Core/Src/main.c ****   pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 602              		.loc 1 270 30 is_stmt 0 view .LVU186
 603 001c 4FF0C043 		mov	r3, #1610612736
 604 0020 0293     		str	r3, [sp, #8]
 271:Core/Src/main.c ****   pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 605              		.loc 1 271 3 is_stmt 1 view .LVU187
 271:Core/Src/main.c ****   pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 606              		.loc 1 271 22 is_stmt 0 view .LVU188
 607 0022 0123     		movs	r3, #1
 608 0024 0393     		str	r3, [sp, #12]
 272:Core/Src/main.c ****   pRegionConfig.OutputBurstType = ICACHE_OUTPUT_BURST_WRAP;
 609              		.loc 1 272 3 is_stmt 1 view .LVU189
 272:Core/Src/main.c ****   pRegionConfig.OutputBurstType = ICACHE_OUTPUT_BURST_WRAP;
 610              		.loc 1 272 30 is_stmt 0 view .LVU190
 611 0026 0020     		movs	r0, #0
 612 0028 0490     		str	r0, [sp, #16]
 273:Core/Src/main.c ****   if (HAL_ICACHE_EnableRemapRegion(_NULL, &pRegionConfig) != HAL_OK)
 613              		.loc 1 273 3 is_stmt 1 view .LVU191
 273:Core/Src/main.c ****   if (HAL_ICACHE_EnableRemapRegion(_NULL, &pRegionConfig) != HAL_OK)
 614              		.loc 1 273 33 is_stmt 0 view .LVU192
 615 002a 0590     		str	r0, [sp, #20]
 274:Core/Src/main.c ****   {
 616              		.loc 1 274 3 is_stmt 1 view .LVU193
 274:Core/Src/main.c ****   {
 617              		.loc 1 274 7 is_stmt 0 view .LVU194
 618 002c 01A9     		add	r1, sp, #4
 619 002e FFF7FEFF 		bl	HAL_ICACHE_EnableRemapRegion
 620              	.LVL21:
 274:Core/Src/main.c ****   {
 621              		.loc 1 274 6 view .LVU195
 622 0032 58B9     		cbnz	r0, .L28
 281:Core/Src/main.c ****   {
 623              		.loc 1 281 3 is_stmt 1 view .LVU196
ARM GAS  /tmp/ccyLpKvw.s 			page 73


 281:Core/Src/main.c ****   {
 624              		.loc 1 281 7 is_stmt 0 view .LVU197
 625 0034 0020     		movs	r0, #0
 626 0036 FFF7FEFF 		bl	HAL_ICACHE_ConfigAssociativityMode
 627              	.LVL22:
 281:Core/Src/main.c ****   {
 628              		.loc 1 281 6 view .LVU198
 629 003a 48B9     		cbnz	r0, .L29
 285:Core/Src/main.c ****   {
 630              		.loc 1 285 3 is_stmt 1 view .LVU199
 285:Core/Src/main.c ****   {
 631              		.loc 1 285 7 is_stmt 0 view .LVU200
 632 003c FFF7FEFF 		bl	HAL_ICACHE_Enable
 633              	.LVL23:
 285:Core/Src/main.c ****   {
 634              		.loc 1 285 6 view .LVU201
 635 0040 40B9     		cbnz	r0, .L30
 293:Core/Src/main.c **** 
 636              		.loc 1 293 1 view .LVU202
 637 0042 07B0     		add	sp, sp, #28
 638              	.LCFI10:
 639              		.cfi_remember_state
 640              		.cfi_def_cfa_offset 4
 641              		@ sp needed
 642 0044 5DF804FB 		ldr	pc, [sp], #4
 643              	.L27:
 644              	.LCFI11:
 645              		.cfi_restore_state
 267:Core/Src/main.c ****   }
 646              		.loc 1 267 5 is_stmt 1 view .LVU203
 647 0048 FFF7FEFF 		bl	Error_Handler
 648              	.LVL24:
 649              	.L28:
 276:Core/Src/main.c ****   }
 650              		.loc 1 276 5 view .LVU204
 651 004c FFF7FEFF 		bl	Error_Handler
 652              	.LVL25:
 653              	.L29:
 283:Core/Src/main.c ****   }
 654              		.loc 1 283 5 view .LVU205
 655 0050 FFF7FEFF 		bl	Error_Handler
 656              	.LVL26:
 657              	.L30:
 287:Core/Src/main.c ****   }
 658              		.loc 1 287 5 view .LVU206
 659 0054 FFF7FEFF 		bl	Error_Handler
 660              	.LVL27:
 661              		.cfi_endproc
 662              	.LFE1357:
 664              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 665              		.align	1
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 670              	MX_USART1_UART_Init:
 671              	.LFB1360:
 364:Core/Src/main.c **** 
ARM GAS  /tmp/ccyLpKvw.s 			page 74


 672              		.loc 1 364 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676 0000 08B5     		push	{r3, lr}
 677              	.LCFI12:
 678              		.cfi_def_cfa_offset 8
 679              		.cfi_offset 3, -8
 680              		.cfi_offset 14, -4
 373:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 681              		.loc 1 373 3 view .LVU208
 373:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 682              		.loc 1 373 19 is_stmt 0 view .LVU209
 683 0002 1548     		ldr	r0, .L41
 684 0004 154B     		ldr	r3, .L41+4
 685 0006 0360     		str	r3, [r0]
 374:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 686              		.loc 1 374 3 is_stmt 1 view .LVU210
 374:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 687              		.loc 1 374 24 is_stmt 0 view .LVU211
 688 0008 4FF4E133 		mov	r3, #115200
 689 000c 4360     		str	r3, [r0, #4]
 375:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 690              		.loc 1 375 3 is_stmt 1 view .LVU212
 375:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 691              		.loc 1 375 26 is_stmt 0 view .LVU213
 692 000e 0023     		movs	r3, #0
 693 0010 8360     		str	r3, [r0, #8]
 376:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 694              		.loc 1 376 3 is_stmt 1 view .LVU214
 376:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 695              		.loc 1 376 24 is_stmt 0 view .LVU215
 696 0012 C360     		str	r3, [r0, #12]
 377:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 697              		.loc 1 377 3 is_stmt 1 view .LVU216
 377:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 698              		.loc 1 377 22 is_stmt 0 view .LVU217
 699 0014 0361     		str	r3, [r0, #16]
 378:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 700              		.loc 1 378 3 is_stmt 1 view .LVU218
 378:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 701              		.loc 1 378 20 is_stmt 0 view .LVU219
 702 0016 0C22     		movs	r2, #12
 703 0018 4261     		str	r2, [r0, #20]
 379:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 704              		.loc 1 379 3 is_stmt 1 view .LVU220
 379:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 705              		.loc 1 379 25 is_stmt 0 view .LVU221
 706 001a 8361     		str	r3, [r0, #24]
 380:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 707              		.loc 1 380 3 is_stmt 1 view .LVU222
 380:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 708              		.loc 1 380 28 is_stmt 0 view .LVU223
 709 001c C361     		str	r3, [r0, #28]
 381:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 710              		.loc 1 381 3 is_stmt 1 view .LVU224
 381:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  /tmp/ccyLpKvw.s 			page 75


 711              		.loc 1 381 30 is_stmt 0 view .LVU225
 712 001e 0362     		str	r3, [r0, #32]
 382:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 713              		.loc 1 382 3 is_stmt 1 view .LVU226
 382:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 714              		.loc 1 382 30 is_stmt 0 view .LVU227
 715 0020 4362     		str	r3, [r0, #36]
 383:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 716              		.loc 1 383 3 is_stmt 1 view .LVU228
 383:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 717              		.loc 1 383 38 is_stmt 0 view .LVU229
 718 0022 8362     		str	r3, [r0, #40]
 384:Core/Src/main.c ****   {
 719              		.loc 1 384 3 is_stmt 1 view .LVU230
 384:Core/Src/main.c ****   {
 720              		.loc 1 384 7 is_stmt 0 view .LVU231
 721 0024 FFF7FEFF 		bl	HAL_UART_Init
 722              	.LVL28:
 384:Core/Src/main.c ****   {
 723              		.loc 1 384 6 view .LVU232
 724 0028 70B9     		cbnz	r0, .L37
 388:Core/Src/main.c ****   {
 725              		.loc 1 388 3 is_stmt 1 view .LVU233
 388:Core/Src/main.c ****   {
 726              		.loc 1 388 7 is_stmt 0 view .LVU234
 727 002a 0021     		movs	r1, #0
 728 002c 0A48     		ldr	r0, .L41
 729 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 730              	.LVL29:
 388:Core/Src/main.c ****   {
 731              		.loc 1 388 6 view .LVU235
 732 0032 58B9     		cbnz	r0, .L38
 392:Core/Src/main.c ****   {
 733              		.loc 1 392 3 is_stmt 1 view .LVU236
 392:Core/Src/main.c ****   {
 734              		.loc 1 392 7 is_stmt 0 view .LVU237
 735 0034 0021     		movs	r1, #0
 736 0036 0848     		ldr	r0, .L41
 737 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 738              	.LVL30:
 392:Core/Src/main.c ****   {
 739              		.loc 1 392 6 view .LVU238
 740 003c 40B9     		cbnz	r0, .L39
 396:Core/Src/main.c ****   {
 741              		.loc 1 396 3 is_stmt 1 view .LVU239
 396:Core/Src/main.c ****   {
 742              		.loc 1 396 7 is_stmt 0 view .LVU240
 743 003e 0648     		ldr	r0, .L41
 744 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 745              	.LVL31:
 396:Core/Src/main.c ****   {
 746              		.loc 1 396 6 view .LVU241
 747 0044 30B9     		cbnz	r0, .L40
 404:Core/Src/main.c **** 
 748              		.loc 1 404 1 view .LVU242
 749 0046 08BD     		pop	{r3, pc}
 750              	.L37:
ARM GAS  /tmp/ccyLpKvw.s 			page 76


 386:Core/Src/main.c ****   }
 751              		.loc 1 386 5 is_stmt 1 view .LVU243
 752 0048 FFF7FEFF 		bl	Error_Handler
 753              	.LVL32:
 754              	.L38:
 390:Core/Src/main.c ****   }
 755              		.loc 1 390 5 view .LVU244
 756 004c FFF7FEFF 		bl	Error_Handler
 757              	.LVL33:
 758              	.L39:
 394:Core/Src/main.c ****   }
 759              		.loc 1 394 5 view .LVU245
 760 0050 FFF7FEFF 		bl	Error_Handler
 761              	.LVL34:
 762              	.L40:
 398:Core/Src/main.c ****   }
 763              		.loc 1 398 5 view .LVU246
 764 0054 FFF7FEFF 		bl	Error_Handler
 765              	.LVL35:
 766              	.L42:
 767              		.align	2
 768              	.L41:
 769 0058 00000000 		.word	.LANCHOR1
 770 005c 00380140 		.word	1073821696
 771              		.cfi_endproc
 772              	.LFE1360:
 774              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 775              		.align	1
 776              		.syntax unified
 777              		.thumb
 778              		.thumb_func
 780              	MX_USB_OTG_FS_PCD_Init:
 781              	.LFB1361:
 412:Core/Src/main.c **** 
 782              		.loc 1 412 1 view -0
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 0
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786 0000 08B5     		push	{r3, lr}
 787              	.LCFI13:
 788              		.cfi_def_cfa_offset 8
 789              		.cfi_offset 3, -8
 790              		.cfi_offset 14, -4
 421:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 791              		.loc 1 421 3 view .LVU248
 421:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 792              		.loc 1 421 28 is_stmt 0 view .LVU249
 793 0002 0B48     		ldr	r0, .L47
 794 0004 0B4B     		ldr	r3, .L47+4
 795 0006 0360     		str	r3, [r0]
 422:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 796              		.loc 1 422 3 is_stmt 1 view .LVU250
 422:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 797              		.loc 1 422 38 is_stmt 0 view .LVU251
 798 0008 0623     		movs	r3, #6
 799 000a 4360     		str	r3, [r0, #4]
 423:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
ARM GAS  /tmp/ccyLpKvw.s 			page 77


 800              		.loc 1 423 3 is_stmt 1 view .LVU252
 423:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801              		.loc 1 423 30 is_stmt 0 view .LVU253
 802 000c 0223     		movs	r3, #2
 803 000e 0361     		str	r3, [r0, #16]
 424:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 804              		.loc 1 424 3 is_stmt 1 view .LVU254
 424:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 805              		.loc 1 424 35 is_stmt 0 view .LVU255
 806 0010 8361     		str	r3, [r0, #24]
 425:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 807              		.loc 1 425 3 is_stmt 1 view .LVU256
 425:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 808              		.loc 1 425 35 is_stmt 0 view .LVU257
 809 0012 0023     		movs	r3, #0
 810 0014 C361     		str	r3, [r0, #28]
 426:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 811              		.loc 1 426 3 is_stmt 1 view .LVU258
 426:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 812              		.loc 1 426 41 is_stmt 0 view .LVU259
 813 0016 0362     		str	r3, [r0, #32]
 427:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 814              		.loc 1 427 3 is_stmt 1 view .LVU260
 427:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 815              		.loc 1 427 35 is_stmt 0 view .LVU261
 816 0018 4362     		str	r3, [r0, #36]
 428:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 817              		.loc 1 428 3 is_stmt 1 view .LVU262
 428:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 818              		.loc 1 428 48 is_stmt 0 view .LVU263
 819 001a 8362     		str	r3, [r0, #40]
 429:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 820              		.loc 1 429 3 is_stmt 1 view .LVU264
 429:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 821              		.loc 1 429 42 is_stmt 0 view .LVU265
 822 001c 0363     		str	r3, [r0, #48]
 430:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 823              		.loc 1 430 3 is_stmt 1 view .LVU266
 430:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 824              		.loc 1 430 44 is_stmt 0 view .LVU267
 825 001e C362     		str	r3, [r0, #44]
 431:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 826              		.loc 1 431 3 is_stmt 1 view .LVU268
 431:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 827              		.loc 1 431 35 is_stmt 0 view .LVU269
 828 0020 C360     		str	r3, [r0, #12]
 432:Core/Src/main.c ****   {
 829              		.loc 1 432 3 is_stmt 1 view .LVU270
 432:Core/Src/main.c ****   {
 830              		.loc 1 432 7 is_stmt 0 view .LVU271
 831 0022 FFF7FEFF 		bl	HAL_PCD_Init
 832              	.LVL36:
 432:Core/Src/main.c ****   {
 833              		.loc 1 432 6 view .LVU272
 834 0026 00B9     		cbnz	r0, .L46
 440:Core/Src/main.c **** 
 835              		.loc 1 440 1 view .LVU273
ARM GAS  /tmp/ccyLpKvw.s 			page 78


 836 0028 08BD     		pop	{r3, pc}
 837              	.L46:
 434:Core/Src/main.c ****   }
 838              		.loc 1 434 5 is_stmt 1 view .LVU274
 839 002a FFF7FEFF 		bl	Error_Handler
 840              	.LVL37:
 841              	.L48:
 842 002e 00BF     		.align	2
 843              	.L47:
 844 0030 00000000 		.word	.LANCHOR2
 845 0034 00000442 		.word	1107558400
 846              		.cfi_endproc
 847              	.LFE1361:
 849              		.section	.text.SystemClock_Config,"ax",%progbits
 850              		.align	1
 851              		.global	SystemClock_Config
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	SystemClock_Config:
 857              	.LFB1354:
 129:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 858              		.loc 1 129 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 120
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862 0000 00B5     		push	{lr}
 863              	.LCFI14:
 864              		.cfi_def_cfa_offset 4
 865              		.cfi_offset 14, -4
 866 0002 9FB0     		sub	sp, sp, #124
 867              	.LCFI15:
 868              		.cfi_def_cfa_offset 128
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 869              		.loc 1 130 3 view .LVU276
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 870              		.loc 1 130 22 is_stmt 0 view .LVU277
 871 0004 6022     		movs	r2, #96
 872 0006 0021     		movs	r1, #0
 873 0008 06A8     		add	r0, sp, #24
 874 000a FFF7FEFF 		bl	memset
 875              	.LVL38:
 131:Core/Src/main.c **** 
 876              		.loc 1 131 3 is_stmt 1 view .LVU278
 131:Core/Src/main.c **** 
 877              		.loc 1 131 22 is_stmt 0 view .LVU279
 878 000e 0023     		movs	r3, #0
 879 0010 0093     		str	r3, [sp]
 880 0012 0193     		str	r3, [sp, #4]
 881 0014 0293     		str	r3, [sp, #8]
 882 0016 0393     		str	r3, [sp, #12]
 883 0018 0493     		str	r3, [sp, #16]
 884 001a 0593     		str	r3, [sp, #20]
 135:Core/Src/main.c ****   {
 885              		.loc 1 135 3 is_stmt 1 view .LVU280
 135:Core/Src/main.c ****   {
 886              		.loc 1 135 7 is_stmt 0 view .LVU281
ARM GAS  /tmp/ccyLpKvw.s 			page 79


 887 001c 4FF44030 		mov	r0, #196608
 888 0020 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 889              	.LVL39:
 135:Core/Src/main.c ****   {
 890              		.loc 1 135 6 view .LVU282
 891 0024 0028     		cmp	r0, #0
 892 0026 31D1     		bne	.L54
 142:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_MSI;
 893              		.loc 1 142 3 is_stmt 1 view .LVU283
 142:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_MSI;
 894              		.loc 1 142 36 is_stmt 0 view .LVU284
 895 0028 3223     		movs	r3, #50
 896 002a 0693     		str	r3, [sp, #24]
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 897              		.loc 1 144 3 is_stmt 1 view .LVU285
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 898              		.loc 1 144 30 is_stmt 0 view .LVU286
 899 002c 4FF48073 		mov	r3, #256
 900 0030 0993     		str	r3, [sp, #36]
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 901              		.loc 1 145 3 is_stmt 1 view .LVU287
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 902              		.loc 1 145 32 is_stmt 0 view .LVU288
 903 0032 4FF48053 		mov	r3, #4096
 904 0036 1193     		str	r3, [sp, #68]
 146:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 905              		.loc 1 146 3 is_stmt 1 view .LVU289
 146:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 906              		.loc 1 146 41 is_stmt 0 view .LVU290
 907 0038 1023     		movs	r3, #16
 908 003a 0A93     		str	r3, [sp, #40]
 147:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 909              		.loc 1 147 3 is_stmt 1 view .LVU291
 147:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 910              		.loc 1 147 30 is_stmt 0 view .LVU292
 911 003c 0121     		movs	r1, #1
 912 003e 0D91     		str	r1, [sp, #52]
 148:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 913              		.loc 1 148 3 is_stmt 1 view .LVU293
 148:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 914              		.loc 1 148 41 is_stmt 0 view .LVU294
 915 0040 0E93     		str	r3, [sp, #56]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 916              		.loc 1 149 3 is_stmt 1 view .LVU295
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 917              		.loc 1 149 35 is_stmt 0 view .LVU296
 918 0042 4FF08043 		mov	r3, #1073741824
 919 0046 0F93     		str	r3, [sp, #60]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 920              		.loc 1 150 3 is_stmt 1 view .LVU297
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 921              		.loc 1 150 34 is_stmt 0 view .LVU298
 922 0048 0223     		movs	r3, #2
 923 004a 1493     		str	r3, [sp, #80]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 924              		.loc 1 151 3 is_stmt 1 view .LVU299
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
ARM GAS  /tmp/ccyLpKvw.s 			page 80


 925              		.loc 1 151 35 is_stmt 0 view .LVU300
 926 004c 1591     		str	r1, [sp, #84]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 927              		.loc 1 152 3 is_stmt 1 view .LVU301
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 928              		.loc 1 152 35 is_stmt 0 view .LVU302
 929 004e 0022     		movs	r2, #0
 930 0050 1792     		str	r2, [sp, #92]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 931              		.loc 1 153 3 is_stmt 1 view .LVU303
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 932              		.loc 1 153 30 is_stmt 0 view .LVU304
 933 0052 1691     		str	r1, [sp, #88]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 934              		.loc 1 154 3 is_stmt 1 view .LVU305
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 935              		.loc 1 154 30 is_stmt 0 view .LVU306
 936 0054 5021     		movs	r1, #80
 937 0056 1891     		str	r1, [sp, #96]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 938              		.loc 1 155 3 is_stmt 1 view .LVU307
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 939              		.loc 1 155 30 is_stmt 0 view .LVU308
 940 0058 1993     		str	r3, [sp, #100]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 941              		.loc 1 156 3 is_stmt 1 view .LVU309
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 942              		.loc 1 156 30 is_stmt 0 view .LVU310
 943 005a 1A93     		str	r3, [sp, #104]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 944              		.loc 1 157 3 is_stmt 1 view .LVU311
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 945              		.loc 1 157 30 is_stmt 0 view .LVU312
 946 005c 1B93     		str	r3, [sp, #108]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 947              		.loc 1 158 3 is_stmt 1 view .LVU313
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 948              		.loc 1 158 32 is_stmt 0 view .LVU314
 949 005e 1C92     		str	r2, [sp, #112]
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 950              		.loc 1 159 3 is_stmt 1 view .LVU315
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 951              		.loc 1 159 34 is_stmt 0 view .LVU316
 952 0060 1D92     		str	r2, [sp, #116]
 160:Core/Src/main.c ****   {
 953              		.loc 1 160 3 is_stmt 1 view .LVU317
 160:Core/Src/main.c ****   {
 954              		.loc 1 160 7 is_stmt 0 view .LVU318
 955 0062 06A8     		add	r0, sp, #24
 956 0064 FFF7FEFF 		bl	HAL_RCC_OscConfig
 957              	.LVL40:
 160:Core/Src/main.c ****   {
 958              		.loc 1 160 6 view .LVU319
 959 0068 90B9     		cbnz	r0, .L55
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 960              		.loc 1 167 3 is_stmt 1 view .LVU320
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
ARM GAS  /tmp/ccyLpKvw.s 			page 81


 961              		.loc 1 167 31 is_stmt 0 view .LVU321
 962 006a 1F23     		movs	r3, #31
 963 006c 0093     		str	r3, [sp]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 964              		.loc 1 170 3 is_stmt 1 view .LVU322
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 965              		.loc 1 170 34 is_stmt 0 view .LVU323
 966 006e 0323     		movs	r3, #3
 967 0070 0193     		str	r3, [sp, #4]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 968              		.loc 1 171 3 is_stmt 1 view .LVU324
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 969              		.loc 1 171 35 is_stmt 0 view .LVU325
 970 0072 0023     		movs	r3, #0
 971 0074 0293     		str	r3, [sp, #8]
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 972              		.loc 1 172 3 is_stmt 1 view .LVU326
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 973              		.loc 1 172 36 is_stmt 0 view .LVU327
 974 0076 0393     		str	r3, [sp, #12]
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 975              		.loc 1 173 3 is_stmt 1 view .LVU328
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 976              		.loc 1 173 36 is_stmt 0 view .LVU329
 977 0078 0493     		str	r3, [sp, #16]
 174:Core/Src/main.c **** 
 978              		.loc 1 174 3 is_stmt 1 view .LVU330
 174:Core/Src/main.c **** 
 979              		.loc 1 174 36 is_stmt 0 view .LVU331
 980 007a 0593     		str	r3, [sp, #20]
 176:Core/Src/main.c ****   {
 981              		.loc 1 176 3 is_stmt 1 view .LVU332
 176:Core/Src/main.c ****   {
 982              		.loc 1 176 7 is_stmt 0 view .LVU333
 983 007c 0421     		movs	r1, #4
 984 007e 6846     		mov	r0, sp
 985 0080 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 986              	.LVL41:
 176:Core/Src/main.c ****   {
 987              		.loc 1 176 6 view .LVU334
 988 0084 30B9     		cbnz	r0, .L56
 180:Core/Src/main.c **** 
 989              		.loc 1 180 1 view .LVU335
 990 0086 1FB0     		add	sp, sp, #124
 991              	.LCFI16:
 992              		.cfi_remember_state
 993              		.cfi_def_cfa_offset 4
 994              		@ sp needed
 995 0088 5DF804FB 		ldr	pc, [sp], #4
 996              	.L54:
 997              	.LCFI17:
 998              		.cfi_restore_state
 137:Core/Src/main.c ****   }
 999              		.loc 1 137 5 is_stmt 1 view .LVU336
 1000 008c FFF7FEFF 		bl	Error_Handler
 1001              	.LVL42:
 1002              	.L55:
ARM GAS  /tmp/ccyLpKvw.s 			page 82


 162:Core/Src/main.c ****   }
 1003              		.loc 1 162 5 view .LVU337
 1004 0090 FFF7FEFF 		bl	Error_Handler
 1005              	.LVL43:
 1006              	.L56:
 178:Core/Src/main.c ****   }
 1007              		.loc 1 178 5 view .LVU338
 1008 0094 FFF7FEFF 		bl	Error_Handler
 1009              	.LVL44:
 1010              		.cfi_endproc
 1011              	.LFE1354:
 1013              		.section	.text.main,"ax",%progbits
 1014              		.align	1
 1015              		.global	main
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1020              	main:
 1021              	.LFB1353:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1022              		.loc 1 77 1 view -0
 1023              		.cfi_startproc
 1024              		@ Volatile: function does not return.
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027 0000 08B5     		push	{r3, lr}
 1028              	.LCFI18:
 1029              		.cfi_def_cfa_offset 8
 1030              		.cfi_offset 3, -8
 1031              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 
 1032              		.loc 1 85 3 view .LVU340
 1033 0002 FFF7FEFF 		bl	HAL_Init
 1034              	.LVL45:
  92:Core/Src/main.c **** 
 1035              		.loc 1 92 3 view .LVU341
 1036 0006 FFF7FEFF 		bl	SystemClock_Config
 1037              	.LVL46:
  95:Core/Src/main.c **** 
 1038              		.loc 1 95 3 view .LVU342
 1039 000a FFF7FEFF 		bl	SystemPower_Config
 1040              	.LVL47:
 102:Core/Src/main.c ****   MX_ADC1_Init();
 1041              		.loc 1 102 3 view .LVU343
 1042 000e FFF7FEFF 		bl	MX_GPIO_Init
 1043              	.LVL48:
 103:Core/Src/main.c ****   MX_ICACHE_Init();
 1044              		.loc 1 103 3 view .LVU344
 1045 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1046              	.LVL49:
 104:Core/Src/main.c ****   MX_UCPD1_Init();
 1047              		.loc 1 104 3 view .LVU345
 1048 0016 FFF7FEFF 		bl	MX_ICACHE_Init
 1049              	.LVL50:
 105:Core/Src/main.c ****   MX_USART1_UART_Init();
 1050              		.loc 1 105 3 view .LVU346
 1051 001a FFF7FEFF 		bl	MX_UCPD1_Init
ARM GAS  /tmp/ccyLpKvw.s 			page 83


 1052              	.LVL51:
 106:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1053              		.loc 1 106 3 view .LVU347
 1054 001e FFF7FEFF 		bl	MX_USART1_UART_Init
 1055              	.LVL52:
 107:Core/Src/main.c ****   MX_MEMORYMAP_Init();
 1056              		.loc 1 107 3 view .LVU348
 1057 0022 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1058              	.LVL53:
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1059              		.loc 1 108 3 view .LVU349
 1060              	.L58:
 115:Core/Src/main.c ****   {
 1061              		.loc 1 115 3 discriminator 1 view .LVU350
 120:Core/Src/main.c ****   /* USER CODE END 3 */
 1062              		.loc 1 120 3 discriminator 1 view .LVU351
 115:Core/Src/main.c ****   {
 1063              		.loc 1 115 9 discriminator 1 view .LVU352
 1064 0026 FEE7     		b	.L58
 1065              		.cfi_endproc
 1066              	.LFE1353:
 1068              		.global	hpcd_USB_OTG_FS
 1069              		.global	huart1
 1070              		.global	hadc1
 1071              		.section	.bss.hadc1,"aw",%nobits
 1072              		.align	2
 1073              		.set	.LANCHOR0,. + 0
 1076              	hadc1:
 1077 0000 00000000 		.space	140
 1077      00000000 
 1077      00000000 
 1077      00000000 
 1077      00000000 
 1078              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1079              		.align	2
 1080              		.set	.LANCHOR2,. + 0
 1083              	hpcd_USB_OTG_FS:
 1084 0000 00000000 		.space	1292
 1084      00000000 
 1084      00000000 
 1084      00000000 
 1084      00000000 
 1085              		.section	.bss.huart1,"aw",%nobits
 1086              		.align	2
 1087              		.set	.LANCHOR1,. + 0
 1090              	huart1:
 1091 0000 00000000 		.space	148
 1091      00000000 
 1091      00000000 
 1091      00000000 
 1091      00000000 
 1092              		.text
 1093              	.Letext0:
 1094              		.file 4 "/home/eddie/arm/arm_tools/arm-none-eabi/include/machine/_default_types.h"
 1095              		.file 5 "/home/eddie/arm/arm_tools/arm-none-eabi/include/sys/_stdint.h"
 1096              		.file 6 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 1097              		.file 7 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u5xx.h"
ARM GAS  /tmp/ccyLpKvw.s 			page 84


 1098              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 1099              		.file 9 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_rcc.h"
 1100              		.file 10 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_gpio.h"
 1101              		.file 11 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_icache.h"
 1102              		.file 12 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma.h"
 1103              		.file 13 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma_ex.h"
 1104              		.file 14 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_adc.h"
 1105              		.file 15 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_uart.h"
 1106              		.file 16 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_usb.h"
 1107              		.file 17 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_pcd.h"
 1108              		.file 18 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_gpio.h"
 1109              		.file 19 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_dma.h"
 1110              		.file 20 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_uart_ex.h"
 1111              		.file 21 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_pwr_ex.h"
 1112              		.file 22 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal.h"
 1113              		.file 23 "<built-in>"
ARM GAS  /tmp/ccyLpKvw.s 			page 85


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccyLpKvw.s:21     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccyLpKvw.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccyLpKvw.s:249    .text.MX_GPIO_Init:0000000000000118 $d
     /tmp/ccyLpKvw.s:258    .text.MX_UCPD1_Init:0000000000000000 $t
     /tmp/ccyLpKvw.s:263    .text.MX_UCPD1_Init:0000000000000000 MX_UCPD1_Init
     /tmp/ccyLpKvw.s:394    .text.MX_UCPD1_Init:0000000000000080 $d
     /tmp/ccyLpKvw.s:401    .text.Error_Handler:0000000000000000 $t
     /tmp/ccyLpKvw.s:407    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccyLpKvw.s:439    .text.SystemPower_Config:0000000000000000 $t
     /tmp/ccyLpKvw.s:444    .text.SystemPower_Config:0000000000000000 SystemPower_Config
     /tmp/ccyLpKvw.s:475    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccyLpKvw.s:480    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccyLpKvw.s:559    .text.MX_ADC1_Init:0000000000000040 $d
     /tmp/ccyLpKvw.s:565    .text.MX_ICACHE_Init:0000000000000000 $t
     /tmp/ccyLpKvw.s:570    .text.MX_ICACHE_Init:0000000000000000 MX_ICACHE_Init
     /tmp/ccyLpKvw.s:665    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccyLpKvw.s:670    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccyLpKvw.s:769    .text.MX_USART1_UART_Init:0000000000000058 $d
     /tmp/ccyLpKvw.s:775    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
     /tmp/ccyLpKvw.s:780    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
     /tmp/ccyLpKvw.s:844    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
     /tmp/ccyLpKvw.s:850    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccyLpKvw.s:856    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccyLpKvw.s:1014   .text.main:0000000000000000 $t
     /tmp/ccyLpKvw.s:1020   .text.main:0000000000000000 main
     /tmp/ccyLpKvw.s:1083   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccyLpKvw.s:1090   .bss.huart1:0000000000000000 huart1
     /tmp/ccyLpKvw.s:1076   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccyLpKvw.s:1072   .bss.hadc1:0000000000000000 $d
     /tmp/ccyLpKvw.s:1079   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccyLpKvw.s:1086   .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
LL_GPIO_Init
HAL_PWREx_EnableVddIO2
HAL_PWREx_ConfigSupply
HAL_ADC_Init
HAL_ICACHE_Disable
HAL_ICACHE_EnableRemapRegion
HAL_ICACHE_ConfigAssociativityMode
HAL_ICACHE_Enable
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
