Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at dspb_serum_qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at dspb_serum_qsys_nios2_qsys_0.v(2138): conditional expression evaluates to a constant File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_nios2_qsys_0.v Line: 2138
Warning (10037): Verilog HDL or VHDL warning at dspb_serum_qsys_nios2_qsys_0.v(2140): conditional expression evaluates to a constant File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_nios2_qsys_0.v Line: 2140
Warning (10037): Verilog HDL or VHDL warning at dspb_serum_qsys_nios2_qsys_0.v(2298): conditional expression evaluates to a constant File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_nios2_qsys_0.v Line: 2298
Warning (10037): Verilog HDL or VHDL warning at dspb_serum_qsys_nios2_qsys_0.v(3128): conditional expression evaluates to a constant File: D:/dspb_serum/quartusproj/dspb_serum/dspb_serum_qsys/synthesis/submodules/dspb_serum_qsys_nios2_qsys_0.v Line: 3128
