# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/new/PC_Inc.vhd" \
"../../../../Lab10.srcs/sources_1/new/Register_PC.vhd" \
"../../../../Lab10.srcs/sim_1/new/PC_Test.vhd" \

# Do not sort compile order
nosort
