<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p453" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_453{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_453{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_453{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_453{left:158px;bottom:369px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_453{left:250px;bottom:369px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t6_453{left:328px;bottom:921px;letter-spacing:0.09px;}
#t7_453{left:329px;bottom:907px;word-spacing:0.19px;}
#t8_453{left:360px;bottom:604px;letter-spacing:0.14px;}
#t9_453{left:644px;bottom:825px;letter-spacing:0.15px;}
#ta_453{left:686px;bottom:831px;}
#tb_453{left:480px;bottom:1010px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tc_453{left:586px;bottom:755px;}
#td_453{left:588px;bottom:999px;letter-spacing:0.13px;}
#te_453{left:656px;bottom:1005px;}
#tf_453{left:190px;bottom:811px;letter-spacing:0.09px;}
#tg_453{left:190px;bottom:797px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_453{left:190px;bottom:825px;letter-spacing:0.12px;word-spacing:-0.01px;}
#ti_453{left:349px;bottom:825px;letter-spacing:0.1px;}
#tj_453{left:349px;bottom:811px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tk_453{left:349px;bottom:797px;letter-spacing:0.12px;}
#tl_453{left:327px;bottom:772px;letter-spacing:0.09px;}
#tm_453{left:325px;bottom:758px;letter-spacing:0.1px;word-spacing:-0.1px;}
#tn_453{left:612px;bottom:784px;letter-spacing:0.1px;}
#to_453{left:612px;bottom:771px;letter-spacing:0.09px;}
#tp_453{left:612px;bottom:758px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tq_453{left:254px;bottom:993px;}
#tr_453{left:254px;bottom:983px;}
#ts_453{left:254px;bottom:973px;}
#tt_453{left:229px;bottom:1007px;letter-spacing:0.12px;}
#tu_453{left:319px;bottom:964px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tv_453{left:320px;bottom:951px;letter-spacing:0.09px;}
#tw_453{left:268px;bottom:993px;}
#tx_453{left:266px;bottom:983px;}
#ty_453{left:268px;bottom:973px;}
#tz_453{left:202px;bottom:884px;}
#t10_453{left:202px;bottom:874px;}
#t11_453{left:229px;bottom:903px;letter-spacing:0.12px;}
#t12_453{left:217px;bottom:885px;}
#t13_453{left:215px;bottom:875px;}
#t14_453{left:208px;bottom:615px;letter-spacing:0.08px;word-spacing:0.01px;}
#t15_453{left:393px;bottom:890px;}
#t16_453{left:393px;bottom:880px;}
#t17_453{left:393px;bottom:870px;}
#t18_453{left:407px;bottom:890px;}
#t19_453{left:406px;bottom:880px;}
#t1a_453{left:407px;bottom:870px;}
#t1b_453{left:376px;bottom:880px;}
#t1c_453{left:384px;bottom:885px;}
#t1d_453{left:228px;bottom:1075px;letter-spacing:0.12px;}
#t1e_453{left:319px;bottom:1024px;letter-spacing:0.1px;}
#t1f_453{left:268px;bottom:1061px;}
#t1g_453{left:267px;bottom:1051px;}
#t1h_453{left:268px;bottom:1041px;}
#t1i_453{left:319px;bottom:1010px;letter-spacing:0.1px;}
#t1j_453{left:378px;bottom:559px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1k_453{left:378px;bottom:500px;letter-spacing:0.1px;}
#t1l_453{left:391px;bottom:486px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1m_453{left:390px;bottom:472px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1n_453{left:379px;bottom:542px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1o_453{left:396px;bottom:528px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1p_453{left:654px;bottom:969px;letter-spacing:-0.78px;}
#t1q_453{left:676px;bottom:975px;}
#t1r_453{left:613px;bottom:940px;letter-spacing:-0.02px;word-spacing:0.11px;}
#t1s_453{left:613px;bottom:926px;letter-spacing:0.09px;}
#t1t_453{left:613px;bottom:913px;letter-spacing:0.11px;}
#t1u_453{left:378px;bottom:458px;letter-spacing:0.06px;word-spacing:0.03px;}
#t1v_453{left:362px;bottom:889px;}
#t1w_453{left:369px;bottom:894px;}
#t1x_453{left:362px;bottom:880px;}
#t1y_453{left:362px;bottom:870px;}
#t1z_453{left:395px;bottom:515px;letter-spacing:0.09px;word-spacing:0.03px;}
#t20_453{left:378px;bottom:441px;letter-spacing:0.09px;word-spacing:0.01px;}
#t21_453{left:393px;bottom:427px;letter-spacing:0.11px;word-spacing:0.02px;}

.s1_453{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_453{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_453{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_453{font-size:12px;font-family:Arial_3ed;color:#000;}
.s5_453{font-size:10px;font-family:Arial_3ed;color:#000;}
.s6_453{font-size:11px;font-family:Arial_3ed;color:#000;}
.s7_453{font-size:9px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts453" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg453Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg453" style="-webkit-user-select: none;"><object width="935" height="1210" data="453/453.svg" type="image/svg+xml" id="pdf453" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_453" class="t s1_453">Vol. 3A </span><span id="t2_453" class="t s1_453">12-11 </span>
<span id="t3_453" class="t s2_453">MEMORY CACHE CONTROL </span>
<span id="t4_453" class="t s3_453">Figure 12-3. </span><span id="t5_453" class="t s3_453">Cache-Control Registers and Bits Available in Intel 64 and IA-32 Processors </span>
<span id="t6_453" class="t s4_453">Page-Directory or </span>
<span id="t7_453" class="t s4_453">Page-Table Entry </span>
<span id="t8_453" class="t s4_453">TLBs </span>
<span id="t9_453" class="t s4_453">MTRRs </span>
<span id="ta_453" class="t s5_453">3 </span>
<span id="tb_453" class="t s4_453">Physical Memory </span>
<span id="tc_453" class="t s4_453">0 </span>
<span id="td_453" class="t s4_453">FFFFFFFFH </span>
<span id="te_453" class="t s5_453">2 </span>
<span id="tf_453" class="t s4_453">control overall caching </span>
<span id="tg_453" class="t s4_453">of system memory </span>
<span id="th_453" class="t s4_453">CD and NW Flags </span><span id="ti_453" class="t s4_453">PCD and PWT flags </span>
<span id="tj_453" class="t s4_453">control page-level </span>
<span id="tk_453" class="t s4_453">caching </span>
<span id="tl_453" class="t s4_453">G flag controls page- </span>
<span id="tm_453" class="t s4_453">level flushing of TLBs </span>
<span id="tn_453" class="t s4_453">MTRRs control caching </span>
<span id="to_453" class="t s4_453">of selected regions of </span>
<span id="tp_453" class="t s4_453">physical memory </span>
<span id="tq_453" class="t s6_453">P </span>
<span id="tr_453" class="t s6_453">C </span>
<span id="ts_453" class="t s6_453">D </span>
<span id="tt_453" class="t s4_453">CR3 </span>
<span id="tu_453" class="t s4_453">Control caching of </span>
<span id="tv_453" class="t s4_453">page directory </span>
<span id="tw_453" class="t s6_453">P </span>
<span id="tx_453" class="t s6_453">W </span>
<span id="ty_453" class="t s6_453">T </span>
<span id="tz_453" class="t s6_453">C </span>
<span id="t10_453" class="t s6_453">D </span>
<span id="t11_453" class="t s4_453">CR0 </span>
<span id="t12_453" class="t s6_453">N </span>
<span id="t13_453" class="t s6_453">W </span>
<span id="t14_453" class="t s4_453">Store Buffer </span>
<span id="t15_453" class="t s6_453">P </span>
<span id="t16_453" class="t s6_453">C </span>
<span id="t17_453" class="t s6_453">D </span>
<span id="t18_453" class="t s6_453">P </span>
<span id="t19_453" class="t s6_453">W </span>
<span id="t1a_453" class="t s6_453">T </span>
<span id="t1b_453" class="t s6_453">G </span>
<span id="t1c_453" class="t s7_453">1 </span>
<span id="t1d_453" class="t s4_453">CR4 </span>
<span id="t1e_453" class="t s4_453">Enables global pages </span>
<span id="t1f_453" class="t s6_453">P </span>
<span id="t1g_453" class="t s6_453">G </span>
<span id="t1h_453" class="t s6_453">E </span>
<span id="t1i_453" class="t s4_453">designated with G flag </span>
<span id="t1j_453" class="t s4_453">1. G flag only available in P6 and later processor families </span>
<span id="t1k_453" class="t s4_453">3. MTRRs available only in P6 and later processor families; </span>
<span id="t1l_453" class="t s4_453">similar control available in Pentium processor with the KEN# </span>
<span id="t1m_453" class="t s4_453">and WB/WT# pins. </span>
<span id="t1n_453" class="t s4_453">2. The maximum physical address size is reported by CPUID leaf </span>
<span id="t1o_453" class="t s4_453">function 80000008H. The maximum physical address size of </span>
<span id="t1p_453" class="t s4_453">PAT </span>
<span id="t1q_453" class="t s5_453">4 </span>
<span id="t1r_453" class="t s4_453">PAT controls caching </span>
<span id="t1s_453" class="t s4_453">of virtual memory </span>
<span id="t1t_453" class="t s4_453">pages </span>
<span id="t1u_453" class="t s4_453">4. PAT available only in Pentium III and later processor families. </span>
<span id="t1v_453" class="t s6_453">P </span>
<span id="t1w_453" class="t s7_453">4 </span>
<span id="t1x_453" class="t s6_453">A </span>
<span id="t1y_453" class="t s6_453">T </span>
<span id="t1z_453" class="t s4_453">FFFFFFFFFH applies only If 36-bit physical addressing is used. </span>
<span id="t20_453" class="t s4_453">5. L3 in processors based on Intel NetBurst microarchitecture can </span>
<span id="t21_453" class="t s4_453">be disabled using IA32_MISC_ENABLE MSR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
