

================================================================
== Vitis HLS Report for 'matmul_hls'
================================================================
* Date:           Mon Sep 15 23:20:11 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   114718|   114718|  1.147 ms|  1.147 ms|  114719|  114719|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260  |matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288  |matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316  |matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6  |    65547|    65547|  0.655 ms|  0.655 ms|  65540|  65540|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368  |matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   96|   13987|  10220|    -|
|Memory           |       96|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|   1983|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|   96|   14002|  12205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|   43|      13|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|     36|    40|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260  |matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2  |        0|   0|    108|   172|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288  |matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |        0|   0|    114|   185|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316  |matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6  |        0|  96|  13688|  9554|    0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368  |matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9  |        0|   0|     41|   269|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                           |                                                     |        0|  96|  13987| 10220|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U     |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_1_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_2_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_3_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_4_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_5_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_6_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_7_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_8_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_9_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_10_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_11_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_12_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_13_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_14_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |A_15_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_U     |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_1_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_2_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_3_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_4_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_5_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_6_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_7_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_8_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_9_U   |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_10_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_11_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_12_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_13_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_14_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_15_U  |A_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_U     |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_1_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_2_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_3_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_4_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_5_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_6_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_7_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_8_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_9_U   |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_10_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_11_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_12_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_13_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_14_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_15_U  |C_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |       96|  0|   0|    0| 49152| 1536|    48|      1572864|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_10_address1                  |  14|          3|   10|         30|
    |A_10_ce0                       |   9|          2|    1|          2|
    |A_10_ce1                       |  14|          3|    1|          3|
    |A_10_we1                       |   9|          2|    1|          2|
    |A_11_address1                  |  14|          3|   10|         30|
    |A_11_ce0                       |   9|          2|    1|          2|
    |A_11_ce1                       |  14|          3|    1|          3|
    |A_11_we1                       |   9|          2|    1|          2|
    |A_12_address1                  |  14|          3|   10|         30|
    |A_12_ce0                       |   9|          2|    1|          2|
    |A_12_ce1                       |  14|          3|    1|          3|
    |A_12_we1                       |   9|          2|    1|          2|
    |A_13_address1                  |  14|          3|   10|         30|
    |A_13_ce0                       |   9|          2|    1|          2|
    |A_13_ce1                       |  14|          3|    1|          3|
    |A_13_we1                       |   9|          2|    1|          2|
    |A_14_address1                  |  14|          3|   10|         30|
    |A_14_ce0                       |   9|          2|    1|          2|
    |A_14_ce1                       |  14|          3|    1|          3|
    |A_14_we1                       |   9|          2|    1|          2|
    |A_15_address1                  |  14|          3|   10|         30|
    |A_15_ce0                       |   9|          2|    1|          2|
    |A_15_ce1                       |  14|          3|    1|          3|
    |A_15_we1                       |   9|          2|    1|          2|
    |A_1_address1                   |  14|          3|   10|         30|
    |A_1_ce0                        |   9|          2|    1|          2|
    |A_1_ce1                        |  14|          3|    1|          3|
    |A_1_we1                        |   9|          2|    1|          2|
    |A_2_address1                   |  14|          3|   10|         30|
    |A_2_ce0                        |   9|          2|    1|          2|
    |A_2_ce1                        |  14|          3|    1|          3|
    |A_2_we1                        |   9|          2|    1|          2|
    |A_3_address1                   |  14|          3|   10|         30|
    |A_3_ce0                        |   9|          2|    1|          2|
    |A_3_ce1                        |  14|          3|    1|          3|
    |A_3_we1                        |   9|          2|    1|          2|
    |A_4_address1                   |  14|          3|   10|         30|
    |A_4_ce0                        |   9|          2|    1|          2|
    |A_4_ce1                        |  14|          3|    1|          3|
    |A_4_we1                        |   9|          2|    1|          2|
    |A_5_address1                   |  14|          3|   10|         30|
    |A_5_ce0                        |   9|          2|    1|          2|
    |A_5_ce1                        |  14|          3|    1|          3|
    |A_5_we1                        |   9|          2|    1|          2|
    |A_6_address1                   |  14|          3|   10|         30|
    |A_6_ce0                        |   9|          2|    1|          2|
    |A_6_ce1                        |  14|          3|    1|          3|
    |A_6_we1                        |   9|          2|    1|          2|
    |A_7_address1                   |  14|          3|   10|         30|
    |A_7_ce0                        |   9|          2|    1|          2|
    |A_7_ce1                        |  14|          3|    1|          3|
    |A_7_we1                        |   9|          2|    1|          2|
    |A_8_address1                   |  14|          3|   10|         30|
    |A_8_ce0                        |   9|          2|    1|          2|
    |A_8_ce1                        |  14|          3|    1|          3|
    |A_8_we1                        |   9|          2|    1|          2|
    |A_9_address1                   |  14|          3|   10|         30|
    |A_9_ce0                        |   9|          2|    1|          2|
    |A_9_ce1                        |  14|          3|    1|          3|
    |A_9_we1                        |   9|          2|    1|          2|
    |A_address1                     |  14|          3|   10|         30|
    |A_ce0                          |   9|          2|    1|          2|
    |A_ce1                          |  14|          3|    1|          3|
    |A_we1                          |   9|          2|    1|          2|
    |B_10_address1                  |  14|          3|   10|         30|
    |B_10_ce0                       |   9|          2|    1|          2|
    |B_10_ce1                       |  14|          3|    1|          3|
    |B_10_we1                       |   9|          2|    1|          2|
    |B_11_address1                  |  14|          3|   10|         30|
    |B_11_ce0                       |   9|          2|    1|          2|
    |B_11_ce1                       |  14|          3|    1|          3|
    |B_11_we1                       |   9|          2|    1|          2|
    |B_12_address1                  |  14|          3|   10|         30|
    |B_12_ce0                       |   9|          2|    1|          2|
    |B_12_ce1                       |  14|          3|    1|          3|
    |B_12_we1                       |   9|          2|    1|          2|
    |B_13_address1                  |  14|          3|   10|         30|
    |B_13_ce0                       |   9|          2|    1|          2|
    |B_13_ce1                       |  14|          3|    1|          3|
    |B_13_we1                       |   9|          2|    1|          2|
    |B_14_address1                  |  14|          3|   10|         30|
    |B_14_ce0                       |   9|          2|    1|          2|
    |B_14_ce1                       |  14|          3|    1|          3|
    |B_14_we1                       |   9|          2|    1|          2|
    |B_15_address1                  |  14|          3|   10|         30|
    |B_15_ce0                       |   9|          2|    1|          2|
    |B_15_ce1                       |  14|          3|    1|          3|
    |B_15_we1                       |   9|          2|    1|          2|
    |B_1_address1                   |  14|          3|   10|         30|
    |B_1_ce0                        |   9|          2|    1|          2|
    |B_1_ce1                        |  14|          3|    1|          3|
    |B_1_we1                        |   9|          2|    1|          2|
    |B_2_address1                   |  14|          3|   10|         30|
    |B_2_ce0                        |   9|          2|    1|          2|
    |B_2_ce1                        |  14|          3|    1|          3|
    |B_2_we1                        |   9|          2|    1|          2|
    |B_3_address1                   |  14|          3|   10|         30|
    |B_3_ce0                        |   9|          2|    1|          2|
    |B_3_ce1                        |  14|          3|    1|          3|
    |B_3_we1                        |   9|          2|    1|          2|
    |B_4_address1                   |  14|          3|   10|         30|
    |B_4_ce0                        |   9|          2|    1|          2|
    |B_4_ce1                        |  14|          3|    1|          3|
    |B_4_we1                        |   9|          2|    1|          2|
    |B_5_address1                   |  14|          3|   10|         30|
    |B_5_ce0                        |   9|          2|    1|          2|
    |B_5_ce1                        |  14|          3|    1|          3|
    |B_5_we1                        |   9|          2|    1|          2|
    |B_6_address1                   |  14|          3|   10|         30|
    |B_6_ce0                        |   9|          2|    1|          2|
    |B_6_ce1                        |  14|          3|    1|          3|
    |B_6_we1                        |   9|          2|    1|          2|
    |B_7_address1                   |  14|          3|   10|         30|
    |B_7_ce0                        |   9|          2|    1|          2|
    |B_7_ce1                        |  14|          3|    1|          3|
    |B_7_we1                        |   9|          2|    1|          2|
    |B_8_address1                   |  14|          3|   10|         30|
    |B_8_ce0                        |   9|          2|    1|          2|
    |B_8_ce1                        |  14|          3|    1|          3|
    |B_8_we1                        |   9|          2|    1|          2|
    |B_9_address1                   |  14|          3|   10|         30|
    |B_9_ce0                        |   9|          2|    1|          2|
    |B_9_ce1                        |  14|          3|    1|          3|
    |B_9_we1                        |   9|          2|    1|          2|
    |B_address1                     |  14|          3|   10|         30|
    |B_ce0                          |   9|          2|    1|          2|
    |B_ce1                          |  14|          3|    1|          3|
    |B_we1                          |   9|          2|    1|          2|
    |C_10_ce0                       |   9|          2|    1|          2|
    |C_10_ce1                       |   9|          2|    1|          2|
    |C_10_we1                       |   9|          2|    1|          2|
    |C_11_ce0                       |   9|          2|    1|          2|
    |C_11_ce1                       |   9|          2|    1|          2|
    |C_11_we1                       |   9|          2|    1|          2|
    |C_12_ce0                       |   9|          2|    1|          2|
    |C_12_ce1                       |   9|          2|    1|          2|
    |C_12_we1                       |   9|          2|    1|          2|
    |C_13_ce0                       |   9|          2|    1|          2|
    |C_13_ce1                       |   9|          2|    1|          2|
    |C_13_we1                       |   9|          2|    1|          2|
    |C_14_ce0                       |   9|          2|    1|          2|
    |C_14_ce1                       |   9|          2|    1|          2|
    |C_14_we1                       |   9|          2|    1|          2|
    |C_15_ce0                       |   9|          2|    1|          2|
    |C_15_ce1                       |   9|          2|    1|          2|
    |C_15_we1                       |   9|          2|    1|          2|
    |C_1_ce0                        |   9|          2|    1|          2|
    |C_1_ce1                        |   9|          2|    1|          2|
    |C_1_we1                        |   9|          2|    1|          2|
    |C_2_ce0                        |   9|          2|    1|          2|
    |C_2_ce1                        |   9|          2|    1|          2|
    |C_2_we1                        |   9|          2|    1|          2|
    |C_3_ce0                        |   9|          2|    1|          2|
    |C_3_ce1                        |   9|          2|    1|          2|
    |C_3_we1                        |   9|          2|    1|          2|
    |C_4_ce0                        |   9|          2|    1|          2|
    |C_4_ce1                        |   9|          2|    1|          2|
    |C_4_we1                        |   9|          2|    1|          2|
    |C_5_ce0                        |   9|          2|    1|          2|
    |C_5_ce1                        |   9|          2|    1|          2|
    |C_5_we1                        |   9|          2|    1|          2|
    |C_6_ce0                        |   9|          2|    1|          2|
    |C_6_ce1                        |   9|          2|    1|          2|
    |C_6_we1                        |   9|          2|    1|          2|
    |C_7_ce0                        |   9|          2|    1|          2|
    |C_7_ce1                        |   9|          2|    1|          2|
    |C_7_we1                        |   9|          2|    1|          2|
    |C_8_ce0                        |   9|          2|    1|          2|
    |C_8_ce1                        |   9|          2|    1|          2|
    |C_8_we1                        |   9|          2|    1|          2|
    |C_9_ce0                        |   9|          2|    1|          2|
    |C_9_ce1                        |   9|          2|    1|          2|
    |C_9_we1                        |   9|          2|    1|          2|
    |C_ce0                          |   9|          2|    1|          2|
    |C_ce1                          |   9|          2|    1|          2|
    |C_we1                          |   9|          2|    1|          2|
    |ap_NS_fsm                      |  65|         12|    1|         12|
    |stream_in_TREADY_int_regslice  |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1983|        431|  466|       1295|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  11|   0|   11|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  15|   0|   15|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|              control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|              control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           matmul_hls|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           matmul_hls|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           matmul_hls|  return value|
|stream_in_TDATA        |   in|   32|        axis|   stream_in_V_data_V|       pointer|
|stream_in_TVALID       |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TREADY       |  out|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TLAST        |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TKEEP        |   in|    4|        axis|   stream_in_V_keep_V|       pointer|
|stream_in_TSTRB        |   in|    4|        axis|   stream_in_V_strb_V|       pointer|
|stream_out_TDATA       |  out|   32|        axis|  stream_out_V_data_V|       pointer|
|stream_out_TVALID      |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TREADY      |   in|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TLAST       |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TKEEP       |  out|    4|        axis|  stream_out_V_keep_V|       pointer|
|stream_out_TSTRB       |  out|    4|        axis|  stream_out_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%A = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 12 'alloca' 'A' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%A_1 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 13 'alloca' 'A_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%A_2 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 14 'alloca' 'A_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%A_3 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 15 'alloca' 'A_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%A_4 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 16 'alloca' 'A_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%A_5 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 17 'alloca' 'A_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%A_6 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 18 'alloca' 'A_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%A_7 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 19 'alloca' 'A_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%A_8 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 20 'alloca' 'A_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%A_9 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 21 'alloca' 'A_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%A_10 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 22 'alloca' 'A_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%A_11 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 23 'alloca' 'A_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%A_12 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 24 'alloca' 'A_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%A_13 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 25 'alloca' 'A_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%A_14 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 26 'alloca' 'A_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%A_15 = alloca i64 1" [../matmul_hls.cpp:22]   --->   Operation 27 'alloca' 'A_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%B = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 28 'alloca' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%B_1 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 29 'alloca' 'B_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%B_2 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 30 'alloca' 'B_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%B_3 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 31 'alloca' 'B_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%B_4 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 32 'alloca' 'B_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%B_5 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 33 'alloca' 'B_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%B_6 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 34 'alloca' 'B_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%B_7 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 35 'alloca' 'B_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%B_8 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 36 'alloca' 'B_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%B_9 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 37 'alloca' 'B_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%B_10 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 38 'alloca' 'B_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%B_11 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 39 'alloca' 'B_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%B_12 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 40 'alloca' 'B_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%B_13 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 41 'alloca' 'B_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%B_14 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 42 'alloca' 'B_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%B_15 = alloca i64 1" [../matmul_hls.cpp:23]   --->   Operation 43 'alloca' 'B_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%C = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 44 'alloca' 'C' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%C_1 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 45 'alloca' 'C_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%C_2 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 46 'alloca' 'C_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%C_3 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 47 'alloca' 'C_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%C_4 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 48 'alloca' 'C_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%C_5 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 49 'alloca' 'C_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%C_6 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 50 'alloca' 'C_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%C_7 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 51 'alloca' 'C_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%C_8 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 52 'alloca' 'C_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%C_9 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 53 'alloca' 'C_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%C_10 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 54 'alloca' 'C_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%C_11 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 55 'alloca' 'C_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%C_12 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 56 'alloca' 'C_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%C_13 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 57 'alloca' 'C_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%C_14 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 58 'alloca' 'C_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%C_15 = alloca i64 1" [../matmul_hls.cpp:24]   --->   Operation 59 'alloca' 'C_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 61 [2/2] (0.51ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_13 = wait i32 @_ssdm_op_Wait"   --->   Operation 63 'wait' 'empty_13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.51>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.51ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 67 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %C, i32 %C_1, i32 %C_2, i32 %C_3, i32 %C_4, i32 %C_5, i32 %C_6, i32 %C_7, i32 %C_8, i32 %C_9, i32 %C_10, i32 %C_11, i32 %C_12, i32 %C_13, i32 %C_14, i32 %C_15"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %C, i32 %C_1, i32 %C_2, i32 %C_3, i32 %C_4, i32 %C_5, i32 %C_6, i32 %C_7, i32 %C_8, i32 %C_9, i32 %C_10, i32 %C_11, i32 %C_12, i32 %C_13, i32 %C_14, i32 %C_15"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, i32 %C, i32 %C_1, i32 %C_2, i32 %C_3, i32 %C_4, i32 %C_5, i32 %C_6, i32 %C_7, i32 %C_8, i32 %C_9, i32 %C_10, i32 %C_11, i32 %C_12, i32 %C_13, i32 %C_14, i32 %C_15, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 72 [1/2] (6.60ns)   --->   "%call_ln0 = call void @matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, i32 %C, i32 %C_1, i32 %C_2, i32 %C_3, i32 %C_4, i32 %C_5, i32 %C_6, i32 %C_7, i32 %C_8, i32 %C_9, i32 %C_10, i32 %C_11, i32 %C_12, i32 %C_13, i32 %C_14, i32 %C_15, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../matmul_hls.cpp:11]   --->   Operation 73 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_in_V_data_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in_V_keep_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in_V_strb_V"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_last_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_out_V_data_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_V_keep_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_V_strb_V"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_last_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_15, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 85 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_14, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 86 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_13, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 87 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_12, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 88 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_11, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 89 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_10, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 90 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_9, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 91 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_8, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 92 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_7, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 93 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_6, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 94 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_5, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 95 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_4, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 96 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_3, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 97 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_2, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 98 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 99 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:26]   --->   Operation 100 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_15, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 101 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_14, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 102 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_13, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 103 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_12, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 104 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_11, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 105 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_10, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 106 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_9, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 107 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_8, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 108 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_7, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 109 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_6, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 110 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_5, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 111 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_4, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 112 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_3, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 113 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_2, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 114 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 115 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:27]   --->   Operation 116 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_15, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 117 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_14, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 118 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_13, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 119 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_12, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 120 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_11, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 121 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_10, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 122 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_9, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 123 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_8, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 124 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_7, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 125 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_6, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 126 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_5, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 127 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_4, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 128 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_3, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 129 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_2, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 130 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_1, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 131 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C, i64 666, i64 22, i64 18446744073709551615" [../matmul_hls.cpp:28]   --->   Operation 132 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln35 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 0, i1 %stream_out_V_last_V, i1 0, i1 0, void @empty_6" [../matmul_hls.cpp:35]   --->   Operation 133 'specaxissidechannel' 'specaxissidechannel_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln35 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 0, i1 %stream_in_V_last_V, i1 0, i1 0, void @empty_0" [../matmul_hls.cpp:35]   --->   Operation 134 'specaxissidechannel' 'specaxissidechannel_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [../matmul_hls.cpp:75]   --->   Operation 135 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A                        (alloca             ) [ 001111111111]
A_1                      (alloca             ) [ 001111111111]
A_2                      (alloca             ) [ 001111111111]
A_3                      (alloca             ) [ 001111111111]
A_4                      (alloca             ) [ 001111111111]
A_5                      (alloca             ) [ 001111111111]
A_6                      (alloca             ) [ 001111111111]
A_7                      (alloca             ) [ 001111111111]
A_8                      (alloca             ) [ 001111111111]
A_9                      (alloca             ) [ 001111111111]
A_10                     (alloca             ) [ 001111111111]
A_11                     (alloca             ) [ 001111111111]
A_12                     (alloca             ) [ 001111111111]
A_13                     (alloca             ) [ 001111111111]
A_14                     (alloca             ) [ 001111111111]
A_15                     (alloca             ) [ 001111111111]
B                        (alloca             ) [ 001111111111]
B_1                      (alloca             ) [ 001111111111]
B_2                      (alloca             ) [ 001111111111]
B_3                      (alloca             ) [ 001111111111]
B_4                      (alloca             ) [ 001111111111]
B_5                      (alloca             ) [ 001111111111]
B_6                      (alloca             ) [ 001111111111]
B_7                      (alloca             ) [ 001111111111]
B_8                      (alloca             ) [ 001111111111]
B_9                      (alloca             ) [ 001111111111]
B_10                     (alloca             ) [ 001111111111]
B_11                     (alloca             ) [ 001111111111]
B_12                     (alloca             ) [ 001111111111]
B_13                     (alloca             ) [ 001111111111]
B_14                     (alloca             ) [ 001111111111]
B_15                     (alloca             ) [ 001111111111]
C                        (alloca             ) [ 001111111111]
C_1                      (alloca             ) [ 001111111111]
C_2                      (alloca             ) [ 001111111111]
C_3                      (alloca             ) [ 001111111111]
C_4                      (alloca             ) [ 001111111111]
C_5                      (alloca             ) [ 001111111111]
C_6                      (alloca             ) [ 001111111111]
C_7                      (alloca             ) [ 001111111111]
C_8                      (alloca             ) [ 001111111111]
C_9                      (alloca             ) [ 001111111111]
C_10                     (alloca             ) [ 001111111111]
C_11                     (alloca             ) [ 001111111111]
C_12                     (alloca             ) [ 001111111111]
C_13                     (alloca             ) [ 001111111111]
C_14                     (alloca             ) [ 001111111111]
C_15                     (alloca             ) [ 001111111111]
empty                    (wait               ) [ 000000000000]
call_ln0                 (call               ) [ 000000000000]
empty_13                 (wait               ) [ 000000000000]
empty_14                 (wait               ) [ 000000000000]
call_ln0                 (call               ) [ 000000000000]
empty_15                 (wait               ) [ 000000000000]
call_ln0                 (call               ) [ 000000000000]
empty_16                 (wait               ) [ 000000000000]
call_ln0                 (call               ) [ 000000000000]
spectopmodule_ln11       (spectopmodule      ) [ 000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln26         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln27         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specmemcore_ln28         (specmemcore        ) [ 000000000000]
specaxissidechannel_ln35 (specaxissidechannel) [ 000000000000]
specaxissidechannel_ln35 (specaxissidechannel) [ 000000000000]
ret_ln75                 (ret                ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="A_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="A_1_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_2_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_3_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_4_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_5_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="A_6_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_7_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_8_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_8/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_9_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_9/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_10_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_10/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_11_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_11/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_12_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_12/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_13_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_13/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_14_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_14/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A_15_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_15/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="B_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="B_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="B_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="B_4_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="B_5_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="B_6_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="B_7_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="B_8_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_8/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_9_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="B_10_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_10/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_11_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_12_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_12/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_13_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="B_14_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_14/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="B_15_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="C_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="C_1_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="C_2_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="C_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="C_4_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="C_5_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="C_6_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_6/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="C_7_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="C_8_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_8/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="C_9_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_9/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="C_10_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_10/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="C_11_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_11/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="C_12_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_12/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="C_13_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_13/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="C_14_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_14/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="C_15_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_15/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="17" bw="32" slack="0"/>
<pin id="279" dir="0" index="18" bw="4" slack="0"/>
<pin id="280" dir="0" index="19" bw="4" slack="0"/>
<pin id="281" dir="0" index="20" bw="1" slack="0"/>
<pin id="282" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="17" bw="32" slack="0"/>
<pin id="307" dir="0" index="18" bw="4" slack="0"/>
<pin id="308" dir="0" index="19" bw="4" slack="0"/>
<pin id="309" dir="0" index="20" bw="1" slack="0"/>
<pin id="310" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="366" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="17" bw="32" slack="0"/>
<pin id="387" dir="0" index="18" bw="4" slack="0"/>
<pin id="388" dir="0" index="19" bw="4" slack="0"/>
<pin id="389" dir="0" index="20" bw="1" slack="0"/>
<pin id="390" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="260" pin=17"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="260" pin=18"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="260" pin=19"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="260" pin=20"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="312"><net_src comp="0" pin="0"/><net_sink comp="288" pin=17"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="288" pin=18"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="288" pin=19"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="288" pin=20"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="392"><net_src comp="8" pin="0"/><net_sink comp="368" pin=17"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="368" pin=18"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="368" pin=19"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="368" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {9 10 }
	Port: stream_out_V_keep_V | {9 10 }
	Port: stream_out_V_strb_V | {9 10 }
	Port: stream_out_V_last_V | {9 10 }
 - Input state : 
	Port: matmul_hls : stream_in_V_data_V | {2 3 5 6 }
	Port: matmul_hls : stream_in_V_keep_V | {2 3 5 6 }
	Port: matmul_hls : stream_in_V_strb_V | {2 3 5 6 }
	Port: matmul_hls : stream_in_V_last_V | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260 |    0    |    0    |    72   |   101   |
|   call   | grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288 |    0    |    0    |    78   |   114   |
|          | grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316 |    96   | 264.107 |  16878  |  10064  |
|          | grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368 |    0    |  25.408 |   197   |   342   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    96   | 289.515 |  17225  |  10621  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    2   |    0   |    0   |
| A_1|    2   |    0   |    0   |
|A_10|    2   |    0   |    0   |
|A_11|    2   |    0   |    0   |
|A_12|    2   |    0   |    0   |
|A_13|    2   |    0   |    0   |
|A_14|    2   |    0   |    0   |
|A_15|    2   |    0   |    0   |
| A_2|    2   |    0   |    0   |
| A_3|    2   |    0   |    0   |
| A_4|    2   |    0   |    0   |
| A_5|    2   |    0   |    0   |
| A_6|    2   |    0   |    0   |
| A_7|    2   |    0   |    0   |
| A_8|    2   |    0   |    0   |
| A_9|    2   |    0   |    0   |
|  B |    2   |    0   |    0   |
| B_1|    2   |    0   |    0   |
|B_10|    2   |    0   |    0   |
|B_11|    2   |    0   |    0   |
|B_12|    2   |    0   |    0   |
|B_13|    2   |    0   |    0   |
|B_14|    2   |    0   |    0   |
|B_15|    2   |    0   |    0   |
| B_2|    2   |    0   |    0   |
| B_3|    2   |    0   |    0   |
| B_4|    2   |    0   |    0   |
| B_5|    2   |    0   |    0   |
| B_6|    2   |    0   |    0   |
| B_7|    2   |    0   |    0   |
| B_8|    2   |    0   |    0   |
| B_9|    2   |    0   |    0   |
|  C |    2   |    0   |    0   |
| C_1|    2   |    0   |    0   |
|C_10|    2   |    0   |    0   |
|C_11|    2   |    0   |    0   |
|C_12|    2   |    0   |    0   |
|C_13|    2   |    0   |    0   |
|C_14|    2   |    0   |    0   |
|C_15|    2   |    0   |    0   |
| C_2|    2   |    0   |    0   |
| C_3|    2   |    0   |    0   |
| C_4|    2   |    0   |    0   |
| C_5|    2   |    0   |    0   |
| C_6|    2   |    0   |    0   |
| C_7|    2   |    0   |    0   |
| C_8|    2   |    0   |    0   |
| C_9|    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|   96   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   96   |   289  |  17225 |  10621 |
|   Memory  |   96   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   96   |   96   |   289  |  17225 |  10621 |
+-----------+--------+--------+--------+--------+--------+
