
HC-10 BlueTooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d88  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404d88  00404d88  00014d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000087c  20400000  00404d90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001a0  2040087c  0040560c  0002087c  2**2
                  ALLOC
  4 .stack        00002004  20400a1c  004057ac  0002087c  2**0
                  ALLOC
  5 .heap         00000200  20402a20  004077b0  0002087c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002087c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208aa  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009a6b  00000000  00000000  00020903  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000015fa  00000000  00000000  0002a36e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006486  00000000  00000000  0002b968  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ac8  00000000  00000000  00031dee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009e8  00000000  00000000  000328b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001dc71  00000000  00000000  0003329e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a0a9  00000000  00000000  00050f0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008aaf8  00000000  00000000  0005afb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003a1c  00000000  00000000  000e5ab0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402a20 	.word	0x20402a20
  400004:	00401051 	.word	0x00401051
  400008:	00401101 	.word	0x00401101
  40000c:	00401101 	.word	0x00401101
  400010:	00401101 	.word	0x00401101
  400014:	00401101 	.word	0x00401101
  400018:	00401101 	.word	0x00401101
	...
  40002c:	00401101 	.word	0x00401101
  400030:	00401101 	.word	0x00401101
  400034:	00000000 	.word	0x00000000
  400038:	00401101 	.word	0x00401101
  40003c:	00401101 	.word	0x00401101
  400040:	00401101 	.word	0x00401101
  400044:	00401101 	.word	0x00401101
  400048:	00401101 	.word	0x00401101
  40004c:	00401101 	.word	0x00401101
  400050:	00401101 	.word	0x00401101
  400054:	00401101 	.word	0x00401101
  400058:	00401101 	.word	0x00401101
  40005c:	00401101 	.word	0x00401101
  400060:	00401101 	.word	0x00401101
  400064:	00000000 	.word	0x00000000
  400068:	00400879 	.word	0x00400879
  40006c:	00400891 	.word	0x00400891
  400070:	004008a9 	.word	0x004008a9
  400074:	00401a4d 	.word	0x00401a4d
  400078:	00401101 	.word	0x00401101
  40007c:	00401101 	.word	0x00401101
  400080:	004008c1 	.word	0x004008c1
  400084:	004008d9 	.word	0x004008d9
  400088:	00401101 	.word	0x00401101
  40008c:	00401101 	.word	0x00401101
  400090:	00401101 	.word	0x00401101
  400094:	00401101 	.word	0x00401101
  400098:	00401101 	.word	0x00401101
  40009c:	00401101 	.word	0x00401101
  4000a0:	00401101 	.word	0x00401101
  4000a4:	00401101 	.word	0x00401101
  4000a8:	00401101 	.word	0x00401101
  4000ac:	00401101 	.word	0x00401101
  4000b0:	00401101 	.word	0x00401101
  4000b4:	00401101 	.word	0x00401101
  4000b8:	00401101 	.word	0x00401101
  4000bc:	00401101 	.word	0x00401101
  4000c0:	00401101 	.word	0x00401101
  4000c4:	00401101 	.word	0x00401101
  4000c8:	00401101 	.word	0x00401101
  4000cc:	00401101 	.word	0x00401101
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401101 	.word	0x00401101
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401101 	.word	0x00401101
  4000e0:	00401101 	.word	0x00401101
  4000e4:	00401101 	.word	0x00401101
  4000e8:	00401101 	.word	0x00401101
  4000ec:	00401101 	.word	0x00401101
  4000f0:	00401101 	.word	0x00401101
  4000f4:	00401101 	.word	0x00401101
  4000f8:	00401101 	.word	0x00401101
  4000fc:	00401101 	.word	0x00401101
  400100:	00401101 	.word	0x00401101
  400104:	00401101 	.word	0x00401101
  400108:	00401101 	.word	0x00401101
  40010c:	00401101 	.word	0x00401101
  400110:	00401101 	.word	0x00401101
	...
  400120:	00401101 	.word	0x00401101
  400124:	00401101 	.word	0x00401101
  400128:	00401101 	.word	0x00401101
  40012c:	00401101 	.word	0x00401101
  400130:	00401101 	.word	0x00401101
  400134:	00000000 	.word	0x00000000
  400138:	00401101 	.word	0x00401101
  40013c:	00401101 	.word	0x00401101

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040087c 	.word	0x2040087c
  40015c:	00000000 	.word	0x00000000
  400160:	00404d90 	.word	0x00404d90

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400880 	.word	0x20400880
  400190:	00404d90 	.word	0x00404d90
  400194:	00404d90 	.word	0x00404d90
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	004009f1 	.word	0x004009f1
  40021c:	00400a5d 	.word	0x00400a5d
  400220:	00400acd 	.word	0x00400acd

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400a29 	.word	0x00400a29
  400290:	00400b45 	.word	0x00400b45

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400b61 	.word	0x00400b61
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400b7d 	.word	0x00400b7d
  400408:	00400b99 	.word	0x00400b99

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401275 	.word	0x00401275
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	004008f1 	.word	0x004008f1
  40050c:	0040096d 	.word	0x0040096d
  400510:	00401109 	.word	0x00401109
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	20400944 	.word	0x20400944
  400568:	2040094c 	.word	0x2040094c

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	20400948 	.word	0x20400948
  4005d4:	2040094c 	.word	0x2040094c

004005d8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d8:	b480      	push	{r7}
  4005da:	b085      	sub	sp, #20
  4005dc:	af00      	add	r7, sp, #0
  4005de:	60f8      	str	r0, [r7, #12]
  4005e0:	60b9      	str	r1, [r7, #8]
  4005e2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d003      	beq.n	4005f2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4005f0:	e002      	b.n	4005f8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f2:	68fb      	ldr	r3, [r7, #12]
  4005f4:	68ba      	ldr	r2, [r7, #8]
  4005f6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f8:	bf00      	nop
  4005fa:	3714      	adds	r7, #20
  4005fc:	46bd      	mov	sp, r7
  4005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400602:	4770      	bx	lr

00400604 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400604:	b480      	push	{r7}
  400606:	b087      	sub	sp, #28
  400608:	af00      	add	r7, sp, #0
  40060a:	60f8      	str	r0, [r7, #12]
  40060c:	60b9      	str	r1, [r7, #8]
  40060e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400610:	68fb      	ldr	r3, [r7, #12]
  400612:	687a      	ldr	r2, [r7, #4]
  400614:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400616:	68bb      	ldr	r3, [r7, #8]
  400618:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40061c:	d04a      	beq.n	4006b4 <pio_set_peripheral+0xb0>
  40061e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400622:	d808      	bhi.n	400636 <pio_set_peripheral+0x32>
  400624:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400628:	d016      	beq.n	400658 <pio_set_peripheral+0x54>
  40062a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40062e:	d02c      	beq.n	40068a <pio_set_peripheral+0x86>
  400630:	2b00      	cmp	r3, #0
  400632:	d069      	beq.n	400708 <pio_set_peripheral+0x104>
  400634:	e064      	b.n	400700 <pio_set_peripheral+0xfc>
  400636:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40063a:	d065      	beq.n	400708 <pio_set_peripheral+0x104>
  40063c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400640:	d803      	bhi.n	40064a <pio_set_peripheral+0x46>
  400642:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400646:	d04a      	beq.n	4006de <pio_set_peripheral+0xda>
  400648:	e05a      	b.n	400700 <pio_set_peripheral+0xfc>
  40064a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40064e:	d05b      	beq.n	400708 <pio_set_peripheral+0x104>
  400650:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400654:	d058      	beq.n	400708 <pio_set_peripheral+0x104>
  400656:	e053      	b.n	400700 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400658:	68fb      	ldr	r3, [r7, #12]
  40065a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40065c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40065e:	68fb      	ldr	r3, [r7, #12]
  400660:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400662:	687b      	ldr	r3, [r7, #4]
  400664:	43d9      	mvns	r1, r3
  400666:	697b      	ldr	r3, [r7, #20]
  400668:	400b      	ands	r3, r1
  40066a:	401a      	ands	r2, r3
  40066c:	68fb      	ldr	r3, [r7, #12]
  40066e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400670:	68fb      	ldr	r3, [r7, #12]
  400672:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400674:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40067a:	687b      	ldr	r3, [r7, #4]
  40067c:	43d9      	mvns	r1, r3
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	400b      	ands	r3, r1
  400682:	401a      	ands	r2, r3
  400684:	68fb      	ldr	r3, [r7, #12]
  400686:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400688:	e03a      	b.n	400700 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40068a:	68fb      	ldr	r3, [r7, #12]
  40068c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40068e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400690:	687a      	ldr	r2, [r7, #4]
  400692:	697b      	ldr	r3, [r7, #20]
  400694:	431a      	orrs	r2, r3
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40069a:	68fb      	ldr	r3, [r7, #12]
  40069c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40069e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006a4:	687b      	ldr	r3, [r7, #4]
  4006a6:	43d9      	mvns	r1, r3
  4006a8:	697b      	ldr	r3, [r7, #20]
  4006aa:	400b      	ands	r3, r1
  4006ac:	401a      	ands	r2, r3
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006b2:	e025      	b.n	400700 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006b4:	68fb      	ldr	r3, [r7, #12]
  4006b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006b8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006be:	687b      	ldr	r3, [r7, #4]
  4006c0:	43d9      	mvns	r1, r3
  4006c2:	697b      	ldr	r3, [r7, #20]
  4006c4:	400b      	ands	r3, r1
  4006c6:	401a      	ands	r2, r3
  4006c8:	68fb      	ldr	r3, [r7, #12]
  4006ca:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006cc:	68fb      	ldr	r3, [r7, #12]
  4006ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006d0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4006d2:	687a      	ldr	r2, [r7, #4]
  4006d4:	697b      	ldr	r3, [r7, #20]
  4006d6:	431a      	orrs	r2, r3
  4006d8:	68fb      	ldr	r3, [r7, #12]
  4006da:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006dc:	e010      	b.n	400700 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006e2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006e4:	687a      	ldr	r2, [r7, #4]
  4006e6:	697b      	ldr	r3, [r7, #20]
  4006e8:	431a      	orrs	r2, r3
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006ee:	68fb      	ldr	r3, [r7, #12]
  4006f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4006f4:	687a      	ldr	r2, [r7, #4]
  4006f6:	697b      	ldr	r3, [r7, #20]
  4006f8:	431a      	orrs	r2, r3
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006fe:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	687a      	ldr	r2, [r7, #4]
  400704:	605a      	str	r2, [r3, #4]
  400706:	e000      	b.n	40070a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400708:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40070a:	371c      	adds	r7, #28
  40070c:	46bd      	mov	sp, r7
  40070e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400712:	4770      	bx	lr

00400714 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400714:	b580      	push	{r7, lr}
  400716:	b084      	sub	sp, #16
  400718:	af00      	add	r7, sp, #0
  40071a:	60f8      	str	r0, [r7, #12]
  40071c:	60b9      	str	r1, [r7, #8]
  40071e:	607a      	str	r2, [r7, #4]
  400720:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400722:	68b9      	ldr	r1, [r7, #8]
  400724:	68f8      	ldr	r0, [r7, #12]
  400726:	4b12      	ldr	r3, [pc, #72]	; (400770 <pio_set_output+0x5c>)
  400728:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40072a:	69ba      	ldr	r2, [r7, #24]
  40072c:	68b9      	ldr	r1, [r7, #8]
  40072e:	68f8      	ldr	r0, [r7, #12]
  400730:	4b10      	ldr	r3, [pc, #64]	; (400774 <pio_set_output+0x60>)
  400732:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400734:	683b      	ldr	r3, [r7, #0]
  400736:	2b00      	cmp	r3, #0
  400738:	d003      	beq.n	400742 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	68ba      	ldr	r2, [r7, #8]
  40073e:	651a      	str	r2, [r3, #80]	; 0x50
  400740:	e002      	b.n	400748 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400748:	687b      	ldr	r3, [r7, #4]
  40074a:	2b00      	cmp	r3, #0
  40074c:	d003      	beq.n	400756 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	68ba      	ldr	r2, [r7, #8]
  400752:	631a      	str	r2, [r3, #48]	; 0x30
  400754:	e002      	b.n	40075c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40075c:	68fb      	ldr	r3, [r7, #12]
  40075e:	68ba      	ldr	r2, [r7, #8]
  400760:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400762:	68fb      	ldr	r3, [r7, #12]
  400764:	68ba      	ldr	r2, [r7, #8]
  400766:	601a      	str	r2, [r3, #0]
}
  400768:	bf00      	nop
  40076a:	3710      	adds	r7, #16
  40076c:	46bd      	mov	sp, r7
  40076e:	bd80      	pop	{r7, pc}
  400770:	00400779 	.word	0x00400779
  400774:	004005d9 	.word	0x004005d9

00400778 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400778:	b480      	push	{r7}
  40077a:	b083      	sub	sp, #12
  40077c:	af00      	add	r7, sp, #0
  40077e:	6078      	str	r0, [r7, #4]
  400780:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400782:	687b      	ldr	r3, [r7, #4]
  400784:	683a      	ldr	r2, [r7, #0]
  400786:	645a      	str	r2, [r3, #68]	; 0x44
}
  400788:	bf00      	nop
  40078a:	370c      	adds	r7, #12
  40078c:	46bd      	mov	sp, r7
  40078e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400792:	4770      	bx	lr

00400794 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400794:	b480      	push	{r7}
  400796:	b083      	sub	sp, #12
  400798:	af00      	add	r7, sp, #0
  40079a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4007a0:	4618      	mov	r0, r3
  4007a2:	370c      	adds	r7, #12
  4007a4:	46bd      	mov	sp, r7
  4007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007aa:	4770      	bx	lr

004007ac <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4007ac:	b480      	push	{r7}
  4007ae:	b083      	sub	sp, #12
  4007b0:	af00      	add	r7, sp, #0
  4007b2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4007b4:	687b      	ldr	r3, [r7, #4]
  4007b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4007b8:	4618      	mov	r0, r3
  4007ba:	370c      	adds	r7, #12
  4007bc:	46bd      	mov	sp, r7
  4007be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007c2:	4770      	bx	lr

004007c4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4007c4:	b580      	push	{r7, lr}
  4007c6:	b084      	sub	sp, #16
  4007c8:	af00      	add	r7, sp, #0
  4007ca:	6078      	str	r0, [r7, #4]
  4007cc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4007ce:	6878      	ldr	r0, [r7, #4]
  4007d0:	4b26      	ldr	r3, [pc, #152]	; (40086c <pio_handler_process+0xa8>)
  4007d2:	4798      	blx	r3
  4007d4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4007d6:	6878      	ldr	r0, [r7, #4]
  4007d8:	4b25      	ldr	r3, [pc, #148]	; (400870 <pio_handler_process+0xac>)
  4007da:	4798      	blx	r3
  4007dc:	4602      	mov	r2, r0
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	4013      	ands	r3, r2
  4007e2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4007e4:	68fb      	ldr	r3, [r7, #12]
  4007e6:	2b00      	cmp	r3, #0
  4007e8:	d03c      	beq.n	400864 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4007ea:	2300      	movs	r3, #0
  4007ec:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4007ee:	e034      	b.n	40085a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4007f0:	4a20      	ldr	r2, [pc, #128]	; (400874 <pio_handler_process+0xb0>)
  4007f2:	68bb      	ldr	r3, [r7, #8]
  4007f4:	011b      	lsls	r3, r3, #4
  4007f6:	4413      	add	r3, r2
  4007f8:	681a      	ldr	r2, [r3, #0]
  4007fa:	683b      	ldr	r3, [r7, #0]
  4007fc:	429a      	cmp	r2, r3
  4007fe:	d126      	bne.n	40084e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400800:	4a1c      	ldr	r2, [pc, #112]	; (400874 <pio_handler_process+0xb0>)
  400802:	68bb      	ldr	r3, [r7, #8]
  400804:	011b      	lsls	r3, r3, #4
  400806:	4413      	add	r3, r2
  400808:	3304      	adds	r3, #4
  40080a:	681a      	ldr	r2, [r3, #0]
  40080c:	68fb      	ldr	r3, [r7, #12]
  40080e:	4013      	ands	r3, r2
  400810:	2b00      	cmp	r3, #0
  400812:	d01c      	beq.n	40084e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400814:	4a17      	ldr	r2, [pc, #92]	; (400874 <pio_handler_process+0xb0>)
  400816:	68bb      	ldr	r3, [r7, #8]
  400818:	011b      	lsls	r3, r3, #4
  40081a:	4413      	add	r3, r2
  40081c:	330c      	adds	r3, #12
  40081e:	681b      	ldr	r3, [r3, #0]
  400820:	4914      	ldr	r1, [pc, #80]	; (400874 <pio_handler_process+0xb0>)
  400822:	68ba      	ldr	r2, [r7, #8]
  400824:	0112      	lsls	r2, r2, #4
  400826:	440a      	add	r2, r1
  400828:	6810      	ldr	r0, [r2, #0]
  40082a:	4912      	ldr	r1, [pc, #72]	; (400874 <pio_handler_process+0xb0>)
  40082c:	68ba      	ldr	r2, [r7, #8]
  40082e:	0112      	lsls	r2, r2, #4
  400830:	440a      	add	r2, r1
  400832:	3204      	adds	r2, #4
  400834:	6812      	ldr	r2, [r2, #0]
  400836:	4611      	mov	r1, r2
  400838:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40083a:	4a0e      	ldr	r2, [pc, #56]	; (400874 <pio_handler_process+0xb0>)
  40083c:	68bb      	ldr	r3, [r7, #8]
  40083e:	011b      	lsls	r3, r3, #4
  400840:	4413      	add	r3, r2
  400842:	3304      	adds	r3, #4
  400844:	681b      	ldr	r3, [r3, #0]
  400846:	43db      	mvns	r3, r3
  400848:	68fa      	ldr	r2, [r7, #12]
  40084a:	4013      	ands	r3, r2
  40084c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40084e:	68bb      	ldr	r3, [r7, #8]
  400850:	3301      	adds	r3, #1
  400852:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400854:	68bb      	ldr	r3, [r7, #8]
  400856:	2b06      	cmp	r3, #6
  400858:	d803      	bhi.n	400862 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40085a:	68fb      	ldr	r3, [r7, #12]
  40085c:	2b00      	cmp	r3, #0
  40085e:	d1c7      	bne.n	4007f0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400860:	e000      	b.n	400864 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400862:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400864:	bf00      	nop
  400866:	3710      	adds	r7, #16
  400868:	46bd      	mov	sp, r7
  40086a:	bd80      	pop	{r7, pc}
  40086c:	00400795 	.word	0x00400795
  400870:	004007ad 	.word	0x004007ad
  400874:	20400898 	.word	0x20400898

00400878 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400878:	b580      	push	{r7, lr}
  40087a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40087c:	210a      	movs	r1, #10
  40087e:	4802      	ldr	r0, [pc, #8]	; (400888 <PIOA_Handler+0x10>)
  400880:	4b02      	ldr	r3, [pc, #8]	; (40088c <PIOA_Handler+0x14>)
  400882:	4798      	blx	r3
}
  400884:	bf00      	nop
  400886:	bd80      	pop	{r7, pc}
  400888:	400e0e00 	.word	0x400e0e00
  40088c:	004007c5 	.word	0x004007c5

00400890 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400890:	b580      	push	{r7, lr}
  400892:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400894:	210b      	movs	r1, #11
  400896:	4802      	ldr	r0, [pc, #8]	; (4008a0 <PIOB_Handler+0x10>)
  400898:	4b02      	ldr	r3, [pc, #8]	; (4008a4 <PIOB_Handler+0x14>)
  40089a:	4798      	blx	r3
}
  40089c:	bf00      	nop
  40089e:	bd80      	pop	{r7, pc}
  4008a0:	400e1000 	.word	0x400e1000
  4008a4:	004007c5 	.word	0x004007c5

004008a8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4008a8:	b580      	push	{r7, lr}
  4008aa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4008ac:	210c      	movs	r1, #12
  4008ae:	4802      	ldr	r0, [pc, #8]	; (4008b8 <PIOC_Handler+0x10>)
  4008b0:	4b02      	ldr	r3, [pc, #8]	; (4008bc <PIOC_Handler+0x14>)
  4008b2:	4798      	blx	r3
}
  4008b4:	bf00      	nop
  4008b6:	bd80      	pop	{r7, pc}
  4008b8:	400e1200 	.word	0x400e1200
  4008bc:	004007c5 	.word	0x004007c5

004008c0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4008c0:	b580      	push	{r7, lr}
  4008c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4008c4:	2110      	movs	r1, #16
  4008c6:	4802      	ldr	r0, [pc, #8]	; (4008d0 <PIOD_Handler+0x10>)
  4008c8:	4b02      	ldr	r3, [pc, #8]	; (4008d4 <PIOD_Handler+0x14>)
  4008ca:	4798      	blx	r3
}
  4008cc:	bf00      	nop
  4008ce:	bd80      	pop	{r7, pc}
  4008d0:	400e1400 	.word	0x400e1400
  4008d4:	004007c5 	.word	0x004007c5

004008d8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4008d8:	b580      	push	{r7, lr}
  4008da:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4008dc:	2111      	movs	r1, #17
  4008de:	4802      	ldr	r0, [pc, #8]	; (4008e8 <PIOE_Handler+0x10>)
  4008e0:	4b02      	ldr	r3, [pc, #8]	; (4008ec <PIOE_Handler+0x14>)
  4008e2:	4798      	blx	r3
}
  4008e4:	bf00      	nop
  4008e6:	bd80      	pop	{r7, pc}
  4008e8:	400e1600 	.word	0x400e1600
  4008ec:	004007c5 	.word	0x004007c5

004008f0 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4008f0:	b480      	push	{r7}
  4008f2:	b083      	sub	sp, #12
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	3b01      	subs	r3, #1
  4008fc:	2b03      	cmp	r3, #3
  4008fe:	d81a      	bhi.n	400936 <pmc_mck_set_division+0x46>
  400900:	a201      	add	r2, pc, #4	; (adr r2, 400908 <pmc_mck_set_division+0x18>)
  400902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400906:	bf00      	nop
  400908:	00400919 	.word	0x00400919
  40090c:	0040091f 	.word	0x0040091f
  400910:	00400927 	.word	0x00400927
  400914:	0040092f 	.word	0x0040092f
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400918:	2300      	movs	r3, #0
  40091a:	607b      	str	r3, [r7, #4]
			break;
  40091c:	e00e      	b.n	40093c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40091e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400922:	607b      	str	r3, [r7, #4]
			break;
  400924:	e00a      	b.n	40093c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400926:	f44f 7340 	mov.w	r3, #768	; 0x300
  40092a:	607b      	str	r3, [r7, #4]
			break;
  40092c:	e006      	b.n	40093c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40092e:	f44f 7300 	mov.w	r3, #512	; 0x200
  400932:	607b      	str	r3, [r7, #4]
			break;
  400934:	e002      	b.n	40093c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400936:	2300      	movs	r3, #0
  400938:	607b      	str	r3, [r7, #4]
			break;
  40093a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  40093c:	490a      	ldr	r1, [pc, #40]	; (400968 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40093e:	4b0a      	ldr	r3, [pc, #40]	; (400968 <pmc_mck_set_division+0x78>)
  400940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400942:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400946:	687b      	ldr	r3, [r7, #4]
  400948:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40094a:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40094c:	bf00      	nop
  40094e:	4b06      	ldr	r3, [pc, #24]	; (400968 <pmc_mck_set_division+0x78>)
  400950:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400952:	f003 0308 	and.w	r3, r3, #8
  400956:	2b00      	cmp	r3, #0
  400958:	d0f9      	beq.n	40094e <pmc_mck_set_division+0x5e>
}
  40095a:	bf00      	nop
  40095c:	370c      	adds	r7, #12
  40095e:	46bd      	mov	sp, r7
  400960:	f85d 7b04 	ldr.w	r7, [sp], #4
  400964:	4770      	bx	lr
  400966:	bf00      	nop
  400968:	400e0600 	.word	0x400e0600

0040096c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40096c:	b480      	push	{r7}
  40096e:	b085      	sub	sp, #20
  400970:	af00      	add	r7, sp, #0
  400972:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400974:	491d      	ldr	r1, [pc, #116]	; (4009ec <pmc_switch_mck_to_pllack+0x80>)
  400976:	4b1d      	ldr	r3, [pc, #116]	; (4009ec <pmc_switch_mck_to_pllack+0x80>)
  400978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40097a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40097e:	687b      	ldr	r3, [r7, #4]
  400980:	4313      	orrs	r3, r2
  400982:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400988:	60fb      	str	r3, [r7, #12]
  40098a:	e007      	b.n	40099c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40098c:	68fb      	ldr	r3, [r7, #12]
  40098e:	2b00      	cmp	r3, #0
  400990:	d101      	bne.n	400996 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400992:	2301      	movs	r3, #1
  400994:	e023      	b.n	4009de <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400996:	68fb      	ldr	r3, [r7, #12]
  400998:	3b01      	subs	r3, #1
  40099a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40099c:	4b13      	ldr	r3, [pc, #76]	; (4009ec <pmc_switch_mck_to_pllack+0x80>)
  40099e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009a0:	f003 0308 	and.w	r3, r3, #8
  4009a4:	2b00      	cmp	r3, #0
  4009a6:	d0f1      	beq.n	40098c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4009a8:	4a10      	ldr	r2, [pc, #64]	; (4009ec <pmc_switch_mck_to_pllack+0x80>)
  4009aa:	4b10      	ldr	r3, [pc, #64]	; (4009ec <pmc_switch_mck_to_pllack+0x80>)
  4009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009ae:	f023 0303 	bic.w	r3, r3, #3
  4009b2:	f043 0302 	orr.w	r3, r3, #2
  4009b6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4009bc:	60fb      	str	r3, [r7, #12]
  4009be:	e007      	b.n	4009d0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009c0:	68fb      	ldr	r3, [r7, #12]
  4009c2:	2b00      	cmp	r3, #0
  4009c4:	d101      	bne.n	4009ca <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4009c6:	2301      	movs	r3, #1
  4009c8:	e009      	b.n	4009de <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4009ca:	68fb      	ldr	r3, [r7, #12]
  4009cc:	3b01      	subs	r3, #1
  4009ce:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009d0:	4b06      	ldr	r3, [pc, #24]	; (4009ec <pmc_switch_mck_to_pllack+0x80>)
  4009d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009d4:	f003 0308 	and.w	r3, r3, #8
  4009d8:	2b00      	cmp	r3, #0
  4009da:	d0f1      	beq.n	4009c0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4009dc:	2300      	movs	r3, #0
}
  4009de:	4618      	mov	r0, r3
  4009e0:	3714      	adds	r7, #20
  4009e2:	46bd      	mov	sp, r7
  4009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009e8:	4770      	bx	lr
  4009ea:	bf00      	nop
  4009ec:	400e0600 	.word	0x400e0600

004009f0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4009f0:	b480      	push	{r7}
  4009f2:	b083      	sub	sp, #12
  4009f4:	af00      	add	r7, sp, #0
  4009f6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4009f8:	687b      	ldr	r3, [r7, #4]
  4009fa:	2b01      	cmp	r3, #1
  4009fc:	d105      	bne.n	400a0a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4009fe:	4907      	ldr	r1, [pc, #28]	; (400a1c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a00:	4b06      	ldr	r3, [pc, #24]	; (400a1c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a02:	689a      	ldr	r2, [r3, #8]
  400a04:	4b06      	ldr	r3, [pc, #24]	; (400a20 <pmc_switch_sclk_to_32kxtal+0x30>)
  400a06:	4313      	orrs	r3, r2
  400a08:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400a0a:	4b04      	ldr	r3, [pc, #16]	; (400a1c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a0c:	4a05      	ldr	r2, [pc, #20]	; (400a24 <pmc_switch_sclk_to_32kxtal+0x34>)
  400a0e:	601a      	str	r2, [r3, #0]
}
  400a10:	bf00      	nop
  400a12:	370c      	adds	r7, #12
  400a14:	46bd      	mov	sp, r7
  400a16:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a1a:	4770      	bx	lr
  400a1c:	400e1810 	.word	0x400e1810
  400a20:	a5100000 	.word	0xa5100000
  400a24:	a5000008 	.word	0xa5000008

00400a28 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400a28:	b480      	push	{r7}
  400a2a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400a2c:	4b09      	ldr	r3, [pc, #36]	; (400a54 <pmc_osc_is_ready_32kxtal+0x2c>)
  400a2e:	695b      	ldr	r3, [r3, #20]
  400a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400a34:	2b00      	cmp	r3, #0
  400a36:	d007      	beq.n	400a48 <pmc_osc_is_ready_32kxtal+0x20>
  400a38:	4b07      	ldr	r3, [pc, #28]	; (400a58 <pmc_osc_is_ready_32kxtal+0x30>)
  400a3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400a40:	2b00      	cmp	r3, #0
  400a42:	d001      	beq.n	400a48 <pmc_osc_is_ready_32kxtal+0x20>
  400a44:	2301      	movs	r3, #1
  400a46:	e000      	b.n	400a4a <pmc_osc_is_ready_32kxtal+0x22>
  400a48:	2300      	movs	r3, #0
}
  400a4a:	4618      	mov	r0, r3
  400a4c:	46bd      	mov	sp, r7
  400a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a52:	4770      	bx	lr
  400a54:	400e1810 	.word	0x400e1810
  400a58:	400e0600 	.word	0x400e0600

00400a5c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400a5c:	b480      	push	{r7}
  400a5e:	b083      	sub	sp, #12
  400a60:	af00      	add	r7, sp, #0
  400a62:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400a64:	4915      	ldr	r1, [pc, #84]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400a66:	4b15      	ldr	r3, [pc, #84]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400a68:	6a1a      	ldr	r2, [r3, #32]
  400a6a:	4b15      	ldr	r3, [pc, #84]	; (400ac0 <pmc_switch_mainck_to_fastrc+0x64>)
  400a6c:	4313      	orrs	r3, r2
  400a6e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400a70:	bf00      	nop
  400a72:	4b12      	ldr	r3, [pc, #72]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400a74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400a7a:	2b00      	cmp	r3, #0
  400a7c:	d0f9      	beq.n	400a72 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400a7e:	490f      	ldr	r1, [pc, #60]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400a80:	4b0e      	ldr	r3, [pc, #56]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400a82:	6a1a      	ldr	r2, [r3, #32]
  400a84:	4b0f      	ldr	r3, [pc, #60]	; (400ac4 <pmc_switch_mainck_to_fastrc+0x68>)
  400a86:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400a88:	687a      	ldr	r2, [r7, #4]
  400a8a:	4313      	orrs	r3, r2
  400a8c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400a90:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400a92:	bf00      	nop
  400a94:	4b09      	ldr	r3, [pc, #36]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400a96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400a9c:	2b00      	cmp	r3, #0
  400a9e:	d0f9      	beq.n	400a94 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400aa0:	4906      	ldr	r1, [pc, #24]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400aa2:	4b06      	ldr	r3, [pc, #24]	; (400abc <pmc_switch_mainck_to_fastrc+0x60>)
  400aa4:	6a1a      	ldr	r2, [r3, #32]
  400aa6:	4b08      	ldr	r3, [pc, #32]	; (400ac8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400aa8:	4013      	ands	r3, r2
  400aaa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400aae:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400ab0:	bf00      	nop
  400ab2:	370c      	adds	r7, #12
  400ab4:	46bd      	mov	sp, r7
  400ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aba:	4770      	bx	lr
  400abc:	400e0600 	.word	0x400e0600
  400ac0:	00370008 	.word	0x00370008
  400ac4:	ffc8ff8f 	.word	0xffc8ff8f
  400ac8:	fec8ffff 	.word	0xfec8ffff

00400acc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400acc:	b480      	push	{r7}
  400ace:	b083      	sub	sp, #12
  400ad0:	af00      	add	r7, sp, #0
  400ad2:	6078      	str	r0, [r7, #4]
  400ad4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	2b00      	cmp	r3, #0
  400ada:	d008      	beq.n	400aee <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400adc:	4913      	ldr	r1, [pc, #76]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400ade:	4b13      	ldr	r3, [pc, #76]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400ae0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ae2:	4a13      	ldr	r2, [pc, #76]	; (400b30 <pmc_switch_mainck_to_xtal+0x64>)
  400ae4:	401a      	ands	r2, r3
  400ae6:	4b13      	ldr	r3, [pc, #76]	; (400b34 <pmc_switch_mainck_to_xtal+0x68>)
  400ae8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400aea:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400aec:	e018      	b.n	400b20 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400aee:	490f      	ldr	r1, [pc, #60]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400af0:	4b0e      	ldr	r3, [pc, #56]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400af2:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400af4:	4b10      	ldr	r3, [pc, #64]	; (400b38 <pmc_switch_mainck_to_xtal+0x6c>)
  400af6:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400af8:	683a      	ldr	r2, [r7, #0]
  400afa:	0212      	lsls	r2, r2, #8
  400afc:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400afe:	431a      	orrs	r2, r3
  400b00:	4b0e      	ldr	r3, [pc, #56]	; (400b3c <pmc_switch_mainck_to_xtal+0x70>)
  400b02:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b04:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b06:	bf00      	nop
  400b08:	4b08      	ldr	r3, [pc, #32]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400b0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b0c:	f003 0301 	and.w	r3, r3, #1
  400b10:	2b00      	cmp	r3, #0
  400b12:	d0f9      	beq.n	400b08 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b14:	4905      	ldr	r1, [pc, #20]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400b16:	4b05      	ldr	r3, [pc, #20]	; (400b2c <pmc_switch_mainck_to_xtal+0x60>)
  400b18:	6a1a      	ldr	r2, [r3, #32]
  400b1a:	4b09      	ldr	r3, [pc, #36]	; (400b40 <pmc_switch_mainck_to_xtal+0x74>)
  400b1c:	4313      	orrs	r3, r2
  400b1e:	620b      	str	r3, [r1, #32]
	}
}
  400b20:	bf00      	nop
  400b22:	370c      	adds	r7, #12
  400b24:	46bd      	mov	sp, r7
  400b26:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b2a:	4770      	bx	lr
  400b2c:	400e0600 	.word	0x400e0600
  400b30:	fec8fffc 	.word	0xfec8fffc
  400b34:	01370002 	.word	0x01370002
  400b38:	ffc8fffc 	.word	0xffc8fffc
  400b3c:	00370001 	.word	0x00370001
  400b40:	01370000 	.word	0x01370000

00400b44 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400b44:	b480      	push	{r7}
  400b46:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b48:	4b04      	ldr	r3, [pc, #16]	; (400b5c <pmc_osc_is_ready_mainck+0x18>)
  400b4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400b50:	4618      	mov	r0, r3
  400b52:	46bd      	mov	sp, r7
  400b54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b58:	4770      	bx	lr
  400b5a:	bf00      	nop
  400b5c:	400e0600 	.word	0x400e0600

00400b60 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400b60:	b480      	push	{r7}
  400b62:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400b64:	4b04      	ldr	r3, [pc, #16]	; (400b78 <pmc_disable_pllack+0x18>)
  400b66:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400b6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400b6c:	bf00      	nop
  400b6e:	46bd      	mov	sp, r7
  400b70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b74:	4770      	bx	lr
  400b76:	bf00      	nop
  400b78:	400e0600 	.word	0x400e0600

00400b7c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400b7c:	b480      	push	{r7}
  400b7e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400b80:	4b04      	ldr	r3, [pc, #16]	; (400b94 <pmc_is_locked_pllack+0x18>)
  400b82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b84:	f003 0302 	and.w	r3, r3, #2
}
  400b88:	4618      	mov	r0, r3
  400b8a:	46bd      	mov	sp, r7
  400b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b90:	4770      	bx	lr
  400b92:	bf00      	nop
  400b94:	400e0600 	.word	0x400e0600

00400b98 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400b98:	b480      	push	{r7}
  400b9a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400b9c:	4b04      	ldr	r3, [pc, #16]	; (400bb0 <pmc_is_locked_upll+0x18>)
  400b9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400ba4:	4618      	mov	r0, r3
  400ba6:	46bd      	mov	sp, r7
  400ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bac:	4770      	bx	lr
  400bae:	bf00      	nop
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400bbc:	687b      	ldr	r3, [r7, #4]
  400bbe:	2b3f      	cmp	r3, #63	; 0x3f
  400bc0:	d901      	bls.n	400bc6 <pmc_enable_periph_clk+0x12>
		return 1;
  400bc2:	2301      	movs	r3, #1
  400bc4:	e02f      	b.n	400c26 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400bc6:	687b      	ldr	r3, [r7, #4]
  400bc8:	2b1f      	cmp	r3, #31
  400bca:	d813      	bhi.n	400bf4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400bcc:	4b19      	ldr	r3, [pc, #100]	; (400c34 <pmc_enable_periph_clk+0x80>)
  400bce:	699a      	ldr	r2, [r3, #24]
  400bd0:	2101      	movs	r1, #1
  400bd2:	687b      	ldr	r3, [r7, #4]
  400bd4:	fa01 f303 	lsl.w	r3, r1, r3
  400bd8:	401a      	ands	r2, r3
  400bda:	2101      	movs	r1, #1
  400bdc:	687b      	ldr	r3, [r7, #4]
  400bde:	fa01 f303 	lsl.w	r3, r1, r3
  400be2:	429a      	cmp	r2, r3
  400be4:	d01e      	beq.n	400c24 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400be6:	4a13      	ldr	r2, [pc, #76]	; (400c34 <pmc_enable_periph_clk+0x80>)
  400be8:	2101      	movs	r1, #1
  400bea:	687b      	ldr	r3, [r7, #4]
  400bec:	fa01 f303 	lsl.w	r3, r1, r3
  400bf0:	6113      	str	r3, [r2, #16]
  400bf2:	e017      	b.n	400c24 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400bf4:	687b      	ldr	r3, [r7, #4]
  400bf6:	3b20      	subs	r3, #32
  400bf8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400bfa:	4b0e      	ldr	r3, [pc, #56]	; (400c34 <pmc_enable_periph_clk+0x80>)
  400bfc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c00:	2101      	movs	r1, #1
  400c02:	687b      	ldr	r3, [r7, #4]
  400c04:	fa01 f303 	lsl.w	r3, r1, r3
  400c08:	401a      	ands	r2, r3
  400c0a:	2101      	movs	r1, #1
  400c0c:	687b      	ldr	r3, [r7, #4]
  400c0e:	fa01 f303 	lsl.w	r3, r1, r3
  400c12:	429a      	cmp	r2, r3
  400c14:	d006      	beq.n	400c24 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c16:	4a07      	ldr	r2, [pc, #28]	; (400c34 <pmc_enable_periph_clk+0x80>)
  400c18:	2101      	movs	r1, #1
  400c1a:	687b      	ldr	r3, [r7, #4]
  400c1c:	fa01 f303 	lsl.w	r3, r1, r3
  400c20:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400c24:	2300      	movs	r3, #0
}
  400c26:	4618      	mov	r0, r3
  400c28:	370c      	adds	r7, #12
  400c2a:	46bd      	mov	sp, r7
  400c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop
  400c34:	400e0600 	.word	0x400e0600

00400c38 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400c38:	b480      	push	{r7}
  400c3a:	b085      	sub	sp, #20
  400c3c:	af00      	add	r7, sp, #0
  400c3e:	6078      	str	r0, [r7, #4]
  400c40:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400c42:	2300      	movs	r3, #0
  400c44:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	22ac      	movs	r2, #172	; 0xac
  400c4a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400c4c:	683b      	ldr	r3, [r7, #0]
  400c4e:	681a      	ldr	r2, [r3, #0]
  400c50:	683b      	ldr	r3, [r7, #0]
  400c52:	685b      	ldr	r3, [r3, #4]
  400c54:	fbb2 f3f3 	udiv	r3, r2, r3
  400c58:	091b      	lsrs	r3, r3, #4
  400c5a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400c5c:	68fb      	ldr	r3, [r7, #12]
  400c5e:	2b00      	cmp	r3, #0
  400c60:	d003      	beq.n	400c6a <uart_init+0x32>
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400c68:	d301      	bcc.n	400c6e <uart_init+0x36>
		return 1;
  400c6a:	2301      	movs	r3, #1
  400c6c:	e00a      	b.n	400c84 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400c6e:	687b      	ldr	r3, [r7, #4]
  400c70:	68fa      	ldr	r2, [r7, #12]
  400c72:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400c74:	683b      	ldr	r3, [r7, #0]
  400c76:	689a      	ldr	r2, [r3, #8]
  400c78:	687b      	ldr	r3, [r7, #4]
  400c7a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400c7c:	687b      	ldr	r3, [r7, #4]
  400c7e:	2250      	movs	r2, #80	; 0x50
  400c80:	601a      	str	r2, [r3, #0]

	return 0;
  400c82:	2300      	movs	r3, #0
}
  400c84:	4618      	mov	r0, r3
  400c86:	3714      	adds	r7, #20
  400c88:	46bd      	mov	sp, r7
  400c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c8e:	4770      	bx	lr

00400c90 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400c90:	b480      	push	{r7}
  400c92:	b083      	sub	sp, #12
  400c94:	af00      	add	r7, sp, #0
  400c96:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400c98:	687b      	ldr	r3, [r7, #4]
  400c9a:	695b      	ldr	r3, [r3, #20]
  400c9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400ca0:	2b00      	cmp	r3, #0
  400ca2:	bf14      	ite	ne
  400ca4:	2301      	movne	r3, #1
  400ca6:	2300      	moveq	r3, #0
  400ca8:	b2db      	uxtb	r3, r3
}
  400caa:	4618      	mov	r0, r3
  400cac:	370c      	adds	r7, #12
  400cae:	46bd      	mov	sp, r7
  400cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb4:	4770      	bx	lr
  400cb6:	bf00      	nop

00400cb8 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400cb8:	b480      	push	{r7}
  400cba:	b083      	sub	sp, #12
  400cbc:	af00      	add	r7, sp, #0
  400cbe:	6078      	str	r0, [r7, #4]
  400cc0:	460b      	mov	r3, r1
  400cc2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400cc4:	687b      	ldr	r3, [r7, #4]
  400cc6:	695b      	ldr	r3, [r3, #20]
  400cc8:	f003 0302 	and.w	r3, r3, #2
  400ccc:	2b00      	cmp	r3, #0
  400cce:	d101      	bne.n	400cd4 <uart_write+0x1c>
		return 1;
  400cd0:	2301      	movs	r3, #1
  400cd2:	e003      	b.n	400cdc <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400cd4:	78fa      	ldrb	r2, [r7, #3]
  400cd6:	687b      	ldr	r3, [r7, #4]
  400cd8:	61da      	str	r2, [r3, #28]
	return 0;
  400cda:	2300      	movs	r3, #0
}
  400cdc:	4618      	mov	r0, r3
  400cde:	370c      	adds	r7, #12
  400ce0:	46bd      	mov	sp, r7
  400ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce6:	4770      	bx	lr

00400ce8 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400ce8:	b480      	push	{r7}
  400cea:	b083      	sub	sp, #12
  400cec:	af00      	add	r7, sp, #0
  400cee:	6078      	str	r0, [r7, #4]
  400cf0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400cf2:	687b      	ldr	r3, [r7, #4]
  400cf4:	695b      	ldr	r3, [r3, #20]
  400cf6:	f003 0301 	and.w	r3, r3, #1
  400cfa:	2b00      	cmp	r3, #0
  400cfc:	d101      	bne.n	400d02 <uart_read+0x1a>
		return 1;
  400cfe:	2301      	movs	r3, #1
  400d00:	e005      	b.n	400d0e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400d02:	687b      	ldr	r3, [r7, #4]
  400d04:	699b      	ldr	r3, [r3, #24]
  400d06:	b2da      	uxtb	r2, r3
  400d08:	683b      	ldr	r3, [r7, #0]
  400d0a:	701a      	strb	r2, [r3, #0]
	return 0;
  400d0c:	2300      	movs	r3, #0
}
  400d0e:	4618      	mov	r0, r3
  400d10:	370c      	adds	r7, #12
  400d12:	46bd      	mov	sp, r7
  400d14:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d18:	4770      	bx	lr
  400d1a:	bf00      	nop

00400d1c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400d1c:	b480      	push	{r7}
  400d1e:	b089      	sub	sp, #36	; 0x24
  400d20:	af00      	add	r7, sp, #0
  400d22:	60f8      	str	r0, [r7, #12]
  400d24:	60b9      	str	r1, [r7, #8]
  400d26:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400d28:	68bb      	ldr	r3, [r7, #8]
  400d2a:	011a      	lsls	r2, r3, #4
  400d2c:	687b      	ldr	r3, [r7, #4]
  400d2e:	429a      	cmp	r2, r3
  400d30:	d802      	bhi.n	400d38 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400d32:	2310      	movs	r3, #16
  400d34:	61fb      	str	r3, [r7, #28]
  400d36:	e001      	b.n	400d3c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400d38:	2308      	movs	r3, #8
  400d3a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400d3c:	687b      	ldr	r3, [r7, #4]
  400d3e:	00da      	lsls	r2, r3, #3
  400d40:	69fb      	ldr	r3, [r7, #28]
  400d42:	68b9      	ldr	r1, [r7, #8]
  400d44:	fb01 f303 	mul.w	r3, r1, r3
  400d48:	085b      	lsrs	r3, r3, #1
  400d4a:	441a      	add	r2, r3
  400d4c:	69fb      	ldr	r3, [r7, #28]
  400d4e:	68b9      	ldr	r1, [r7, #8]
  400d50:	fb01 f303 	mul.w	r3, r1, r3
  400d54:	fbb2 f3f3 	udiv	r3, r2, r3
  400d58:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400d5a:	69bb      	ldr	r3, [r7, #24]
  400d5c:	08db      	lsrs	r3, r3, #3
  400d5e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400d60:	69bb      	ldr	r3, [r7, #24]
  400d62:	f003 0307 	and.w	r3, r3, #7
  400d66:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d68:	697b      	ldr	r3, [r7, #20]
  400d6a:	2b00      	cmp	r3, #0
  400d6c:	d003      	beq.n	400d76 <usart_set_async_baudrate+0x5a>
  400d6e:	697b      	ldr	r3, [r7, #20]
  400d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400d74:	d301      	bcc.n	400d7a <usart_set_async_baudrate+0x5e>
		return 1;
  400d76:	2301      	movs	r3, #1
  400d78:	e00f      	b.n	400d9a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400d7a:	69fb      	ldr	r3, [r7, #28]
  400d7c:	2b08      	cmp	r3, #8
  400d7e:	d105      	bne.n	400d8c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400d80:	68fb      	ldr	r3, [r7, #12]
  400d82:	685b      	ldr	r3, [r3, #4]
  400d84:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400d88:	68fb      	ldr	r3, [r7, #12]
  400d8a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400d8c:	693b      	ldr	r3, [r7, #16]
  400d8e:	041a      	lsls	r2, r3, #16
  400d90:	697b      	ldr	r3, [r7, #20]
  400d92:	431a      	orrs	r2, r3
  400d94:	68fb      	ldr	r3, [r7, #12]
  400d96:	621a      	str	r2, [r3, #32]

	return 0;
  400d98:	2300      	movs	r3, #0
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	3724      	adds	r7, #36	; 0x24
  400d9e:	46bd      	mov	sp, r7
  400da0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop

00400da8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400da8:	b580      	push	{r7, lr}
  400daa:	b082      	sub	sp, #8
  400dac:	af00      	add	r7, sp, #0
  400dae:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400db0:	6878      	ldr	r0, [r7, #4]
  400db2:	4b0d      	ldr	r3, [pc, #52]	; (400de8 <usart_reset+0x40>)
  400db4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400db6:	687b      	ldr	r3, [r7, #4]
  400db8:	2200      	movs	r2, #0
  400dba:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400dbc:	687b      	ldr	r3, [r7, #4]
  400dbe:	2200      	movs	r2, #0
  400dc0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	2200      	movs	r2, #0
  400dc6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400dc8:	6878      	ldr	r0, [r7, #4]
  400dca:	4b08      	ldr	r3, [pc, #32]	; (400dec <usart_reset+0x44>)
  400dcc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400dce:	6878      	ldr	r0, [r7, #4]
  400dd0:	4b07      	ldr	r3, [pc, #28]	; (400df0 <usart_reset+0x48>)
  400dd2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400dd4:	6878      	ldr	r0, [r7, #4]
  400dd6:	4b07      	ldr	r3, [pc, #28]	; (400df4 <usart_reset+0x4c>)
  400dd8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400dda:	6878      	ldr	r0, [r7, #4]
  400ddc:	4b06      	ldr	r3, [pc, #24]	; (400df8 <usart_reset+0x50>)
  400dde:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400de0:	bf00      	nop
  400de2:	3708      	adds	r7, #8
  400de4:	46bd      	mov	sp, r7
  400de6:	bd80      	pop	{r7, pc}
  400de8:	00400fa9 	.word	0x00400fa9
  400dec:	00400e9d 	.word	0x00400e9d
  400df0:	00400ed5 	.word	0x00400ed5
  400df4:	00400f09 	.word	0x00400f09
  400df8:	00400f25 	.word	0x00400f25

00400dfc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400dfc:	b580      	push	{r7, lr}
  400dfe:	b084      	sub	sp, #16
  400e00:	af00      	add	r7, sp, #0
  400e02:	60f8      	str	r0, [r7, #12]
  400e04:	60b9      	str	r1, [r7, #8]
  400e06:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400e08:	68f8      	ldr	r0, [r7, #12]
  400e0a:	4b1a      	ldr	r3, [pc, #104]	; (400e74 <usart_init_rs232+0x78>)
  400e0c:	4798      	blx	r3

	ul_reg_val = 0;
  400e0e:	4b1a      	ldr	r3, [pc, #104]	; (400e78 <usart_init_rs232+0x7c>)
  400e10:	2200      	movs	r2, #0
  400e12:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400e14:	68bb      	ldr	r3, [r7, #8]
  400e16:	2b00      	cmp	r3, #0
  400e18:	d009      	beq.n	400e2e <usart_init_rs232+0x32>
  400e1a:	68bb      	ldr	r3, [r7, #8]
  400e1c:	681b      	ldr	r3, [r3, #0]
  400e1e:	687a      	ldr	r2, [r7, #4]
  400e20:	4619      	mov	r1, r3
  400e22:	68f8      	ldr	r0, [r7, #12]
  400e24:	4b15      	ldr	r3, [pc, #84]	; (400e7c <usart_init_rs232+0x80>)
  400e26:	4798      	blx	r3
  400e28:	4603      	mov	r3, r0
  400e2a:	2b00      	cmp	r3, #0
  400e2c:	d001      	beq.n	400e32 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400e2e:	2301      	movs	r3, #1
  400e30:	e01b      	b.n	400e6a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e32:	68bb      	ldr	r3, [r7, #8]
  400e34:	685a      	ldr	r2, [r3, #4]
  400e36:	68bb      	ldr	r3, [r7, #8]
  400e38:	689b      	ldr	r3, [r3, #8]
  400e3a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400e3c:	68bb      	ldr	r3, [r7, #8]
  400e3e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e40:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400e42:	68bb      	ldr	r3, [r7, #8]
  400e44:	68db      	ldr	r3, [r3, #12]
  400e46:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e48:	4b0b      	ldr	r3, [pc, #44]	; (400e78 <usart_init_rs232+0x7c>)
  400e4a:	681b      	ldr	r3, [r3, #0]
  400e4c:	4313      	orrs	r3, r2
  400e4e:	4a0a      	ldr	r2, [pc, #40]	; (400e78 <usart_init_rs232+0x7c>)
  400e50:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400e52:	4b09      	ldr	r3, [pc, #36]	; (400e78 <usart_init_rs232+0x7c>)
  400e54:	681b      	ldr	r3, [r3, #0]
  400e56:	4a08      	ldr	r2, [pc, #32]	; (400e78 <usart_init_rs232+0x7c>)
  400e58:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400e5a:	68fb      	ldr	r3, [r7, #12]
  400e5c:	685a      	ldr	r2, [r3, #4]
  400e5e:	4b06      	ldr	r3, [pc, #24]	; (400e78 <usart_init_rs232+0x7c>)
  400e60:	681b      	ldr	r3, [r3, #0]
  400e62:	431a      	orrs	r2, r3
  400e64:	68fb      	ldr	r3, [r7, #12]
  400e66:	605a      	str	r2, [r3, #4]

	return 0;
  400e68:	2300      	movs	r3, #0
}
  400e6a:	4618      	mov	r0, r3
  400e6c:	3710      	adds	r7, #16
  400e6e:	46bd      	mov	sp, r7
  400e70:	bd80      	pop	{r7, pc}
  400e72:	bf00      	nop
  400e74:	00400da9 	.word	0x00400da9
  400e78:	20400908 	.word	0x20400908
  400e7c:	00400d1d 	.word	0x00400d1d

00400e80 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400e80:	b480      	push	{r7}
  400e82:	b083      	sub	sp, #12
  400e84:	af00      	add	r7, sp, #0
  400e86:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400e88:	687b      	ldr	r3, [r7, #4]
  400e8a:	2240      	movs	r2, #64	; 0x40
  400e8c:	601a      	str	r2, [r3, #0]
}
  400e8e:	bf00      	nop
  400e90:	370c      	adds	r7, #12
  400e92:	46bd      	mov	sp, r7
  400e94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e98:	4770      	bx	lr
  400e9a:	bf00      	nop

00400e9c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400e9c:	b480      	push	{r7}
  400e9e:	b083      	sub	sp, #12
  400ea0:	af00      	add	r7, sp, #0
  400ea2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400ea4:	687b      	ldr	r3, [r7, #4]
  400ea6:	2288      	movs	r2, #136	; 0x88
  400ea8:	601a      	str	r2, [r3, #0]
}
  400eaa:	bf00      	nop
  400eac:	370c      	adds	r7, #12
  400eae:	46bd      	mov	sp, r7
  400eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eb4:	4770      	bx	lr
  400eb6:	bf00      	nop

00400eb8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400eb8:	b480      	push	{r7}
  400eba:	b083      	sub	sp, #12
  400ebc:	af00      	add	r7, sp, #0
  400ebe:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400ec0:	687b      	ldr	r3, [r7, #4]
  400ec2:	2210      	movs	r2, #16
  400ec4:	601a      	str	r2, [r3, #0]
}
  400ec6:	bf00      	nop
  400ec8:	370c      	adds	r7, #12
  400eca:	46bd      	mov	sp, r7
  400ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ed0:	4770      	bx	lr
  400ed2:	bf00      	nop

00400ed4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400ed4:	b480      	push	{r7}
  400ed6:	b083      	sub	sp, #12
  400ed8:	af00      	add	r7, sp, #0
  400eda:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400edc:	687b      	ldr	r3, [r7, #4]
  400ede:	2224      	movs	r2, #36	; 0x24
  400ee0:	601a      	str	r2, [r3, #0]
}
  400ee2:	bf00      	nop
  400ee4:	370c      	adds	r7, #12
  400ee6:	46bd      	mov	sp, r7
  400ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eec:	4770      	bx	lr
  400eee:	bf00      	nop

00400ef0 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400ef0:	b480      	push	{r7}
  400ef2:	b083      	sub	sp, #12
  400ef4:	af00      	add	r7, sp, #0
  400ef6:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	695b      	ldr	r3, [r3, #20]
}
  400efc:	4618      	mov	r0, r3
  400efe:	370c      	adds	r7, #12
  400f00:	46bd      	mov	sp, r7
  400f02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f06:	4770      	bx	lr

00400f08 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400f08:	b480      	push	{r7}
  400f0a:	b083      	sub	sp, #12
  400f0c:	af00      	add	r7, sp, #0
  400f0e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400f10:	687b      	ldr	r3, [r7, #4]
  400f12:	f44f 7280 	mov.w	r2, #256	; 0x100
  400f16:	601a      	str	r2, [r3, #0]
}
  400f18:	bf00      	nop
  400f1a:	370c      	adds	r7, #12
  400f1c:	46bd      	mov	sp, r7
  400f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f22:	4770      	bx	lr

00400f24 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400f24:	b480      	push	{r7}
  400f26:	b083      	sub	sp, #12
  400f28:	af00      	add	r7, sp, #0
  400f2a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400f2c:	687b      	ldr	r3, [r7, #4]
  400f2e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400f32:	601a      	str	r2, [r3, #0]
}
  400f34:	bf00      	nop
  400f36:	370c      	adds	r7, #12
  400f38:	46bd      	mov	sp, r7
  400f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f3e:	4770      	bx	lr

00400f40 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  400f40:	b480      	push	{r7}
  400f42:	b083      	sub	sp, #12
  400f44:	af00      	add	r7, sp, #0
  400f46:	6078      	str	r0, [r7, #4]
  400f48:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400f4a:	687b      	ldr	r3, [r7, #4]
  400f4c:	695b      	ldr	r3, [r3, #20]
  400f4e:	f003 0302 	and.w	r3, r3, #2
  400f52:	2b00      	cmp	r3, #0
  400f54:	d101      	bne.n	400f5a <usart_write+0x1a>
		return 1;
  400f56:	2301      	movs	r3, #1
  400f58:	e005      	b.n	400f66 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400f5a:	683b      	ldr	r3, [r7, #0]
  400f5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400f60:	687b      	ldr	r3, [r7, #4]
  400f62:	61da      	str	r2, [r3, #28]
	return 0;
  400f64:	2300      	movs	r3, #0
}
  400f66:	4618      	mov	r0, r3
  400f68:	370c      	adds	r7, #12
  400f6a:	46bd      	mov	sp, r7
  400f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f70:	4770      	bx	lr
  400f72:	bf00      	nop

00400f74 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400f74:	b480      	push	{r7}
  400f76:	b083      	sub	sp, #12
  400f78:	af00      	add	r7, sp, #0
  400f7a:	6078      	str	r0, [r7, #4]
  400f7c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400f7e:	687b      	ldr	r3, [r7, #4]
  400f80:	695b      	ldr	r3, [r3, #20]
  400f82:	f003 0301 	and.w	r3, r3, #1
  400f86:	2b00      	cmp	r3, #0
  400f88:	d101      	bne.n	400f8e <usart_read+0x1a>
		return 1;
  400f8a:	2301      	movs	r3, #1
  400f8c:	e006      	b.n	400f9c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400f8e:	687b      	ldr	r3, [r7, #4]
  400f90:	699b      	ldr	r3, [r3, #24]
  400f92:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400f96:	683b      	ldr	r3, [r7, #0]
  400f98:	601a      	str	r2, [r3, #0]

	return 0;
  400f9a:	2300      	movs	r3, #0
}
  400f9c:	4618      	mov	r0, r3
  400f9e:	370c      	adds	r7, #12
  400fa0:	46bd      	mov	sp, r7
  400fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fa6:	4770      	bx	lr

00400fa8 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400fa8:	b480      	push	{r7}
  400faa:	b083      	sub	sp, #12
  400fac:	af00      	add	r7, sp, #0
  400fae:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400fb0:	687b      	ldr	r3, [r7, #4]
  400fb2:	4a04      	ldr	r2, [pc, #16]	; (400fc4 <usart_disable_writeprotect+0x1c>)
  400fb4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400fb8:	bf00      	nop
  400fba:	370c      	adds	r7, #12
  400fbc:	46bd      	mov	sp, r7
  400fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc2:	4770      	bx	lr
  400fc4:	55534100 	.word	0x55534100

00400fc8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400fc8:	b480      	push	{r7}
  400fca:	b083      	sub	sp, #12
  400fcc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fce:	f3ef 8310 	mrs	r3, PRIMASK
  400fd2:	607b      	str	r3, [r7, #4]
  return(result);
  400fd4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fd6:	2b00      	cmp	r3, #0
  400fd8:	bf0c      	ite	eq
  400fda:	2301      	moveq	r3, #1
  400fdc:	2300      	movne	r3, #0
  400fde:	b2db      	uxtb	r3, r3
  400fe0:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400fe2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400fe4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fe8:	4b04      	ldr	r3, [pc, #16]	; (400ffc <cpu_irq_save+0x34>)
  400fea:	2200      	movs	r2, #0
  400fec:	701a      	strb	r2, [r3, #0]
	return flags;
  400fee:	683b      	ldr	r3, [r7, #0]
}
  400ff0:	4618      	mov	r0, r3
  400ff2:	370c      	adds	r7, #12
  400ff4:	46bd      	mov	sp, r7
  400ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ffa:	4770      	bx	lr
  400ffc:	2040000c 	.word	0x2040000c

00401000 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401000:	b480      	push	{r7}
  401002:	b083      	sub	sp, #12
  401004:	af00      	add	r7, sp, #0
  401006:	6078      	str	r0, [r7, #4]
	return (flags);
  401008:	687b      	ldr	r3, [r7, #4]
  40100a:	2b00      	cmp	r3, #0
  40100c:	bf14      	ite	ne
  40100e:	2301      	movne	r3, #1
  401010:	2300      	moveq	r3, #0
  401012:	b2db      	uxtb	r3, r3
}
  401014:	4618      	mov	r0, r3
  401016:	370c      	adds	r7, #12
  401018:	46bd      	mov	sp, r7
  40101a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101e:	4770      	bx	lr

00401020 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401020:	b580      	push	{r7, lr}
  401022:	b082      	sub	sp, #8
  401024:	af00      	add	r7, sp, #0
  401026:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401028:	6878      	ldr	r0, [r7, #4]
  40102a:	4b07      	ldr	r3, [pc, #28]	; (401048 <cpu_irq_restore+0x28>)
  40102c:	4798      	blx	r3
  40102e:	4603      	mov	r3, r0
  401030:	2b00      	cmp	r3, #0
  401032:	d005      	beq.n	401040 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401034:	4b05      	ldr	r3, [pc, #20]	; (40104c <cpu_irq_restore+0x2c>)
  401036:	2201      	movs	r2, #1
  401038:	701a      	strb	r2, [r3, #0]
  40103a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40103e:	b662      	cpsie	i
}
  401040:	bf00      	nop
  401042:	3708      	adds	r7, #8
  401044:	46bd      	mov	sp, r7
  401046:	bd80      	pop	{r7, pc}
  401048:	00401001 	.word	0x00401001
  40104c:	2040000c 	.word	0x2040000c

00401050 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401050:	b580      	push	{r7, lr}
  401052:	b084      	sub	sp, #16
  401054:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401056:	4b1e      	ldr	r3, [pc, #120]	; (4010d0 <Reset_Handler+0x80>)
  401058:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40105a:	4b1e      	ldr	r3, [pc, #120]	; (4010d4 <Reset_Handler+0x84>)
  40105c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40105e:	68fa      	ldr	r2, [r7, #12]
  401060:	68bb      	ldr	r3, [r7, #8]
  401062:	429a      	cmp	r2, r3
  401064:	d00c      	beq.n	401080 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401066:	e007      	b.n	401078 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401068:	68bb      	ldr	r3, [r7, #8]
  40106a:	1d1a      	adds	r2, r3, #4
  40106c:	60ba      	str	r2, [r7, #8]
  40106e:	68fa      	ldr	r2, [r7, #12]
  401070:	1d11      	adds	r1, r2, #4
  401072:	60f9      	str	r1, [r7, #12]
  401074:	6812      	ldr	r2, [r2, #0]
  401076:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401078:	68bb      	ldr	r3, [r7, #8]
  40107a:	4a17      	ldr	r2, [pc, #92]	; (4010d8 <Reset_Handler+0x88>)
  40107c:	4293      	cmp	r3, r2
  40107e:	d3f3      	bcc.n	401068 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401080:	4b16      	ldr	r3, [pc, #88]	; (4010dc <Reset_Handler+0x8c>)
  401082:	60bb      	str	r3, [r7, #8]
  401084:	e004      	b.n	401090 <Reset_Handler+0x40>
                *pDest++ = 0;
  401086:	68bb      	ldr	r3, [r7, #8]
  401088:	1d1a      	adds	r2, r3, #4
  40108a:	60ba      	str	r2, [r7, #8]
  40108c:	2200      	movs	r2, #0
  40108e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401090:	68bb      	ldr	r3, [r7, #8]
  401092:	4a13      	ldr	r2, [pc, #76]	; (4010e0 <Reset_Handler+0x90>)
  401094:	4293      	cmp	r3, r2
  401096:	d3f6      	bcc.n	401086 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401098:	4b12      	ldr	r3, [pc, #72]	; (4010e4 <Reset_Handler+0x94>)
  40109a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40109c:	4a12      	ldr	r2, [pc, #72]	; (4010e8 <Reset_Handler+0x98>)
  40109e:	68fb      	ldr	r3, [r7, #12]
  4010a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4010a4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4010a6:	4b11      	ldr	r3, [pc, #68]	; (4010ec <Reset_Handler+0x9c>)
  4010a8:	4798      	blx	r3
  4010aa:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4010ac:	4a10      	ldr	r2, [pc, #64]	; (4010f0 <Reset_Handler+0xa0>)
  4010ae:	4b10      	ldr	r3, [pc, #64]	; (4010f0 <Reset_Handler+0xa0>)
  4010b0:	681b      	ldr	r3, [r3, #0]
  4010b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4010b6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4010b8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4010bc:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4010c0:	6878      	ldr	r0, [r7, #4]
  4010c2:	4b0c      	ldr	r3, [pc, #48]	; (4010f4 <Reset_Handler+0xa4>)
  4010c4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4010c6:	4b0c      	ldr	r3, [pc, #48]	; (4010f8 <Reset_Handler+0xa8>)
  4010c8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4010ca:	4b0c      	ldr	r3, [pc, #48]	; (4010fc <Reset_Handler+0xac>)
  4010cc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4010ce:	e7fe      	b.n	4010ce <Reset_Handler+0x7e>
  4010d0:	00404d90 	.word	0x00404d90
  4010d4:	20400000 	.word	0x20400000
  4010d8:	2040087c 	.word	0x2040087c
  4010dc:	2040087c 	.word	0x2040087c
  4010e0:	20400a1c 	.word	0x20400a1c
  4010e4:	00400000 	.word	0x00400000
  4010e8:	e000ed00 	.word	0xe000ed00
  4010ec:	00400fc9 	.word	0x00400fc9
  4010f0:	e000ed88 	.word	0xe000ed88
  4010f4:	00401021 	.word	0x00401021
  4010f8:	00401fa5 	.word	0x00401fa5
  4010fc:	00401a75 	.word	0x00401a75

00401100 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401100:	b480      	push	{r7}
  401102:	af00      	add	r7, sp, #0
        while (1) {
        }
  401104:	e7fe      	b.n	401104 <Dummy_Handler+0x4>
  401106:	bf00      	nop

00401108 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401108:	b480      	push	{r7}
  40110a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40110c:	4b52      	ldr	r3, [pc, #328]	; (401258 <SystemCoreClockUpdate+0x150>)
  40110e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401110:	f003 0303 	and.w	r3, r3, #3
  401114:	2b01      	cmp	r3, #1
  401116:	d014      	beq.n	401142 <SystemCoreClockUpdate+0x3a>
  401118:	2b01      	cmp	r3, #1
  40111a:	d302      	bcc.n	401122 <SystemCoreClockUpdate+0x1a>
  40111c:	2b02      	cmp	r3, #2
  40111e:	d038      	beq.n	401192 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401120:	e07a      	b.n	401218 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401122:	4b4e      	ldr	r3, [pc, #312]	; (40125c <SystemCoreClockUpdate+0x154>)
  401124:	695b      	ldr	r3, [r3, #20]
  401126:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40112a:	2b00      	cmp	r3, #0
  40112c:	d004      	beq.n	401138 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40112e:	4b4c      	ldr	r3, [pc, #304]	; (401260 <SystemCoreClockUpdate+0x158>)
  401130:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401134:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401136:	e06f      	b.n	401218 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401138:	4b49      	ldr	r3, [pc, #292]	; (401260 <SystemCoreClockUpdate+0x158>)
  40113a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40113e:	601a      	str	r2, [r3, #0]
      }
    break;
  401140:	e06a      	b.n	401218 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401142:	4b45      	ldr	r3, [pc, #276]	; (401258 <SystemCoreClockUpdate+0x150>)
  401144:	6a1b      	ldr	r3, [r3, #32]
  401146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40114a:	2b00      	cmp	r3, #0
  40114c:	d003      	beq.n	401156 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40114e:	4b44      	ldr	r3, [pc, #272]	; (401260 <SystemCoreClockUpdate+0x158>)
  401150:	4a44      	ldr	r2, [pc, #272]	; (401264 <SystemCoreClockUpdate+0x15c>)
  401152:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401154:	e060      	b.n	401218 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401156:	4b42      	ldr	r3, [pc, #264]	; (401260 <SystemCoreClockUpdate+0x158>)
  401158:	4a43      	ldr	r2, [pc, #268]	; (401268 <SystemCoreClockUpdate+0x160>)
  40115a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40115c:	4b3e      	ldr	r3, [pc, #248]	; (401258 <SystemCoreClockUpdate+0x150>)
  40115e:	6a1b      	ldr	r3, [r3, #32]
  401160:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401164:	2b10      	cmp	r3, #16
  401166:	d004      	beq.n	401172 <SystemCoreClockUpdate+0x6a>
  401168:	2b20      	cmp	r3, #32
  40116a:	d008      	beq.n	40117e <SystemCoreClockUpdate+0x76>
  40116c:	2b00      	cmp	r3, #0
  40116e:	d00e      	beq.n	40118e <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401170:	e00e      	b.n	401190 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401172:	4b3b      	ldr	r3, [pc, #236]	; (401260 <SystemCoreClockUpdate+0x158>)
  401174:	681b      	ldr	r3, [r3, #0]
  401176:	005b      	lsls	r3, r3, #1
  401178:	4a39      	ldr	r2, [pc, #228]	; (401260 <SystemCoreClockUpdate+0x158>)
  40117a:	6013      	str	r3, [r2, #0]
          break;
  40117c:	e008      	b.n	401190 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40117e:	4b38      	ldr	r3, [pc, #224]	; (401260 <SystemCoreClockUpdate+0x158>)
  401180:	681a      	ldr	r2, [r3, #0]
  401182:	4613      	mov	r3, r2
  401184:	005b      	lsls	r3, r3, #1
  401186:	4413      	add	r3, r2
  401188:	4a35      	ldr	r2, [pc, #212]	; (401260 <SystemCoreClockUpdate+0x158>)
  40118a:	6013      	str	r3, [r2, #0]
          break;
  40118c:	e000      	b.n	401190 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40118e:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401190:	e042      	b.n	401218 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401192:	4b31      	ldr	r3, [pc, #196]	; (401258 <SystemCoreClockUpdate+0x150>)
  401194:	6a1b      	ldr	r3, [r3, #32]
  401196:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40119a:	2b00      	cmp	r3, #0
  40119c:	d003      	beq.n	4011a6 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40119e:	4b30      	ldr	r3, [pc, #192]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011a0:	4a30      	ldr	r2, [pc, #192]	; (401264 <SystemCoreClockUpdate+0x15c>)
  4011a2:	601a      	str	r2, [r3, #0]
  4011a4:	e01c      	b.n	4011e0 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4011a6:	4b2e      	ldr	r3, [pc, #184]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011a8:	4a2f      	ldr	r2, [pc, #188]	; (401268 <SystemCoreClockUpdate+0x160>)
  4011aa:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4011ac:	4b2a      	ldr	r3, [pc, #168]	; (401258 <SystemCoreClockUpdate+0x150>)
  4011ae:	6a1b      	ldr	r3, [r3, #32]
  4011b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011b4:	2b10      	cmp	r3, #16
  4011b6:	d004      	beq.n	4011c2 <SystemCoreClockUpdate+0xba>
  4011b8:	2b20      	cmp	r3, #32
  4011ba:	d008      	beq.n	4011ce <SystemCoreClockUpdate+0xc6>
  4011bc:	2b00      	cmp	r3, #0
  4011be:	d00e      	beq.n	4011de <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4011c0:	e00e      	b.n	4011e0 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4011c2:	4b27      	ldr	r3, [pc, #156]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011c4:	681b      	ldr	r3, [r3, #0]
  4011c6:	005b      	lsls	r3, r3, #1
  4011c8:	4a25      	ldr	r2, [pc, #148]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011ca:	6013      	str	r3, [r2, #0]
          break;
  4011cc:	e008      	b.n	4011e0 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4011ce:	4b24      	ldr	r3, [pc, #144]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011d0:	681a      	ldr	r2, [r3, #0]
  4011d2:	4613      	mov	r3, r2
  4011d4:	005b      	lsls	r3, r3, #1
  4011d6:	4413      	add	r3, r2
  4011d8:	4a21      	ldr	r2, [pc, #132]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011da:	6013      	str	r3, [r2, #0]
          break;
  4011dc:	e000      	b.n	4011e0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4011de:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4011e0:	4b1d      	ldr	r3, [pc, #116]	; (401258 <SystemCoreClockUpdate+0x150>)
  4011e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011e4:	f003 0303 	and.w	r3, r3, #3
  4011e8:	2b02      	cmp	r3, #2
  4011ea:	d114      	bne.n	401216 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4011ec:	4b1a      	ldr	r3, [pc, #104]	; (401258 <SystemCoreClockUpdate+0x150>)
  4011ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4011f0:	4b1e      	ldr	r3, [pc, #120]	; (40126c <SystemCoreClockUpdate+0x164>)
  4011f2:	4013      	ands	r3, r2
  4011f4:	0c1b      	lsrs	r3, r3, #16
  4011f6:	3301      	adds	r3, #1
  4011f8:	4a19      	ldr	r2, [pc, #100]	; (401260 <SystemCoreClockUpdate+0x158>)
  4011fa:	6812      	ldr	r2, [r2, #0]
  4011fc:	fb02 f303 	mul.w	r3, r2, r3
  401200:	4a17      	ldr	r2, [pc, #92]	; (401260 <SystemCoreClockUpdate+0x158>)
  401202:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401204:	4b14      	ldr	r3, [pc, #80]	; (401258 <SystemCoreClockUpdate+0x150>)
  401206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401208:	b2db      	uxtb	r3, r3
  40120a:	4a15      	ldr	r2, [pc, #84]	; (401260 <SystemCoreClockUpdate+0x158>)
  40120c:	6812      	ldr	r2, [r2, #0]
  40120e:	fbb2 f3f3 	udiv	r3, r2, r3
  401212:	4a13      	ldr	r2, [pc, #76]	; (401260 <SystemCoreClockUpdate+0x158>)
  401214:	6013      	str	r3, [r2, #0]
      }
    break;
  401216:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401218:	4b0f      	ldr	r3, [pc, #60]	; (401258 <SystemCoreClockUpdate+0x150>)
  40121a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40121c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401220:	2b70      	cmp	r3, #112	; 0x70
  401222:	d108      	bne.n	401236 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401224:	4b0e      	ldr	r3, [pc, #56]	; (401260 <SystemCoreClockUpdate+0x158>)
  401226:	681b      	ldr	r3, [r3, #0]
  401228:	4a11      	ldr	r2, [pc, #68]	; (401270 <SystemCoreClockUpdate+0x168>)
  40122a:	fba2 2303 	umull	r2, r3, r2, r3
  40122e:	085b      	lsrs	r3, r3, #1
  401230:	4a0b      	ldr	r2, [pc, #44]	; (401260 <SystemCoreClockUpdate+0x158>)
  401232:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401234:	e00a      	b.n	40124c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401236:	4b08      	ldr	r3, [pc, #32]	; (401258 <SystemCoreClockUpdate+0x150>)
  401238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40123a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40123e:	091b      	lsrs	r3, r3, #4
  401240:	4a07      	ldr	r2, [pc, #28]	; (401260 <SystemCoreClockUpdate+0x158>)
  401242:	6812      	ldr	r2, [r2, #0]
  401244:	fa22 f303 	lsr.w	r3, r2, r3
  401248:	4a05      	ldr	r2, [pc, #20]	; (401260 <SystemCoreClockUpdate+0x158>)
  40124a:	6013      	str	r3, [r2, #0]
  }
}
  40124c:	bf00      	nop
  40124e:	46bd      	mov	sp, r7
  401250:	f85d 7b04 	ldr.w	r7, [sp], #4
  401254:	4770      	bx	lr
  401256:	bf00      	nop
  401258:	400e0600 	.word	0x400e0600
  40125c:	400e1810 	.word	0x400e1810
  401260:	20400010 	.word	0x20400010
  401264:	00b71b00 	.word	0x00b71b00
  401268:	003d0900 	.word	0x003d0900
  40126c:	07ff0000 	.word	0x07ff0000
  401270:	aaaaaaab 	.word	0xaaaaaaab

00401274 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401274:	b480      	push	{r7}
  401276:	b083      	sub	sp, #12
  401278:	af00      	add	r7, sp, #0
  40127a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40127c:	687b      	ldr	r3, [r7, #4]
  40127e:	4a19      	ldr	r2, [pc, #100]	; (4012e4 <system_init_flash+0x70>)
  401280:	4293      	cmp	r3, r2
  401282:	d804      	bhi.n	40128e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401284:	4b18      	ldr	r3, [pc, #96]	; (4012e8 <system_init_flash+0x74>)
  401286:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40128a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40128c:	e023      	b.n	4012d6 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40128e:	687b      	ldr	r3, [r7, #4]
  401290:	4a16      	ldr	r2, [pc, #88]	; (4012ec <system_init_flash+0x78>)
  401292:	4293      	cmp	r3, r2
  401294:	d803      	bhi.n	40129e <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401296:	4b14      	ldr	r3, [pc, #80]	; (4012e8 <system_init_flash+0x74>)
  401298:	4a15      	ldr	r2, [pc, #84]	; (4012f0 <system_init_flash+0x7c>)
  40129a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40129c:	e01b      	b.n	4012d6 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40129e:	687b      	ldr	r3, [r7, #4]
  4012a0:	4a14      	ldr	r2, [pc, #80]	; (4012f4 <system_init_flash+0x80>)
  4012a2:	4293      	cmp	r3, r2
  4012a4:	d803      	bhi.n	4012ae <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4012a6:	4b10      	ldr	r3, [pc, #64]	; (4012e8 <system_init_flash+0x74>)
  4012a8:	4a13      	ldr	r2, [pc, #76]	; (4012f8 <system_init_flash+0x84>)
  4012aa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4012ac:	e013      	b.n	4012d6 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012ae:	687b      	ldr	r3, [r7, #4]
  4012b0:	4a12      	ldr	r2, [pc, #72]	; (4012fc <system_init_flash+0x88>)
  4012b2:	4293      	cmp	r3, r2
  4012b4:	d803      	bhi.n	4012be <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4012b6:	4b0c      	ldr	r3, [pc, #48]	; (4012e8 <system_init_flash+0x74>)
  4012b8:	4a11      	ldr	r2, [pc, #68]	; (401300 <system_init_flash+0x8c>)
  4012ba:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4012bc:	e00b      	b.n	4012d6 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012be:	687b      	ldr	r3, [r7, #4]
  4012c0:	4a10      	ldr	r2, [pc, #64]	; (401304 <system_init_flash+0x90>)
  4012c2:	4293      	cmp	r3, r2
  4012c4:	d804      	bhi.n	4012d0 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4012c6:	4b08      	ldr	r3, [pc, #32]	; (4012e8 <system_init_flash+0x74>)
  4012c8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4012cc:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4012ce:	e002      	b.n	4012d6 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012d0:	4b05      	ldr	r3, [pc, #20]	; (4012e8 <system_init_flash+0x74>)
  4012d2:	4a0d      	ldr	r2, [pc, #52]	; (401308 <system_init_flash+0x94>)
  4012d4:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4012d6:	bf00      	nop
  4012d8:	370c      	adds	r7, #12
  4012da:	46bd      	mov	sp, r7
  4012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e0:	4770      	bx	lr
  4012e2:	bf00      	nop
  4012e4:	01312cff 	.word	0x01312cff
  4012e8:	400e0c00 	.word	0x400e0c00
  4012ec:	026259ff 	.word	0x026259ff
  4012f0:	04000100 	.word	0x04000100
  4012f4:	039386ff 	.word	0x039386ff
  4012f8:	04000200 	.word	0x04000200
  4012fc:	04c4b3ff 	.word	0x04c4b3ff
  401300:	04000300 	.word	0x04000300
  401304:	05f5e0ff 	.word	0x05f5e0ff
  401308:	04000500 	.word	0x04000500

0040130c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40130c:	b480      	push	{r7}
  40130e:	b085      	sub	sp, #20
  401310:	af00      	add	r7, sp, #0
  401312:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401314:	4b10      	ldr	r3, [pc, #64]	; (401358 <_sbrk+0x4c>)
  401316:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401318:	4b10      	ldr	r3, [pc, #64]	; (40135c <_sbrk+0x50>)
  40131a:	681b      	ldr	r3, [r3, #0]
  40131c:	2b00      	cmp	r3, #0
  40131e:	d102      	bne.n	401326 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401320:	4b0e      	ldr	r3, [pc, #56]	; (40135c <_sbrk+0x50>)
  401322:	4a0f      	ldr	r2, [pc, #60]	; (401360 <_sbrk+0x54>)
  401324:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401326:	4b0d      	ldr	r3, [pc, #52]	; (40135c <_sbrk+0x50>)
  401328:	681b      	ldr	r3, [r3, #0]
  40132a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40132c:	68ba      	ldr	r2, [r7, #8]
  40132e:	687b      	ldr	r3, [r7, #4]
  401330:	441a      	add	r2, r3
  401332:	68fb      	ldr	r3, [r7, #12]
  401334:	429a      	cmp	r2, r3
  401336:	dd02      	ble.n	40133e <_sbrk+0x32>
		return (caddr_t) -1;	
  401338:	f04f 33ff 	mov.w	r3, #4294967295
  40133c:	e006      	b.n	40134c <_sbrk+0x40>
	}

	heap += incr;
  40133e:	4b07      	ldr	r3, [pc, #28]	; (40135c <_sbrk+0x50>)
  401340:	681a      	ldr	r2, [r3, #0]
  401342:	687b      	ldr	r3, [r7, #4]
  401344:	4413      	add	r3, r2
  401346:	4a05      	ldr	r2, [pc, #20]	; (40135c <_sbrk+0x50>)
  401348:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40134a:	68bb      	ldr	r3, [r7, #8]
}
  40134c:	4618      	mov	r0, r3
  40134e:	3714      	adds	r7, #20
  401350:	46bd      	mov	sp, r7
  401352:	f85d 7b04 	ldr.w	r7, [sp], #4
  401356:	4770      	bx	lr
  401358:	2045fffc 	.word	0x2045fffc
  40135c:	2040090c 	.word	0x2040090c
  401360:	20402c20 	.word	0x20402c20

00401364 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401364:	b480      	push	{r7}
  401366:	b083      	sub	sp, #12
  401368:	af00      	add	r7, sp, #0
  40136a:	6078      	str	r0, [r7, #4]
	return -1;
  40136c:	f04f 33ff 	mov.w	r3, #4294967295
}
  401370:	4618      	mov	r0, r3
  401372:	370c      	adds	r7, #12
  401374:	46bd      	mov	sp, r7
  401376:	f85d 7b04 	ldr.w	r7, [sp], #4
  40137a:	4770      	bx	lr

0040137c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40137c:	b480      	push	{r7}
  40137e:	b083      	sub	sp, #12
  401380:	af00      	add	r7, sp, #0
  401382:	6078      	str	r0, [r7, #4]
  401384:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401386:	683b      	ldr	r3, [r7, #0]
  401388:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40138c:	605a      	str	r2, [r3, #4]

	return 0;
  40138e:	2300      	movs	r3, #0
}
  401390:	4618      	mov	r0, r3
  401392:	370c      	adds	r7, #12
  401394:	46bd      	mov	sp, r7
  401396:	f85d 7b04 	ldr.w	r7, [sp], #4
  40139a:	4770      	bx	lr

0040139c <_isatty>:

extern int _isatty(int file)
{
  40139c:	b480      	push	{r7}
  40139e:	b083      	sub	sp, #12
  4013a0:	af00      	add	r7, sp, #0
  4013a2:	6078      	str	r0, [r7, #4]
	return 1;
  4013a4:	2301      	movs	r3, #1
}
  4013a6:	4618      	mov	r0, r3
  4013a8:	370c      	adds	r7, #12
  4013aa:	46bd      	mov	sp, r7
  4013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b0:	4770      	bx	lr
  4013b2:	bf00      	nop

004013b4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4013b4:	b480      	push	{r7}
  4013b6:	b085      	sub	sp, #20
  4013b8:	af00      	add	r7, sp, #0
  4013ba:	60f8      	str	r0, [r7, #12]
  4013bc:	60b9      	str	r1, [r7, #8]
  4013be:	607a      	str	r2, [r7, #4]
	return 0;
  4013c0:	2300      	movs	r3, #0
}
  4013c2:	4618      	mov	r0, r3
  4013c4:	3714      	adds	r7, #20
  4013c6:	46bd      	mov	sp, r7
  4013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013cc:	4770      	bx	lr
  4013ce:	bf00      	nop

004013d0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4013d0:	b480      	push	{r7}
  4013d2:	b083      	sub	sp, #12
  4013d4:	af00      	add	r7, sp, #0
  4013d6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4013d8:	687b      	ldr	r3, [r7, #4]
  4013da:	2b07      	cmp	r3, #7
  4013dc:	d825      	bhi.n	40142a <osc_get_rate+0x5a>
  4013de:	a201      	add	r2, pc, #4	; (adr r2, 4013e4 <osc_get_rate+0x14>)
  4013e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013e4:	00401405 	.word	0x00401405
  4013e8:	0040140b 	.word	0x0040140b
  4013ec:	00401411 	.word	0x00401411
  4013f0:	00401417 	.word	0x00401417
  4013f4:	0040141b 	.word	0x0040141b
  4013f8:	0040141f 	.word	0x0040141f
  4013fc:	00401423 	.word	0x00401423
  401400:	00401427 	.word	0x00401427
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401404:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401408:	e010      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40140a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40140e:	e00d      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401410:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401414:	e00a      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401416:	4b08      	ldr	r3, [pc, #32]	; (401438 <osc_get_rate+0x68>)
  401418:	e008      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40141a:	4b08      	ldr	r3, [pc, #32]	; (40143c <osc_get_rate+0x6c>)
  40141c:	e006      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40141e:	4b08      	ldr	r3, [pc, #32]	; (401440 <osc_get_rate+0x70>)
  401420:	e004      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401422:	4b07      	ldr	r3, [pc, #28]	; (401440 <osc_get_rate+0x70>)
  401424:	e002      	b.n	40142c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401426:	4b06      	ldr	r3, [pc, #24]	; (401440 <osc_get_rate+0x70>)
  401428:	e000      	b.n	40142c <osc_get_rate+0x5c>
	}

	return 0;
  40142a:	2300      	movs	r3, #0
}
  40142c:	4618      	mov	r0, r3
  40142e:	370c      	adds	r7, #12
  401430:	46bd      	mov	sp, r7
  401432:	f85d 7b04 	ldr.w	r7, [sp], #4
  401436:	4770      	bx	lr
  401438:	003d0900 	.word	0x003d0900
  40143c:	007a1200 	.word	0x007a1200
  401440:	00b71b00 	.word	0x00b71b00

00401444 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401444:	b580      	push	{r7, lr}
  401446:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401448:	2006      	movs	r0, #6
  40144a:	4b05      	ldr	r3, [pc, #20]	; (401460 <sysclk_get_main_hz+0x1c>)
  40144c:	4798      	blx	r3
  40144e:	4602      	mov	r2, r0
  401450:	4613      	mov	r3, r2
  401452:	009b      	lsls	r3, r3, #2
  401454:	4413      	add	r3, r2
  401456:	009a      	lsls	r2, r3, #2
  401458:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40145a:	4618      	mov	r0, r3
  40145c:	bd80      	pop	{r7, pc}
  40145e:	bf00      	nop
  401460:	004013d1 	.word	0x004013d1

00401464 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401464:	b580      	push	{r7, lr}
  401466:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401468:	4b02      	ldr	r3, [pc, #8]	; (401474 <sysclk_get_cpu_hz+0x10>)
  40146a:	4798      	blx	r3
  40146c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40146e:	4618      	mov	r0, r3
  401470:	bd80      	pop	{r7, pc}
  401472:	bf00      	nop
  401474:	00401445 	.word	0x00401445

00401478 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401478:	b580      	push	{r7, lr}
  40147a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40147c:	4b02      	ldr	r3, [pc, #8]	; (401488 <sysclk_get_peripheral_hz+0x10>)
  40147e:	4798      	blx	r3
  401480:	4603      	mov	r3, r0
  401482:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401484:	4618      	mov	r0, r3
  401486:	bd80      	pop	{r7, pc}
  401488:	00401445 	.word	0x00401445

0040148c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40148c:	b580      	push	{r7, lr}
  40148e:	b082      	sub	sp, #8
  401490:	af00      	add	r7, sp, #0
  401492:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401494:	6878      	ldr	r0, [r7, #4]
  401496:	4b03      	ldr	r3, [pc, #12]	; (4014a4 <sysclk_enable_peripheral_clock+0x18>)
  401498:	4798      	blx	r3
}
  40149a:	bf00      	nop
  40149c:	3708      	adds	r7, #8
  40149e:	46bd      	mov	sp, r7
  4014a0:	bd80      	pop	{r7, pc}
  4014a2:	bf00      	nop
  4014a4:	00400bb5 	.word	0x00400bb5

004014a8 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4014a8:	b580      	push	{r7, lr}
  4014aa:	b08c      	sub	sp, #48	; 0x30
  4014ac:	af00      	add	r7, sp, #0
  4014ae:	6078      	str	r0, [r7, #4]
  4014b0:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4014b2:	4b49      	ldr	r3, [pc, #292]	; (4015d8 <usart_serial_init+0x130>)
  4014b4:	4798      	blx	r3
  4014b6:	4603      	mov	r3, r0
  4014b8:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4014ba:	683b      	ldr	r3, [r7, #0]
  4014bc:	681b      	ldr	r3, [r3, #0]
  4014be:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4014c0:	683b      	ldr	r3, [r7, #0]
  4014c2:	689b      	ldr	r3, [r3, #8]
  4014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4014c6:	683b      	ldr	r3, [r7, #0]
  4014c8:	681b      	ldr	r3, [r3, #0]
  4014ca:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4014cc:	683b      	ldr	r3, [r7, #0]
  4014ce:	685b      	ldr	r3, [r3, #4]
  4014d0:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4014d2:	683b      	ldr	r3, [r7, #0]
  4014d4:	689b      	ldr	r3, [r3, #8]
  4014d6:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4014d8:	683b      	ldr	r3, [r7, #0]
  4014da:	68db      	ldr	r3, [r3, #12]
  4014dc:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4014de:	2300      	movs	r3, #0
  4014e0:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4014e2:	687b      	ldr	r3, [r7, #4]
  4014e4:	4a3d      	ldr	r2, [pc, #244]	; (4015dc <usart_serial_init+0x134>)
  4014e6:	4293      	cmp	r3, r2
  4014e8:	d108      	bne.n	4014fc <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4014ea:	2007      	movs	r0, #7
  4014ec:	4b3c      	ldr	r3, [pc, #240]	; (4015e0 <usart_serial_init+0x138>)
  4014ee:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4014f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4014f4:	4619      	mov	r1, r3
  4014f6:	6878      	ldr	r0, [r7, #4]
  4014f8:	4b3a      	ldr	r3, [pc, #232]	; (4015e4 <usart_serial_init+0x13c>)
  4014fa:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4014fc:	687b      	ldr	r3, [r7, #4]
  4014fe:	4a3a      	ldr	r2, [pc, #232]	; (4015e8 <usart_serial_init+0x140>)
  401500:	4293      	cmp	r3, r2
  401502:	d108      	bne.n	401516 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401504:	2008      	movs	r0, #8
  401506:	4b36      	ldr	r3, [pc, #216]	; (4015e0 <usart_serial_init+0x138>)
  401508:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40150a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40150e:	4619      	mov	r1, r3
  401510:	6878      	ldr	r0, [r7, #4]
  401512:	4b34      	ldr	r3, [pc, #208]	; (4015e4 <usart_serial_init+0x13c>)
  401514:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401516:	687b      	ldr	r3, [r7, #4]
  401518:	4a34      	ldr	r2, [pc, #208]	; (4015ec <usart_serial_init+0x144>)
  40151a:	4293      	cmp	r3, r2
  40151c:	d108      	bne.n	401530 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  40151e:	202c      	movs	r0, #44	; 0x2c
  401520:	4b2f      	ldr	r3, [pc, #188]	; (4015e0 <usart_serial_init+0x138>)
  401522:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401524:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401528:	4619      	mov	r1, r3
  40152a:	6878      	ldr	r0, [r7, #4]
  40152c:	4b2d      	ldr	r3, [pc, #180]	; (4015e4 <usart_serial_init+0x13c>)
  40152e:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401530:	687b      	ldr	r3, [r7, #4]
  401532:	4a2f      	ldr	r2, [pc, #188]	; (4015f0 <usart_serial_init+0x148>)
  401534:	4293      	cmp	r3, r2
  401536:	d108      	bne.n	40154a <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401538:	202d      	movs	r0, #45	; 0x2d
  40153a:	4b29      	ldr	r3, [pc, #164]	; (4015e0 <usart_serial_init+0x138>)
  40153c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40153e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401542:	4619      	mov	r1, r3
  401544:	6878      	ldr	r0, [r7, #4]
  401546:	4b27      	ldr	r3, [pc, #156]	; (4015e4 <usart_serial_init+0x13c>)
  401548:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40154a:	687b      	ldr	r3, [r7, #4]
  40154c:	4a29      	ldr	r2, [pc, #164]	; (4015f4 <usart_serial_init+0x14c>)
  40154e:	4293      	cmp	r3, r2
  401550:	d111      	bne.n	401576 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401552:	200d      	movs	r0, #13
  401554:	4b22      	ldr	r3, [pc, #136]	; (4015e0 <usart_serial_init+0x138>)
  401556:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401558:	4b1f      	ldr	r3, [pc, #124]	; (4015d8 <usart_serial_init+0x130>)
  40155a:	4798      	blx	r3
  40155c:	4602      	mov	r2, r0
  40155e:	f107 030c 	add.w	r3, r7, #12
  401562:	4619      	mov	r1, r3
  401564:	6878      	ldr	r0, [r7, #4]
  401566:	4b24      	ldr	r3, [pc, #144]	; (4015f8 <usart_serial_init+0x150>)
  401568:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40156a:	6878      	ldr	r0, [r7, #4]
  40156c:	4b23      	ldr	r3, [pc, #140]	; (4015fc <usart_serial_init+0x154>)
  40156e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401570:	6878      	ldr	r0, [r7, #4]
  401572:	4b23      	ldr	r3, [pc, #140]	; (401600 <usart_serial_init+0x158>)
  401574:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401576:	687b      	ldr	r3, [r7, #4]
  401578:	4a22      	ldr	r2, [pc, #136]	; (401604 <usart_serial_init+0x15c>)
  40157a:	4293      	cmp	r3, r2
  40157c:	d111      	bne.n	4015a2 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40157e:	200e      	movs	r0, #14
  401580:	4b17      	ldr	r3, [pc, #92]	; (4015e0 <usart_serial_init+0x138>)
  401582:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401584:	4b14      	ldr	r3, [pc, #80]	; (4015d8 <usart_serial_init+0x130>)
  401586:	4798      	blx	r3
  401588:	4602      	mov	r2, r0
  40158a:	f107 030c 	add.w	r3, r7, #12
  40158e:	4619      	mov	r1, r3
  401590:	6878      	ldr	r0, [r7, #4]
  401592:	4b19      	ldr	r3, [pc, #100]	; (4015f8 <usart_serial_init+0x150>)
  401594:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401596:	6878      	ldr	r0, [r7, #4]
  401598:	4b18      	ldr	r3, [pc, #96]	; (4015fc <usart_serial_init+0x154>)
  40159a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40159c:	6878      	ldr	r0, [r7, #4]
  40159e:	4b18      	ldr	r3, [pc, #96]	; (401600 <usart_serial_init+0x158>)
  4015a0:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4015a2:	687b      	ldr	r3, [r7, #4]
  4015a4:	4a18      	ldr	r2, [pc, #96]	; (401608 <usart_serial_init+0x160>)
  4015a6:	4293      	cmp	r3, r2
  4015a8:	d111      	bne.n	4015ce <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4015aa:	200f      	movs	r0, #15
  4015ac:	4b0c      	ldr	r3, [pc, #48]	; (4015e0 <usart_serial_init+0x138>)
  4015ae:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4015b0:	4b09      	ldr	r3, [pc, #36]	; (4015d8 <usart_serial_init+0x130>)
  4015b2:	4798      	blx	r3
  4015b4:	4602      	mov	r2, r0
  4015b6:	f107 030c 	add.w	r3, r7, #12
  4015ba:	4619      	mov	r1, r3
  4015bc:	6878      	ldr	r0, [r7, #4]
  4015be:	4b0e      	ldr	r3, [pc, #56]	; (4015f8 <usart_serial_init+0x150>)
  4015c0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4015c2:	6878      	ldr	r0, [r7, #4]
  4015c4:	4b0d      	ldr	r3, [pc, #52]	; (4015fc <usart_serial_init+0x154>)
  4015c6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4015c8:	6878      	ldr	r0, [r7, #4]
  4015ca:	4b0d      	ldr	r3, [pc, #52]	; (401600 <usart_serial_init+0x158>)
  4015cc:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  4015ce:	bf00      	nop
  4015d0:	3730      	adds	r7, #48	; 0x30
  4015d2:	46bd      	mov	sp, r7
  4015d4:	bd80      	pop	{r7, pc}
  4015d6:	bf00      	nop
  4015d8:	00401479 	.word	0x00401479
  4015dc:	400e0800 	.word	0x400e0800
  4015e0:	0040148d 	.word	0x0040148d
  4015e4:	00400c39 	.word	0x00400c39
  4015e8:	400e0a00 	.word	0x400e0a00
  4015ec:	400e1a00 	.word	0x400e1a00
  4015f0:	400e1c00 	.word	0x400e1c00
  4015f4:	40024000 	.word	0x40024000
  4015f8:	00400dfd 	.word	0x00400dfd
  4015fc:	00400e81 	.word	0x00400e81
  401600:	00400eb9 	.word	0x00400eb9
  401604:	40028000 	.word	0x40028000
  401608:	4002c000 	.word	0x4002c000

0040160c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40160c:	b580      	push	{r7, lr}
  40160e:	b082      	sub	sp, #8
  401610:	af00      	add	r7, sp, #0
  401612:	6078      	str	r0, [r7, #4]
  401614:	460b      	mov	r3, r1
  401616:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401618:	687b      	ldr	r3, [r7, #4]
  40161a:	4a36      	ldr	r2, [pc, #216]	; (4016f4 <usart_serial_putchar+0xe8>)
  40161c:	4293      	cmp	r3, r2
  40161e:	d10a      	bne.n	401636 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401620:	bf00      	nop
  401622:	78fb      	ldrb	r3, [r7, #3]
  401624:	4619      	mov	r1, r3
  401626:	6878      	ldr	r0, [r7, #4]
  401628:	4b33      	ldr	r3, [pc, #204]	; (4016f8 <usart_serial_putchar+0xec>)
  40162a:	4798      	blx	r3
  40162c:	4603      	mov	r3, r0
  40162e:	2b00      	cmp	r3, #0
  401630:	d1f7      	bne.n	401622 <usart_serial_putchar+0x16>
		return 1;
  401632:	2301      	movs	r3, #1
  401634:	e05a      	b.n	4016ec <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401636:	687b      	ldr	r3, [r7, #4]
  401638:	4a30      	ldr	r2, [pc, #192]	; (4016fc <usart_serial_putchar+0xf0>)
  40163a:	4293      	cmp	r3, r2
  40163c:	d10a      	bne.n	401654 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40163e:	bf00      	nop
  401640:	78fb      	ldrb	r3, [r7, #3]
  401642:	4619      	mov	r1, r3
  401644:	6878      	ldr	r0, [r7, #4]
  401646:	4b2c      	ldr	r3, [pc, #176]	; (4016f8 <usart_serial_putchar+0xec>)
  401648:	4798      	blx	r3
  40164a:	4603      	mov	r3, r0
  40164c:	2b00      	cmp	r3, #0
  40164e:	d1f7      	bne.n	401640 <usart_serial_putchar+0x34>
		return 1;
  401650:	2301      	movs	r3, #1
  401652:	e04b      	b.n	4016ec <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401654:	687b      	ldr	r3, [r7, #4]
  401656:	4a2a      	ldr	r2, [pc, #168]	; (401700 <usart_serial_putchar+0xf4>)
  401658:	4293      	cmp	r3, r2
  40165a:	d10a      	bne.n	401672 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  40165c:	bf00      	nop
  40165e:	78fb      	ldrb	r3, [r7, #3]
  401660:	4619      	mov	r1, r3
  401662:	6878      	ldr	r0, [r7, #4]
  401664:	4b24      	ldr	r3, [pc, #144]	; (4016f8 <usart_serial_putchar+0xec>)
  401666:	4798      	blx	r3
  401668:	4603      	mov	r3, r0
  40166a:	2b00      	cmp	r3, #0
  40166c:	d1f7      	bne.n	40165e <usart_serial_putchar+0x52>
		return 1;
  40166e:	2301      	movs	r3, #1
  401670:	e03c      	b.n	4016ec <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401672:	687b      	ldr	r3, [r7, #4]
  401674:	4a23      	ldr	r2, [pc, #140]	; (401704 <usart_serial_putchar+0xf8>)
  401676:	4293      	cmp	r3, r2
  401678:	d10a      	bne.n	401690 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  40167a:	bf00      	nop
  40167c:	78fb      	ldrb	r3, [r7, #3]
  40167e:	4619      	mov	r1, r3
  401680:	6878      	ldr	r0, [r7, #4]
  401682:	4b1d      	ldr	r3, [pc, #116]	; (4016f8 <usart_serial_putchar+0xec>)
  401684:	4798      	blx	r3
  401686:	4603      	mov	r3, r0
  401688:	2b00      	cmp	r3, #0
  40168a:	d1f7      	bne.n	40167c <usart_serial_putchar+0x70>
		return 1;
  40168c:	2301      	movs	r3, #1
  40168e:	e02d      	b.n	4016ec <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	4a1d      	ldr	r2, [pc, #116]	; (401708 <usart_serial_putchar+0xfc>)
  401694:	4293      	cmp	r3, r2
  401696:	d10a      	bne.n	4016ae <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401698:	bf00      	nop
  40169a:	78fb      	ldrb	r3, [r7, #3]
  40169c:	4619      	mov	r1, r3
  40169e:	6878      	ldr	r0, [r7, #4]
  4016a0:	4b1a      	ldr	r3, [pc, #104]	; (40170c <usart_serial_putchar+0x100>)
  4016a2:	4798      	blx	r3
  4016a4:	4603      	mov	r3, r0
  4016a6:	2b00      	cmp	r3, #0
  4016a8:	d1f7      	bne.n	40169a <usart_serial_putchar+0x8e>
		return 1;
  4016aa:	2301      	movs	r3, #1
  4016ac:	e01e      	b.n	4016ec <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4016ae:	687b      	ldr	r3, [r7, #4]
  4016b0:	4a17      	ldr	r2, [pc, #92]	; (401710 <usart_serial_putchar+0x104>)
  4016b2:	4293      	cmp	r3, r2
  4016b4:	d10a      	bne.n	4016cc <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  4016b6:	bf00      	nop
  4016b8:	78fb      	ldrb	r3, [r7, #3]
  4016ba:	4619      	mov	r1, r3
  4016bc:	6878      	ldr	r0, [r7, #4]
  4016be:	4b13      	ldr	r3, [pc, #76]	; (40170c <usart_serial_putchar+0x100>)
  4016c0:	4798      	blx	r3
  4016c2:	4603      	mov	r3, r0
  4016c4:	2b00      	cmp	r3, #0
  4016c6:	d1f7      	bne.n	4016b8 <usart_serial_putchar+0xac>
		return 1;
  4016c8:	2301      	movs	r3, #1
  4016ca:	e00f      	b.n	4016ec <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4016cc:	687b      	ldr	r3, [r7, #4]
  4016ce:	4a11      	ldr	r2, [pc, #68]	; (401714 <usart_serial_putchar+0x108>)
  4016d0:	4293      	cmp	r3, r2
  4016d2:	d10a      	bne.n	4016ea <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  4016d4:	bf00      	nop
  4016d6:	78fb      	ldrb	r3, [r7, #3]
  4016d8:	4619      	mov	r1, r3
  4016da:	6878      	ldr	r0, [r7, #4]
  4016dc:	4b0b      	ldr	r3, [pc, #44]	; (40170c <usart_serial_putchar+0x100>)
  4016de:	4798      	blx	r3
  4016e0:	4603      	mov	r3, r0
  4016e2:	2b00      	cmp	r3, #0
  4016e4:	d1f7      	bne.n	4016d6 <usart_serial_putchar+0xca>
		return 1;
  4016e6:	2301      	movs	r3, #1
  4016e8:	e000      	b.n	4016ec <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4016ea:	2300      	movs	r3, #0
}
  4016ec:	4618      	mov	r0, r3
  4016ee:	3708      	adds	r7, #8
  4016f0:	46bd      	mov	sp, r7
  4016f2:	bd80      	pop	{r7, pc}
  4016f4:	400e0800 	.word	0x400e0800
  4016f8:	00400cb9 	.word	0x00400cb9
  4016fc:	400e0a00 	.word	0x400e0a00
  401700:	400e1a00 	.word	0x400e1a00
  401704:	400e1c00 	.word	0x400e1c00
  401708:	40024000 	.word	0x40024000
  40170c:	00400f41 	.word	0x00400f41
  401710:	40028000 	.word	0x40028000
  401714:	4002c000 	.word	0x4002c000

00401718 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401718:	b580      	push	{r7, lr}
  40171a:	b084      	sub	sp, #16
  40171c:	af00      	add	r7, sp, #0
  40171e:	6078      	str	r0, [r7, #4]
  401720:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401722:	2300      	movs	r3, #0
  401724:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401726:	687b      	ldr	r3, [r7, #4]
  401728:	4a34      	ldr	r2, [pc, #208]	; (4017fc <usart_serial_getchar+0xe4>)
  40172a:	4293      	cmp	r3, r2
  40172c:	d107      	bne.n	40173e <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40172e:	bf00      	nop
  401730:	6839      	ldr	r1, [r7, #0]
  401732:	6878      	ldr	r0, [r7, #4]
  401734:	4b32      	ldr	r3, [pc, #200]	; (401800 <usart_serial_getchar+0xe8>)
  401736:	4798      	blx	r3
  401738:	4603      	mov	r3, r0
  40173a:	2b00      	cmp	r3, #0
  40173c:	d1f8      	bne.n	401730 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40173e:	687b      	ldr	r3, [r7, #4]
  401740:	4a30      	ldr	r2, [pc, #192]	; (401804 <usart_serial_getchar+0xec>)
  401742:	4293      	cmp	r3, r2
  401744:	d107      	bne.n	401756 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401746:	bf00      	nop
  401748:	6839      	ldr	r1, [r7, #0]
  40174a:	6878      	ldr	r0, [r7, #4]
  40174c:	4b2c      	ldr	r3, [pc, #176]	; (401800 <usart_serial_getchar+0xe8>)
  40174e:	4798      	blx	r3
  401750:	4603      	mov	r3, r0
  401752:	2b00      	cmp	r3, #0
  401754:	d1f8      	bne.n	401748 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401756:	687b      	ldr	r3, [r7, #4]
  401758:	4a2b      	ldr	r2, [pc, #172]	; (401808 <usart_serial_getchar+0xf0>)
  40175a:	4293      	cmp	r3, r2
  40175c:	d107      	bne.n	40176e <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  40175e:	bf00      	nop
  401760:	6839      	ldr	r1, [r7, #0]
  401762:	6878      	ldr	r0, [r7, #4]
  401764:	4b26      	ldr	r3, [pc, #152]	; (401800 <usart_serial_getchar+0xe8>)
  401766:	4798      	blx	r3
  401768:	4603      	mov	r3, r0
  40176a:	2b00      	cmp	r3, #0
  40176c:	d1f8      	bne.n	401760 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40176e:	687b      	ldr	r3, [r7, #4]
  401770:	4a26      	ldr	r2, [pc, #152]	; (40180c <usart_serial_getchar+0xf4>)
  401772:	4293      	cmp	r3, r2
  401774:	d107      	bne.n	401786 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401776:	bf00      	nop
  401778:	6839      	ldr	r1, [r7, #0]
  40177a:	6878      	ldr	r0, [r7, #4]
  40177c:	4b20      	ldr	r3, [pc, #128]	; (401800 <usart_serial_getchar+0xe8>)
  40177e:	4798      	blx	r3
  401780:	4603      	mov	r3, r0
  401782:	2b00      	cmp	r3, #0
  401784:	d1f8      	bne.n	401778 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401786:	687b      	ldr	r3, [r7, #4]
  401788:	4a21      	ldr	r2, [pc, #132]	; (401810 <usart_serial_getchar+0xf8>)
  40178a:	4293      	cmp	r3, r2
  40178c:	d10d      	bne.n	4017aa <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  40178e:	bf00      	nop
  401790:	f107 030c 	add.w	r3, r7, #12
  401794:	4619      	mov	r1, r3
  401796:	6878      	ldr	r0, [r7, #4]
  401798:	4b1e      	ldr	r3, [pc, #120]	; (401814 <usart_serial_getchar+0xfc>)
  40179a:	4798      	blx	r3
  40179c:	4603      	mov	r3, r0
  40179e:	2b00      	cmp	r3, #0
  4017a0:	d1f6      	bne.n	401790 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4017a2:	68fb      	ldr	r3, [r7, #12]
  4017a4:	b2da      	uxtb	r2, r3
  4017a6:	683b      	ldr	r3, [r7, #0]
  4017a8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4017aa:	687b      	ldr	r3, [r7, #4]
  4017ac:	4a1a      	ldr	r2, [pc, #104]	; (401818 <usart_serial_getchar+0x100>)
  4017ae:	4293      	cmp	r3, r2
  4017b0:	d10d      	bne.n	4017ce <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4017b2:	bf00      	nop
  4017b4:	f107 030c 	add.w	r3, r7, #12
  4017b8:	4619      	mov	r1, r3
  4017ba:	6878      	ldr	r0, [r7, #4]
  4017bc:	4b15      	ldr	r3, [pc, #84]	; (401814 <usart_serial_getchar+0xfc>)
  4017be:	4798      	blx	r3
  4017c0:	4603      	mov	r3, r0
  4017c2:	2b00      	cmp	r3, #0
  4017c4:	d1f6      	bne.n	4017b4 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  4017c6:	68fb      	ldr	r3, [r7, #12]
  4017c8:	b2da      	uxtb	r2, r3
  4017ca:	683b      	ldr	r3, [r7, #0]
  4017cc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4017ce:	687b      	ldr	r3, [r7, #4]
  4017d0:	4a12      	ldr	r2, [pc, #72]	; (40181c <usart_serial_getchar+0x104>)
  4017d2:	4293      	cmp	r3, r2
  4017d4:	d10d      	bne.n	4017f2 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  4017d6:	bf00      	nop
  4017d8:	f107 030c 	add.w	r3, r7, #12
  4017dc:	4619      	mov	r1, r3
  4017de:	6878      	ldr	r0, [r7, #4]
  4017e0:	4b0c      	ldr	r3, [pc, #48]	; (401814 <usart_serial_getchar+0xfc>)
  4017e2:	4798      	blx	r3
  4017e4:	4603      	mov	r3, r0
  4017e6:	2b00      	cmp	r3, #0
  4017e8:	d1f6      	bne.n	4017d8 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4017ea:	68fb      	ldr	r3, [r7, #12]
  4017ec:	b2da      	uxtb	r2, r3
  4017ee:	683b      	ldr	r3, [r7, #0]
  4017f0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4017f2:	bf00      	nop
  4017f4:	3710      	adds	r7, #16
  4017f6:	46bd      	mov	sp, r7
  4017f8:	bd80      	pop	{r7, pc}
  4017fa:	bf00      	nop
  4017fc:	400e0800 	.word	0x400e0800
  401800:	00400ce9 	.word	0x00400ce9
  401804:	400e0a00 	.word	0x400e0a00
  401808:	400e1a00 	.word	0x400e1a00
  40180c:	400e1c00 	.word	0x400e1c00
  401810:	40024000 	.word	0x40024000
  401814:	00400f75 	.word	0x00400f75
  401818:	40028000 	.word	0x40028000
  40181c:	4002c000 	.word	0x4002c000

00401820 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401820:	b580      	push	{r7, lr}
  401822:	b082      	sub	sp, #8
  401824:	af00      	add	r7, sp, #0
  401826:	6078      	str	r0, [r7, #4]
  401828:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40182a:	4a0f      	ldr	r2, [pc, #60]	; (401868 <stdio_serial_init+0x48>)
  40182c:	687b      	ldr	r3, [r7, #4]
  40182e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401830:	4b0e      	ldr	r3, [pc, #56]	; (40186c <stdio_serial_init+0x4c>)
  401832:	4a0f      	ldr	r2, [pc, #60]	; (401870 <stdio_serial_init+0x50>)
  401834:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401836:	4b0f      	ldr	r3, [pc, #60]	; (401874 <stdio_serial_init+0x54>)
  401838:	4a0f      	ldr	r2, [pc, #60]	; (401878 <stdio_serial_init+0x58>)
  40183a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  40183c:	6839      	ldr	r1, [r7, #0]
  40183e:	6878      	ldr	r0, [r7, #4]
  401840:	4b0e      	ldr	r3, [pc, #56]	; (40187c <stdio_serial_init+0x5c>)
  401842:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401844:	4b0e      	ldr	r3, [pc, #56]	; (401880 <stdio_serial_init+0x60>)
  401846:	681b      	ldr	r3, [r3, #0]
  401848:	689b      	ldr	r3, [r3, #8]
  40184a:	2100      	movs	r1, #0
  40184c:	4618      	mov	r0, r3
  40184e:	4b0d      	ldr	r3, [pc, #52]	; (401884 <stdio_serial_init+0x64>)
  401850:	4798      	blx	r3
	setbuf(stdin, NULL);
  401852:	4b0b      	ldr	r3, [pc, #44]	; (401880 <stdio_serial_init+0x60>)
  401854:	681b      	ldr	r3, [r3, #0]
  401856:	685b      	ldr	r3, [r3, #4]
  401858:	2100      	movs	r1, #0
  40185a:	4618      	mov	r0, r3
  40185c:	4b09      	ldr	r3, [pc, #36]	; (401884 <stdio_serial_init+0x64>)
  40185e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401860:	bf00      	nop
  401862:	3708      	adds	r7, #8
  401864:	46bd      	mov	sp, r7
  401866:	bd80      	pop	{r7, pc}
  401868:	2040094c 	.word	0x2040094c
  40186c:	20400948 	.word	0x20400948
  401870:	0040160d 	.word	0x0040160d
  401874:	20400944 	.word	0x20400944
  401878:	00401719 	.word	0x00401719
  40187c:	004014a9 	.word	0x004014a9
  401880:	20400440 	.word	0x20400440
  401884:	004020b9 	.word	0x004020b9

00401888 <LED_init>:
};

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401888:	b590      	push	{r4, r7, lr}
  40188a:	b085      	sub	sp, #20
  40188c:	af02      	add	r7, sp, #8
  40188e:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401890:	200c      	movs	r0, #12
  401892:	4b07      	ldr	r3, [pc, #28]	; (4018b0 <LED_init+0x28>)
  401894:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401896:	687a      	ldr	r2, [r7, #4]
  401898:	2300      	movs	r3, #0
  40189a:	9300      	str	r3, [sp, #0]
  40189c:	2300      	movs	r3, #0
  40189e:	f44f 7180 	mov.w	r1, #256	; 0x100
  4018a2:	4804      	ldr	r0, [pc, #16]	; (4018b4 <LED_init+0x2c>)
  4018a4:	4c04      	ldr	r4, [pc, #16]	; (4018b8 <LED_init+0x30>)
  4018a6:	47a0      	blx	r4
};
  4018a8:	bf00      	nop
  4018aa:	370c      	adds	r7, #12
  4018ac:	46bd      	mov	sp, r7
  4018ae:	bd90      	pop	{r4, r7, pc}
  4018b0:	00400bb5 	.word	0x00400bb5
  4018b4:	400e1200 	.word	0x400e1200
  4018b8:	00400715 	.word	0x00400715

004018bc <configure_console>:
 * 1 stop bit
 * sem paridade
 */

static void configure_console(void)
{
  4018bc:	b590      	push	{r4, r7, lr}
  4018be:	b085      	sub	sp, #20
  4018c0:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  4018c2:	200b      	movs	r0, #11
  4018c4:	4b15      	ldr	r3, [pc, #84]	; (40191c <configure_console+0x60>)
  4018c6:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  4018c8:	200a      	movs	r0, #10
  4018ca:	4b14      	ldr	r3, [pc, #80]	; (40191c <configure_console+0x60>)
  4018cc:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  4018ce:	2210      	movs	r2, #16
  4018d0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4018d4:	4812      	ldr	r0, [pc, #72]	; (401920 <configure_console+0x64>)
  4018d6:	4b13      	ldr	r3, [pc, #76]	; (401924 <configure_console+0x68>)
  4018d8:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  4018da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4018de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4018e2:	4811      	ldr	r0, [pc, #68]	; (401928 <configure_console+0x6c>)
  4018e4:	4b0f      	ldr	r3, [pc, #60]	; (401924 <configure_console+0x68>)
  4018e6:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4018e8:	4a10      	ldr	r2, [pc, #64]	; (40192c <configure_console+0x70>)
  4018ea:	4b10      	ldr	r3, [pc, #64]	; (40192c <configure_console+0x70>)
  4018ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4018f0:	f043 0310 	orr.w	r3, r3, #16
  4018f4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  4018f8:	4b0d      	ldr	r3, [pc, #52]	; (401930 <configure_console+0x74>)
  4018fa:	463c      	mov	r4, r7
  4018fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4018fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401902:	200e      	movs	r0, #14
  401904:	4b05      	ldr	r3, [pc, #20]	; (40191c <configure_console+0x60>)
  401906:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  401908:	463b      	mov	r3, r7
  40190a:	4619      	mov	r1, r3
  40190c:	4809      	ldr	r0, [pc, #36]	; (401934 <configure_console+0x78>)
  40190e:	4b0a      	ldr	r3, [pc, #40]	; (401938 <configure_console+0x7c>)
  401910:	4798      	blx	r3
}
  401912:	bf00      	nop
  401914:	3714      	adds	r7, #20
  401916:	46bd      	mov	sp, r7
  401918:	bd90      	pop	{r4, r7, pc}
  40191a:	bf00      	nop
  40191c:	0040148d 	.word	0x0040148d
  401920:	400e1000 	.word	0x400e1000
  401924:	00400605 	.word	0x00400605
  401928:	400e0e00 	.word	0x400e0e00
  40192c:	40088000 	.word	0x40088000
  401930:	00404cd4 	.word	0x00404cd4
  401934:	40028000 	.word	0x40028000
  401938:	00401821 	.word	0x00401821

0040193c <USART0_init>:

/**
 * \brief Configure UART console.
 */
static void USART0_init(void){
  40193c:	b580      	push	{r7, lr}
  40193e:	b086      	sub	sp, #24
  401940:	af00      	add	r7, sp, #0
  
  /* Configura USART0 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  401942:	200b      	movs	r0, #11
  401944:	4b19      	ldr	r3, [pc, #100]	; (4019ac <USART0_init+0x70>)
  401946:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  401948:	2201      	movs	r2, #1
  40194a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40194e:	4818      	ldr	r0, [pc, #96]	; (4019b0 <USART0_init+0x74>)
  401950:	4b18      	ldr	r3, [pc, #96]	; (4019b4 <USART0_init+0x78>)
  401952:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  401954:	2202      	movs	r2, #2
  401956:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40195a:	4815      	ldr	r0, [pc, #84]	; (4019b0 <USART0_init+0x74>)
  40195c:	4b15      	ldr	r3, [pc, #84]	; (4019b4 <USART0_init+0x78>)
  40195e:	4798      	blx	r3
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401960:	463b      	mov	r3, r7
  401962:	2200      	movs	r2, #0
  401964:	601a      	str	r2, [r3, #0]
  401966:	605a      	str	r2, [r3, #4]
  401968:	609a      	str	r2, [r3, #8]
  40196a:	60da      	str	r2, [r3, #12]
  40196c:	611a      	str	r2, [r3, #16]
  40196e:	615a      	str	r2, [r3, #20]
  401970:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401974:	603b      	str	r3, [r7, #0]
  401976:	23c0      	movs	r3, #192	; 0xc0
  401978:	607b      	str	r3, [r7, #4]
  40197a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40197e:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(ID_USART0);
  401980:	200d      	movs	r0, #13
  401982:	4b0a      	ldr	r3, [pc, #40]	; (4019ac <USART0_init+0x70>)
  401984:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  401986:	4b0c      	ldr	r3, [pc, #48]	; (4019b8 <USART0_init+0x7c>)
  401988:	4798      	blx	r3
  40198a:	4602      	mov	r2, r0
  40198c:	463b      	mov	r3, r7
  40198e:	4619      	mov	r1, r3
  401990:	480a      	ldr	r0, [pc, #40]	; (4019bc <USART0_init+0x80>)
  401992:	4b0b      	ldr	r3, [pc, #44]	; (4019c0 <USART0_init+0x84>)
  401994:	4798      	blx	r3
  //usart_enable_interrupt(USART0, US_IER_RXRDY);
  //NVIC_EnableIRQ(ID_USART0);
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART0);
  401996:	4809      	ldr	r0, [pc, #36]	; (4019bc <USART0_init+0x80>)
  401998:	4b0a      	ldr	r3, [pc, #40]	; (4019c4 <USART0_init+0x88>)
  40199a:	4798      	blx	r3
	usart_enable_rx(USART0);
  40199c:	4807      	ldr	r0, [pc, #28]	; (4019bc <USART0_init+0x80>)
  40199e:	4b0a      	ldr	r3, [pc, #40]	; (4019c8 <USART0_init+0x8c>)
  4019a0:	4798      	blx	r3

 }
  4019a2:	bf00      	nop
  4019a4:	3718      	adds	r7, #24
  4019a6:	46bd      	mov	sp, r7
  4019a8:	bd80      	pop	{r7, pc}
  4019aa:	bf00      	nop
  4019ac:	0040148d 	.word	0x0040148d
  4019b0:	400e1000 	.word	0x400e1000
  4019b4:	00400605 	.word	0x00400605
  4019b8:	00401479 	.word	0x00401479
  4019bc:	40024000 	.word	0x40024000
  4019c0:	00400dfd 	.word	0x00400dfd
  4019c4:	00400e81 	.word	0x00400e81
  4019c8:	00400eb9 	.word	0x00400eb9

004019cc <usart_putString>:


/**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  4019cc:	b580      	push	{r7, lr}
  4019ce:	b084      	sub	sp, #16
  4019d0:	af00      	add	r7, sp, #0
  4019d2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0 ;
  4019d4:	2300      	movs	r3, #0
  4019d6:	60fb      	str	r3, [r7, #12]

  while(*(pstring + i)){
  4019d8:	e010      	b.n	4019fc <usart_putString+0x30>
    usart_serial_putchar(USART0, *(pstring+i++));
  4019da:	68fb      	ldr	r3, [r7, #12]
  4019dc:	1c5a      	adds	r2, r3, #1
  4019de:	60fa      	str	r2, [r7, #12]
  4019e0:	687a      	ldr	r2, [r7, #4]
  4019e2:	4413      	add	r3, r2
  4019e4:	781b      	ldrb	r3, [r3, #0]
  4019e6:	4619      	mov	r1, r3
  4019e8:	480a      	ldr	r0, [pc, #40]	; (401a14 <usart_putString+0x48>)
  4019ea:	4b0b      	ldr	r3, [pc, #44]	; (401a18 <usart_putString+0x4c>)
  4019ec:	4798      	blx	r3
    while(!uart_is_tx_empty(USART0)){};
  4019ee:	bf00      	nop
  4019f0:	4808      	ldr	r0, [pc, #32]	; (401a14 <usart_putString+0x48>)
  4019f2:	4b0a      	ldr	r3, [pc, #40]	; (401a1c <usart_putString+0x50>)
  4019f4:	4798      	blx	r3
  4019f6:	4603      	mov	r3, r0
  4019f8:	2b00      	cmp	r3, #0
  4019fa:	d0f9      	beq.n	4019f0 <usart_putString+0x24>
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  uint32_t i = 0 ;

  while(*(pstring + i)){
  4019fc:	687a      	ldr	r2, [r7, #4]
  4019fe:	68fb      	ldr	r3, [r7, #12]
  401a00:	4413      	add	r3, r2
  401a02:	781b      	ldrb	r3, [r3, #0]
  401a04:	2b00      	cmp	r3, #0
  401a06:	d1e8      	bne.n	4019da <usart_putString+0xe>
    usart_serial_putchar(USART0, *(pstring+i++));
    while(!uart_is_tx_empty(USART0)){};
  }    
     
  return(i);
  401a08:	68fb      	ldr	r3, [r7, #12]
}
  401a0a:	4618      	mov	r0, r3
  401a0c:	3710      	adds	r7, #16
  401a0e:	46bd      	mov	sp, r7
  401a10:	bd80      	pop	{r7, pc}
  401a12:	bf00      	nop
  401a14:	40024000 	.word	0x40024000
  401a18:	0040160d 	.word	0x0040160d
  401a1c:	00400c91 	.word	0x00400c91

00401a20 <usart_getString>:

/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  401a20:	b580      	push	{r7, lr}
  401a22:	b084      	sub	sp, #16
  401a24:	af00      	add	r7, sp, #0
  401a26:	6078      	str	r0, [r7, #4]
  uint32_t i = 0 ;
  401a28:	2300      	movs	r3, #0
  401a2a:	60fb      	str	r3, [r7, #12]
  
  usart_serial_getchar(USART0, (pstring+i));
  401a2c:	687a      	ldr	r2, [r7, #4]
  401a2e:	68fb      	ldr	r3, [r7, #12]
  401a30:	4413      	add	r3, r2
  401a32:	4619      	mov	r1, r3
  401a34:	4803      	ldr	r0, [pc, #12]	; (401a44 <usart_getString+0x24>)
  401a36:	4b04      	ldr	r3, [pc, #16]	; (401a48 <usart_getString+0x28>)
  401a38:	4798      	blx	r3
	//pio_set(LED_PIO, LED_PIN_MASK);
	//printf("%c", *(pstring + i));
    //usart_serial_getchar(USART0, (pstring+(++i)));
  //}
  //*(pstring+i+1)= 0x00;
  return(i);
  401a3a:	68fb      	ldr	r3, [r7, #12]
  
}
  401a3c:	4618      	mov	r0, r3
  401a3e:	3710      	adds	r7, #16
  401a40:	46bd      	mov	sp, r7
  401a42:	bd80      	pop	{r7, pc}
  401a44:	40024000 	.word	0x40024000
  401a48:	00401719 	.word	0x00401719

00401a4c <USART0_Handler>:

  void USART0_Handler(void){
  401a4c:	b580      	push	{r7, lr}
  401a4e:	b082      	sub	sp, #8
  401a50:	af00      	add	r7, sp, #0
	  uint32_t ret = usart_get_status(USART0);
  401a52:	4806      	ldr	r0, [pc, #24]	; (401a6c <USART0_Handler+0x20>)
  401a54:	4b06      	ldr	r3, [pc, #24]	; (401a70 <USART0_Handler+0x24>)
  401a56:	4798      	blx	r3
  401a58:	6078      	str	r0, [r7, #4]
	  if(ret & US_IER_RXRDY){
  401a5a:	687b      	ldr	r3, [r7, #4]
  401a5c:	f003 0301 	and.w	r3, r3, #1
  401a60:	2b00      	cmp	r3, #0
		  //usart_getString(bufferRX);
		  //printf("%s", bufferRX);
		  } else if(ret & US_IER_TXRDY){
	  }
  }
  401a62:	bf00      	nop
  401a64:	3708      	adds	r7, #8
  401a66:	46bd      	mov	sp, r7
  401a68:	bd80      	pop	{r7, pc}
  401a6a:	bf00      	nop
  401a6c:	40024000 	.word	0x40024000
  401a70:	00400ef1 	.word	0x00400ef1

00401a74 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a78:	b089      	sub	sp, #36	; 0x24
  401a7a:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401a7c:	4b71      	ldr	r3, [pc, #452]	; (401c44 <main+0x1d0>)
  401a7e:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401a80:	4b71      	ldr	r3, [pc, #452]	; (401c48 <main+0x1d4>)
  401a82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401a86:	605a      	str	r2, [r3, #4]
  
  /* Inicializa com serial com PC*/
  configure_console();
  401a88:	4b70      	ldr	r3, [pc, #448]	; (401c4c <main+0x1d8>)
  401a8a:	4798      	blx	r3
  
  /* Configura Leds */
  LED_init(1);
  401a8c:	2001      	movs	r0, #1
  401a8e:	4b70      	ldr	r3, [pc, #448]	; (401c50 <main+0x1dc>)
  401a90:	4798      	blx	r3
  
  /* Configura os botes */
  //BUT_init();  
  
  /* Configura USART0 para comunicacao com o HM-10 */
  USART0_init();
  401a92:	4b70      	ldr	r3, [pc, #448]	; (401c54 <main+0x1e0>)
  401a94:	4798      	blx	r3

  delay_s(1);
  401a96:	4b70      	ldr	r3, [pc, #448]	; (401c58 <main+0x1e4>)
  401a98:	4798      	blx	r3
  401a9a:	4603      	mov	r3, r0
  401a9c:	4619      	mov	r1, r3
  401a9e:	f04f 0200 	mov.w	r2, #0
  401aa2:	460b      	mov	r3, r1
  401aa4:	4614      	mov	r4, r2
  401aa6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  401aaa:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  401aae:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  401ab2:	4653      	mov	r3, sl
  401ab4:	465c      	mov	r4, fp
  401ab6:	ea4f 1944 	mov.w	r9, r4, lsl #5
  401aba:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  401abe:	ea4f 1843 	mov.w	r8, r3, lsl #5
  401ac2:	ebb8 0803 	subs.w	r8, r8, r3
  401ac6:	eb69 0904 	sbc.w	r9, r9, r4
  401aca:	eb18 0801 	adds.w	r8, r8, r1
  401ace:	eb49 0902 	adc.w	r9, r9, r2
  401ad2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
  401ad6:	617b      	str	r3, [r7, #20]
  401ad8:	697b      	ldr	r3, [r7, #20]
  401ada:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
  401ade:	617b      	str	r3, [r7, #20]
  401ae0:	ea4f 03c8 	mov.w	r3, r8, lsl #3
  401ae4:	613b      	str	r3, [r7, #16]
  401ae6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
  401aea:	4641      	mov	r1, r8
  401aec:	464a      	mov	r2, r9
  401aee:	f241 732b 	movw	r3, #5931	; 0x172b
  401af2:	f04f 0400 	mov.w	r4, #0
  401af6:	eb11 0803 	adds.w	r8, r1, r3
  401afa:	eb42 0904 	adc.w	r9, r2, r4
  401afe:	4640      	mov	r0, r8
  401b00:	4649      	mov	r1, r9
  401b02:	4c56      	ldr	r4, [pc, #344]	; (401c5c <main+0x1e8>)
  401b04:	f241 722c 	movw	r2, #5932	; 0x172c
  401b08:	f04f 0300 	mov.w	r3, #0
  401b0c:	47a0      	blx	r4
  401b0e:	4603      	mov	r3, r0
  401b10:	460c      	mov	r4, r1
  401b12:	4618      	mov	r0, r3
  401b14:	4b52      	ldr	r3, [pc, #328]	; (401c60 <main+0x1ec>)
  401b16:	4798      	blx	r3
  printf("AT+MODE1\r\n");
  401b18:	4852      	ldr	r0, [pc, #328]	; (401c64 <main+0x1f0>)
  401b1a:	4b53      	ldr	r3, [pc, #332]	; (401c68 <main+0x1f4>)
  401b1c:	4798      	blx	r3

  delay_s(1);
  401b1e:	4b4e      	ldr	r3, [pc, #312]	; (401c58 <main+0x1e4>)
  401b20:	4798      	blx	r3
  401b22:	4603      	mov	r3, r0
  401b24:	4619      	mov	r1, r3
  401b26:	f04f 0200 	mov.w	r2, #0
  401b2a:	460b      	mov	r3, r1
  401b2c:	4614      	mov	r4, r2
  401b2e:	00a0      	lsls	r0, r4, #2
  401b30:	60f8      	str	r0, [r7, #12]
  401b32:	68f8      	ldr	r0, [r7, #12]
  401b34:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401b38:	60f8      	str	r0, [r7, #12]
  401b3a:	009b      	lsls	r3, r3, #2
  401b3c:	60bb      	str	r3, [r7, #8]
  401b3e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  401b42:	0166      	lsls	r6, r4, #5
  401b44:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  401b48:	015d      	lsls	r5, r3, #5
  401b4a:	1aed      	subs	r5, r5, r3
  401b4c:	eb66 0604 	sbc.w	r6, r6, r4
  401b50:	186d      	adds	r5, r5, r1
  401b52:	eb46 0602 	adc.w	r6, r6, r2
  401b56:	00f3      	lsls	r3, r6, #3
  401b58:	607b      	str	r3, [r7, #4]
  401b5a:	687b      	ldr	r3, [r7, #4]
  401b5c:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
  401b60:	607b      	str	r3, [r7, #4]
  401b62:	00eb      	lsls	r3, r5, #3
  401b64:	603b      	str	r3, [r7, #0]
  401b66:	e9d7 5600 	ldrd	r5, r6, [r7]
  401b6a:	4629      	mov	r1, r5
  401b6c:	4632      	mov	r2, r6
  401b6e:	f241 732b 	movw	r3, #5931	; 0x172b
  401b72:	f04f 0400 	mov.w	r4, #0
  401b76:	18cd      	adds	r5, r1, r3
  401b78:	eb42 0604 	adc.w	r6, r2, r4
  401b7c:	4628      	mov	r0, r5
  401b7e:	4631      	mov	r1, r6
  401b80:	4c36      	ldr	r4, [pc, #216]	; (401c5c <main+0x1e8>)
  401b82:	f241 722c 	movw	r2, #5932	; 0x172c
  401b86:	f04f 0300 	mov.w	r3, #0
  401b8a:	47a0      	blx	r4
  401b8c:	4603      	mov	r3, r0
  401b8e:	460c      	mov	r4, r1
  401b90:	4618      	mov	r0, r3
  401b92:	4b33      	ldr	r3, [pc, #204]	; (401c60 <main+0x1ec>)
  401b94:	4798      	blx	r3
  sprintf(bufferTX, "%s", "AT+CONA81B6AAB4B86");
  401b96:	4a35      	ldr	r2, [pc, #212]	; (401c6c <main+0x1f8>)
  401b98:	4b35      	ldr	r3, [pc, #212]	; (401c70 <main+0x1fc>)
  401b9a:	4615      	mov	r5, r2
  401b9c:	461c      	mov	r4, r3
  401b9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  401ba0:	6028      	str	r0, [r5, #0]
  401ba2:	6069      	str	r1, [r5, #4]
  401ba4:	60aa      	str	r2, [r5, #8]
  401ba6:	60eb      	str	r3, [r5, #12]
  401ba8:	8823      	ldrh	r3, [r4, #0]
  401baa:	78a2      	ldrb	r2, [r4, #2]
  401bac:	822b      	strh	r3, [r5, #16]
  401bae:	4613      	mov	r3, r2
  401bb0:	74ab      	strb	r3, [r5, #18]
  //sprintf(bufferTX, "%s", "AT+ROLE1");
  usart_putString(bufferTX);
  401bb2:	482e      	ldr	r0, [pc, #184]	; (401c6c <main+0x1f8>)
  401bb4:	4b2f      	ldr	r3, [pc, #188]	; (401c74 <main+0x200>)
  401bb6:	4798      	blx	r3
  usart_getString(bufferRX);
  401bb8:	482f      	ldr	r0, [pc, #188]	; (401c78 <main+0x204>)
  401bba:	4b30      	ldr	r3, [pc, #192]	; (401c7c <main+0x208>)
  401bbc:	4798      	blx	r3
        
	while (1) {
		//sprintf(bufferTX, "%s \n", "OLA voce 2");
		//pin_toggle(LED_PIO, LED_PIN_MASK);
		//usart_getString(&c);
		usart_serial_getchar(USART0, &c);
  401bbe:	f107 031b 	add.w	r3, r7, #27
  401bc2:	4619      	mov	r1, r3
  401bc4:	482e      	ldr	r0, [pc, #184]	; (401c80 <main+0x20c>)
  401bc6:	4b2f      	ldr	r3, [pc, #188]	; (401c84 <main+0x210>)
  401bc8:	4798      	blx	r3
		usart_serial_getchar(USART0, &d);
  401bca:	f107 031a 	add.w	r3, r7, #26
  401bce:	4619      	mov	r1, r3
  401bd0:	482b      	ldr	r0, [pc, #172]	; (401c80 <main+0x20c>)
  401bd2:	4b2c      	ldr	r3, [pc, #176]	; (401c84 <main+0x210>)
  401bd4:	4798      	blx	r3
		if (c == 170 && d == 170){
  401bd6:	7efb      	ldrb	r3, [r7, #27]
  401bd8:	2baa      	cmp	r3, #170	; 0xaa
  401bda:	d1f0      	bne.n	401bbe <main+0x14a>
  401bdc:	7ebb      	ldrb	r3, [r7, #26]
  401bde:	2baa      	cmp	r3, #170	; 0xaa
  401be0:	d1ed      	bne.n	401bbe <main+0x14a>
			usart_serial_getchar(USART0, &c);
  401be2:	f107 031b 	add.w	r3, r7, #27
  401be6:	4619      	mov	r1, r3
  401be8:	4825      	ldr	r0, [pc, #148]	; (401c80 <main+0x20c>)
  401bea:	4b26      	ldr	r3, [pc, #152]	; (401c84 <main+0x210>)
  401bec:	4798      	blx	r3
			if (c == 4) {
  401bee:	7efb      	ldrb	r3, [r7, #27]
  401bf0:	2b04      	cmp	r3, #4
  401bf2:	d1e4      	bne.n	401bbe <main+0x14a>
				usart_serial_getchar(USART0, &c);
  401bf4:	f107 031b 	add.w	r3, r7, #27
  401bf8:	4619      	mov	r1, r3
  401bfa:	4821      	ldr	r0, [pc, #132]	; (401c80 <main+0x20c>)
  401bfc:	4b21      	ldr	r3, [pc, #132]	; (401c84 <main+0x210>)
  401bfe:	4798      	blx	r3
				if (c == 128) {
  401c00:	7efb      	ldrb	r3, [r7, #27]
  401c02:	2b80      	cmp	r3, #128	; 0x80
  401c04:	d1db      	bne.n	401bbe <main+0x14a>
					usart_serial_getchar(USART0, &c);
  401c06:	f107 031b 	add.w	r3, r7, #27
  401c0a:	4619      	mov	r1, r3
  401c0c:	481c      	ldr	r0, [pc, #112]	; (401c80 <main+0x20c>)
  401c0e:	4b1d      	ldr	r3, [pc, #116]	; (401c84 <main+0x210>)
  401c10:	4798      	blx	r3
					if (c == 2) {
  401c12:	7efb      	ldrb	r3, [r7, #27]
  401c14:	2b02      	cmp	r3, #2
  401c16:	d1d2      	bne.n	401bbe <main+0x14a>
						usart_serial_getchar(USART0, &c);
  401c18:	f107 031b 	add.w	r3, r7, #27
  401c1c:	4619      	mov	r1, r3
  401c1e:	4818      	ldr	r0, [pc, #96]	; (401c80 <main+0x20c>)
  401c20:	4b18      	ldr	r3, [pc, #96]	; (401c84 <main+0x210>)
  401c22:	4798      	blx	r3
						usart_serial_getchar(USART0, &d);
  401c24:	f107 031a 	add.w	r3, r7, #26
  401c28:	4619      	mov	r1, r3
  401c2a:	4815      	ldr	r0, [pc, #84]	; (401c80 <main+0x20c>)
  401c2c:	4b15      	ldr	r3, [pc, #84]	; (401c84 <main+0x210>)
  401c2e:	4798      	blx	r3
						int rawValue = ((int)c << 8) | d;
  401c30:	7efb      	ldrb	r3, [r7, #27]
  401c32:	021b      	lsls	r3, r3, #8
  401c34:	7eba      	ldrb	r2, [r7, #26]
  401c36:	4313      	orrs	r3, r2
  401c38:	61fb      	str	r3, [r7, #28]
						printf("%d \n", rawValue);
  401c3a:	69f9      	ldr	r1, [r7, #28]
  401c3c:	4812      	ldr	r0, [pc, #72]	; (401c88 <main+0x214>)
  401c3e:	4b0a      	ldr	r3, [pc, #40]	; (401c68 <main+0x1f4>)
  401c40:	4798      	blx	r3
					}
				}
			}
		}
	}
  401c42:	e7bc      	b.n	401bbe <main+0x14a>
  401c44:	0040049d 	.word	0x0040049d
  401c48:	400e1850 	.word	0x400e1850
  401c4c:	004018bd 	.word	0x004018bd
  401c50:	00401889 	.word	0x00401889
  401c54:	0040193d 	.word	0x0040193d
  401c58:	00401465 	.word	0x00401465
  401c5c:	00401c8d 	.word	0x00401c8d
  401c60:	20400001 	.word	0x20400001
  401c64:	00404ce4 	.word	0x00404ce4
  401c68:	00401ff5 	.word	0x00401ff5
  401c6c:	204009b4 	.word	0x204009b4
  401c70:	00404cf0 	.word	0x00404cf0
  401c74:	004019cd 	.word	0x004019cd
  401c78:	20400950 	.word	0x20400950
  401c7c:	00401a21 	.word	0x00401a21
  401c80:	40024000 	.word	0x40024000
  401c84:	00401719 	.word	0x00401719
  401c88:	00404d04 	.word	0x00404d04

00401c8c <__aeabi_uldivmod>:
  401c8c:	b953      	cbnz	r3, 401ca4 <__aeabi_uldivmod+0x18>
  401c8e:	b94a      	cbnz	r2, 401ca4 <__aeabi_uldivmod+0x18>
  401c90:	2900      	cmp	r1, #0
  401c92:	bf08      	it	eq
  401c94:	2800      	cmpeq	r0, #0
  401c96:	bf1c      	itt	ne
  401c98:	f04f 31ff 	movne.w	r1, #4294967295
  401c9c:	f04f 30ff 	movne.w	r0, #4294967295
  401ca0:	f000 b97e 	b.w	401fa0 <__aeabi_idiv0>
  401ca4:	f1ad 0c08 	sub.w	ip, sp, #8
  401ca8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401cac:	f000 f806 	bl	401cbc <__udivmoddi4>
  401cb0:	f8dd e004 	ldr.w	lr, [sp, #4]
  401cb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401cb8:	b004      	add	sp, #16
  401cba:	4770      	bx	lr

00401cbc <__udivmoddi4>:
  401cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401cc0:	468c      	mov	ip, r1
  401cc2:	460e      	mov	r6, r1
  401cc4:	4604      	mov	r4, r0
  401cc6:	9d08      	ldr	r5, [sp, #32]
  401cc8:	2b00      	cmp	r3, #0
  401cca:	d150      	bne.n	401d6e <__udivmoddi4+0xb2>
  401ccc:	428a      	cmp	r2, r1
  401cce:	4617      	mov	r7, r2
  401cd0:	d96c      	bls.n	401dac <__udivmoddi4+0xf0>
  401cd2:	fab2 fe82 	clz	lr, r2
  401cd6:	f1be 0f00 	cmp.w	lr, #0
  401cda:	d00b      	beq.n	401cf4 <__udivmoddi4+0x38>
  401cdc:	f1ce 0420 	rsb	r4, lr, #32
  401ce0:	fa20 f404 	lsr.w	r4, r0, r4
  401ce4:	fa01 f60e 	lsl.w	r6, r1, lr
  401ce8:	ea44 0c06 	orr.w	ip, r4, r6
  401cec:	fa02 f70e 	lsl.w	r7, r2, lr
  401cf0:	fa00 f40e 	lsl.w	r4, r0, lr
  401cf4:	ea4f 4917 	mov.w	r9, r7, lsr #16
  401cf8:	0c22      	lsrs	r2, r4, #16
  401cfa:	fbbc f0f9 	udiv	r0, ip, r9
  401cfe:	fa1f f887 	uxth.w	r8, r7
  401d02:	fb09 c610 	mls	r6, r9, r0, ip
  401d06:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401d0a:	fb00 f308 	mul.w	r3, r0, r8
  401d0e:	42b3      	cmp	r3, r6
  401d10:	d909      	bls.n	401d26 <__udivmoddi4+0x6a>
  401d12:	19f6      	adds	r6, r6, r7
  401d14:	f100 32ff 	add.w	r2, r0, #4294967295
  401d18:	f080 8122 	bcs.w	401f60 <__udivmoddi4+0x2a4>
  401d1c:	42b3      	cmp	r3, r6
  401d1e:	f240 811f 	bls.w	401f60 <__udivmoddi4+0x2a4>
  401d22:	3802      	subs	r0, #2
  401d24:	443e      	add	r6, r7
  401d26:	1af6      	subs	r6, r6, r3
  401d28:	b2a2      	uxth	r2, r4
  401d2a:	fbb6 f3f9 	udiv	r3, r6, r9
  401d2e:	fb09 6613 	mls	r6, r9, r3, r6
  401d32:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401d36:	fb03 f808 	mul.w	r8, r3, r8
  401d3a:	45a0      	cmp	r8, r4
  401d3c:	d909      	bls.n	401d52 <__udivmoddi4+0x96>
  401d3e:	19e4      	adds	r4, r4, r7
  401d40:	f103 32ff 	add.w	r2, r3, #4294967295
  401d44:	f080 810a 	bcs.w	401f5c <__udivmoddi4+0x2a0>
  401d48:	45a0      	cmp	r8, r4
  401d4a:	f240 8107 	bls.w	401f5c <__udivmoddi4+0x2a0>
  401d4e:	3b02      	subs	r3, #2
  401d50:	443c      	add	r4, r7
  401d52:	ebc8 0404 	rsb	r4, r8, r4
  401d56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401d5a:	2100      	movs	r1, #0
  401d5c:	2d00      	cmp	r5, #0
  401d5e:	d062      	beq.n	401e26 <__udivmoddi4+0x16a>
  401d60:	fa24 f40e 	lsr.w	r4, r4, lr
  401d64:	2300      	movs	r3, #0
  401d66:	602c      	str	r4, [r5, #0]
  401d68:	606b      	str	r3, [r5, #4]
  401d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d6e:	428b      	cmp	r3, r1
  401d70:	d907      	bls.n	401d82 <__udivmoddi4+0xc6>
  401d72:	2d00      	cmp	r5, #0
  401d74:	d055      	beq.n	401e22 <__udivmoddi4+0x166>
  401d76:	2100      	movs	r1, #0
  401d78:	e885 0041 	stmia.w	r5, {r0, r6}
  401d7c:	4608      	mov	r0, r1
  401d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d82:	fab3 f183 	clz	r1, r3
  401d86:	2900      	cmp	r1, #0
  401d88:	f040 8090 	bne.w	401eac <__udivmoddi4+0x1f0>
  401d8c:	42b3      	cmp	r3, r6
  401d8e:	d302      	bcc.n	401d96 <__udivmoddi4+0xda>
  401d90:	4282      	cmp	r2, r0
  401d92:	f200 80f8 	bhi.w	401f86 <__udivmoddi4+0x2ca>
  401d96:	1a84      	subs	r4, r0, r2
  401d98:	eb66 0603 	sbc.w	r6, r6, r3
  401d9c:	2001      	movs	r0, #1
  401d9e:	46b4      	mov	ip, r6
  401da0:	2d00      	cmp	r5, #0
  401da2:	d040      	beq.n	401e26 <__udivmoddi4+0x16a>
  401da4:	e885 1010 	stmia.w	r5, {r4, ip}
  401da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401dac:	b912      	cbnz	r2, 401db4 <__udivmoddi4+0xf8>
  401dae:	2701      	movs	r7, #1
  401db0:	fbb7 f7f2 	udiv	r7, r7, r2
  401db4:	fab7 fe87 	clz	lr, r7
  401db8:	f1be 0f00 	cmp.w	lr, #0
  401dbc:	d135      	bne.n	401e2a <__udivmoddi4+0x16e>
  401dbe:	1bf3      	subs	r3, r6, r7
  401dc0:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401dc4:	fa1f fc87 	uxth.w	ip, r7
  401dc8:	2101      	movs	r1, #1
  401dca:	fbb3 f0f8 	udiv	r0, r3, r8
  401dce:	0c22      	lsrs	r2, r4, #16
  401dd0:	fb08 3610 	mls	r6, r8, r0, r3
  401dd4:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401dd8:	fb0c f300 	mul.w	r3, ip, r0
  401ddc:	42b3      	cmp	r3, r6
  401dde:	d907      	bls.n	401df0 <__udivmoddi4+0x134>
  401de0:	19f6      	adds	r6, r6, r7
  401de2:	f100 32ff 	add.w	r2, r0, #4294967295
  401de6:	d202      	bcs.n	401dee <__udivmoddi4+0x132>
  401de8:	42b3      	cmp	r3, r6
  401dea:	f200 80ce 	bhi.w	401f8a <__udivmoddi4+0x2ce>
  401dee:	4610      	mov	r0, r2
  401df0:	1af6      	subs	r6, r6, r3
  401df2:	b2a2      	uxth	r2, r4
  401df4:	fbb6 f3f8 	udiv	r3, r6, r8
  401df8:	fb08 6613 	mls	r6, r8, r3, r6
  401dfc:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401e00:	fb0c fc03 	mul.w	ip, ip, r3
  401e04:	45a4      	cmp	ip, r4
  401e06:	d907      	bls.n	401e18 <__udivmoddi4+0x15c>
  401e08:	19e4      	adds	r4, r4, r7
  401e0a:	f103 32ff 	add.w	r2, r3, #4294967295
  401e0e:	d202      	bcs.n	401e16 <__udivmoddi4+0x15a>
  401e10:	45a4      	cmp	ip, r4
  401e12:	f200 80b5 	bhi.w	401f80 <__udivmoddi4+0x2c4>
  401e16:	4613      	mov	r3, r2
  401e18:	ebcc 0404 	rsb	r4, ip, r4
  401e1c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401e20:	e79c      	b.n	401d5c <__udivmoddi4+0xa0>
  401e22:	4629      	mov	r1, r5
  401e24:	4628      	mov	r0, r5
  401e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e2a:	f1ce 0120 	rsb	r1, lr, #32
  401e2e:	fa06 f30e 	lsl.w	r3, r6, lr
  401e32:	fa07 f70e 	lsl.w	r7, r7, lr
  401e36:	fa20 f901 	lsr.w	r9, r0, r1
  401e3a:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401e3e:	40ce      	lsrs	r6, r1
  401e40:	ea49 0903 	orr.w	r9, r9, r3
  401e44:	fbb6 faf8 	udiv	sl, r6, r8
  401e48:	ea4f 4419 	mov.w	r4, r9, lsr #16
  401e4c:	fb08 661a 	mls	r6, r8, sl, r6
  401e50:	fa1f fc87 	uxth.w	ip, r7
  401e54:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  401e58:	fb0a f20c 	mul.w	r2, sl, ip
  401e5c:	429a      	cmp	r2, r3
  401e5e:	fa00 f40e 	lsl.w	r4, r0, lr
  401e62:	d90a      	bls.n	401e7a <__udivmoddi4+0x1be>
  401e64:	19db      	adds	r3, r3, r7
  401e66:	f10a 31ff 	add.w	r1, sl, #4294967295
  401e6a:	f080 8087 	bcs.w	401f7c <__udivmoddi4+0x2c0>
  401e6e:	429a      	cmp	r2, r3
  401e70:	f240 8084 	bls.w	401f7c <__udivmoddi4+0x2c0>
  401e74:	f1aa 0a02 	sub.w	sl, sl, #2
  401e78:	443b      	add	r3, r7
  401e7a:	1a9b      	subs	r3, r3, r2
  401e7c:	fa1f f989 	uxth.w	r9, r9
  401e80:	fbb3 f1f8 	udiv	r1, r3, r8
  401e84:	fb08 3311 	mls	r3, r8, r1, r3
  401e88:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  401e8c:	fb01 f60c 	mul.w	r6, r1, ip
  401e90:	429e      	cmp	r6, r3
  401e92:	d907      	bls.n	401ea4 <__udivmoddi4+0x1e8>
  401e94:	19db      	adds	r3, r3, r7
  401e96:	f101 32ff 	add.w	r2, r1, #4294967295
  401e9a:	d26b      	bcs.n	401f74 <__udivmoddi4+0x2b8>
  401e9c:	429e      	cmp	r6, r3
  401e9e:	d969      	bls.n	401f74 <__udivmoddi4+0x2b8>
  401ea0:	3902      	subs	r1, #2
  401ea2:	443b      	add	r3, r7
  401ea4:	1b9b      	subs	r3, r3, r6
  401ea6:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  401eaa:	e78e      	b.n	401dca <__udivmoddi4+0x10e>
  401eac:	f1c1 0e20 	rsb	lr, r1, #32
  401eb0:	fa22 f40e 	lsr.w	r4, r2, lr
  401eb4:	408b      	lsls	r3, r1
  401eb6:	4323      	orrs	r3, r4
  401eb8:	fa20 f70e 	lsr.w	r7, r0, lr
  401ebc:	fa06 f401 	lsl.w	r4, r6, r1
  401ec0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401ec4:	fa26 f60e 	lsr.w	r6, r6, lr
  401ec8:	433c      	orrs	r4, r7
  401eca:	fbb6 f9fc 	udiv	r9, r6, ip
  401ece:	0c27      	lsrs	r7, r4, #16
  401ed0:	fb0c 6619 	mls	r6, ip, r9, r6
  401ed4:	fa1f f883 	uxth.w	r8, r3
  401ed8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  401edc:	fb09 f708 	mul.w	r7, r9, r8
  401ee0:	42b7      	cmp	r7, r6
  401ee2:	fa02 f201 	lsl.w	r2, r2, r1
  401ee6:	fa00 fa01 	lsl.w	sl, r0, r1
  401eea:	d908      	bls.n	401efe <__udivmoddi4+0x242>
  401eec:	18f6      	adds	r6, r6, r3
  401eee:	f109 30ff 	add.w	r0, r9, #4294967295
  401ef2:	d241      	bcs.n	401f78 <__udivmoddi4+0x2bc>
  401ef4:	42b7      	cmp	r7, r6
  401ef6:	d93f      	bls.n	401f78 <__udivmoddi4+0x2bc>
  401ef8:	f1a9 0902 	sub.w	r9, r9, #2
  401efc:	441e      	add	r6, r3
  401efe:	1bf6      	subs	r6, r6, r7
  401f00:	b2a0      	uxth	r0, r4
  401f02:	fbb6 f4fc 	udiv	r4, r6, ip
  401f06:	fb0c 6614 	mls	r6, ip, r4, r6
  401f0a:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  401f0e:	fb04 f808 	mul.w	r8, r4, r8
  401f12:	45b8      	cmp	r8, r7
  401f14:	d907      	bls.n	401f26 <__udivmoddi4+0x26a>
  401f16:	18ff      	adds	r7, r7, r3
  401f18:	f104 30ff 	add.w	r0, r4, #4294967295
  401f1c:	d228      	bcs.n	401f70 <__udivmoddi4+0x2b4>
  401f1e:	45b8      	cmp	r8, r7
  401f20:	d926      	bls.n	401f70 <__udivmoddi4+0x2b4>
  401f22:	3c02      	subs	r4, #2
  401f24:	441f      	add	r7, r3
  401f26:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  401f2a:	ebc8 0707 	rsb	r7, r8, r7
  401f2e:	fba0 8902 	umull	r8, r9, r0, r2
  401f32:	454f      	cmp	r7, r9
  401f34:	4644      	mov	r4, r8
  401f36:	464e      	mov	r6, r9
  401f38:	d314      	bcc.n	401f64 <__udivmoddi4+0x2a8>
  401f3a:	d029      	beq.n	401f90 <__udivmoddi4+0x2d4>
  401f3c:	b365      	cbz	r5, 401f98 <__udivmoddi4+0x2dc>
  401f3e:	ebba 0304 	subs.w	r3, sl, r4
  401f42:	eb67 0706 	sbc.w	r7, r7, r6
  401f46:	fa07 fe0e 	lsl.w	lr, r7, lr
  401f4a:	40cb      	lsrs	r3, r1
  401f4c:	40cf      	lsrs	r7, r1
  401f4e:	ea4e 0303 	orr.w	r3, lr, r3
  401f52:	e885 0088 	stmia.w	r5, {r3, r7}
  401f56:	2100      	movs	r1, #0
  401f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f5c:	4613      	mov	r3, r2
  401f5e:	e6f8      	b.n	401d52 <__udivmoddi4+0x96>
  401f60:	4610      	mov	r0, r2
  401f62:	e6e0      	b.n	401d26 <__udivmoddi4+0x6a>
  401f64:	ebb8 0402 	subs.w	r4, r8, r2
  401f68:	eb69 0603 	sbc.w	r6, r9, r3
  401f6c:	3801      	subs	r0, #1
  401f6e:	e7e5      	b.n	401f3c <__udivmoddi4+0x280>
  401f70:	4604      	mov	r4, r0
  401f72:	e7d8      	b.n	401f26 <__udivmoddi4+0x26a>
  401f74:	4611      	mov	r1, r2
  401f76:	e795      	b.n	401ea4 <__udivmoddi4+0x1e8>
  401f78:	4681      	mov	r9, r0
  401f7a:	e7c0      	b.n	401efe <__udivmoddi4+0x242>
  401f7c:	468a      	mov	sl, r1
  401f7e:	e77c      	b.n	401e7a <__udivmoddi4+0x1be>
  401f80:	3b02      	subs	r3, #2
  401f82:	443c      	add	r4, r7
  401f84:	e748      	b.n	401e18 <__udivmoddi4+0x15c>
  401f86:	4608      	mov	r0, r1
  401f88:	e70a      	b.n	401da0 <__udivmoddi4+0xe4>
  401f8a:	3802      	subs	r0, #2
  401f8c:	443e      	add	r6, r7
  401f8e:	e72f      	b.n	401df0 <__udivmoddi4+0x134>
  401f90:	45c2      	cmp	sl, r8
  401f92:	d3e7      	bcc.n	401f64 <__udivmoddi4+0x2a8>
  401f94:	463e      	mov	r6, r7
  401f96:	e7d1      	b.n	401f3c <__udivmoddi4+0x280>
  401f98:	4629      	mov	r1, r5
  401f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f9e:	bf00      	nop

00401fa0 <__aeabi_idiv0>:
  401fa0:	4770      	bx	lr
  401fa2:	bf00      	nop

00401fa4 <__libc_init_array>:
  401fa4:	b570      	push	{r4, r5, r6, lr}
  401fa6:	4e0f      	ldr	r6, [pc, #60]	; (401fe4 <__libc_init_array+0x40>)
  401fa8:	4d0f      	ldr	r5, [pc, #60]	; (401fe8 <__libc_init_array+0x44>)
  401faa:	1b76      	subs	r6, r6, r5
  401fac:	10b6      	asrs	r6, r6, #2
  401fae:	bf18      	it	ne
  401fb0:	2400      	movne	r4, #0
  401fb2:	d005      	beq.n	401fc0 <__libc_init_array+0x1c>
  401fb4:	3401      	adds	r4, #1
  401fb6:	f855 3b04 	ldr.w	r3, [r5], #4
  401fba:	4798      	blx	r3
  401fbc:	42a6      	cmp	r6, r4
  401fbe:	d1f9      	bne.n	401fb4 <__libc_init_array+0x10>
  401fc0:	4e0a      	ldr	r6, [pc, #40]	; (401fec <__libc_init_array+0x48>)
  401fc2:	4d0b      	ldr	r5, [pc, #44]	; (401ff0 <__libc_init_array+0x4c>)
  401fc4:	1b76      	subs	r6, r6, r5
  401fc6:	f002 fecd 	bl	404d64 <_init>
  401fca:	10b6      	asrs	r6, r6, #2
  401fcc:	bf18      	it	ne
  401fce:	2400      	movne	r4, #0
  401fd0:	d006      	beq.n	401fe0 <__libc_init_array+0x3c>
  401fd2:	3401      	adds	r4, #1
  401fd4:	f855 3b04 	ldr.w	r3, [r5], #4
  401fd8:	4798      	blx	r3
  401fda:	42a6      	cmp	r6, r4
  401fdc:	d1f9      	bne.n	401fd2 <__libc_init_array+0x2e>
  401fde:	bd70      	pop	{r4, r5, r6, pc}
  401fe0:	bd70      	pop	{r4, r5, r6, pc}
  401fe2:	bf00      	nop
  401fe4:	00404d70 	.word	0x00404d70
  401fe8:	00404d70 	.word	0x00404d70
  401fec:	00404d78 	.word	0x00404d78
  401ff0:	00404d70 	.word	0x00404d70

00401ff4 <iprintf>:
  401ff4:	b40f      	push	{r0, r1, r2, r3}
  401ff6:	b500      	push	{lr}
  401ff8:	4907      	ldr	r1, [pc, #28]	; (402018 <iprintf+0x24>)
  401ffa:	b083      	sub	sp, #12
  401ffc:	ab04      	add	r3, sp, #16
  401ffe:	6808      	ldr	r0, [r1, #0]
  402000:	f853 2b04 	ldr.w	r2, [r3], #4
  402004:	6881      	ldr	r1, [r0, #8]
  402006:	9301      	str	r3, [sp, #4]
  402008:	f000 f942 	bl	402290 <_vfiprintf_r>
  40200c:	b003      	add	sp, #12
  40200e:	f85d eb04 	ldr.w	lr, [sp], #4
  402012:	b004      	add	sp, #16
  402014:	4770      	bx	lr
  402016:	bf00      	nop
  402018:	20400440 	.word	0x20400440

0040201c <memset>:
  40201c:	b470      	push	{r4, r5, r6}
  40201e:	0784      	lsls	r4, r0, #30
  402020:	d046      	beq.n	4020b0 <memset+0x94>
  402022:	1e54      	subs	r4, r2, #1
  402024:	2a00      	cmp	r2, #0
  402026:	d041      	beq.n	4020ac <memset+0x90>
  402028:	b2cd      	uxtb	r5, r1
  40202a:	4603      	mov	r3, r0
  40202c:	e002      	b.n	402034 <memset+0x18>
  40202e:	1e62      	subs	r2, r4, #1
  402030:	b3e4      	cbz	r4, 4020ac <memset+0x90>
  402032:	4614      	mov	r4, r2
  402034:	f803 5b01 	strb.w	r5, [r3], #1
  402038:	079a      	lsls	r2, r3, #30
  40203a:	d1f8      	bne.n	40202e <memset+0x12>
  40203c:	2c03      	cmp	r4, #3
  40203e:	d92e      	bls.n	40209e <memset+0x82>
  402040:	b2cd      	uxtb	r5, r1
  402042:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402046:	2c0f      	cmp	r4, #15
  402048:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40204c:	d919      	bls.n	402082 <memset+0x66>
  40204e:	f103 0210 	add.w	r2, r3, #16
  402052:	4626      	mov	r6, r4
  402054:	3e10      	subs	r6, #16
  402056:	2e0f      	cmp	r6, #15
  402058:	f842 5c10 	str.w	r5, [r2, #-16]
  40205c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402060:	f842 5c08 	str.w	r5, [r2, #-8]
  402064:	f842 5c04 	str.w	r5, [r2, #-4]
  402068:	f102 0210 	add.w	r2, r2, #16
  40206c:	d8f2      	bhi.n	402054 <memset+0x38>
  40206e:	f1a4 0210 	sub.w	r2, r4, #16
  402072:	f022 020f 	bic.w	r2, r2, #15
  402076:	f004 040f 	and.w	r4, r4, #15
  40207a:	3210      	adds	r2, #16
  40207c:	2c03      	cmp	r4, #3
  40207e:	4413      	add	r3, r2
  402080:	d90d      	bls.n	40209e <memset+0x82>
  402082:	461e      	mov	r6, r3
  402084:	4622      	mov	r2, r4
  402086:	3a04      	subs	r2, #4
  402088:	2a03      	cmp	r2, #3
  40208a:	f846 5b04 	str.w	r5, [r6], #4
  40208e:	d8fa      	bhi.n	402086 <memset+0x6a>
  402090:	1f22      	subs	r2, r4, #4
  402092:	f022 0203 	bic.w	r2, r2, #3
  402096:	3204      	adds	r2, #4
  402098:	4413      	add	r3, r2
  40209a:	f004 0403 	and.w	r4, r4, #3
  40209e:	b12c      	cbz	r4, 4020ac <memset+0x90>
  4020a0:	b2c9      	uxtb	r1, r1
  4020a2:	441c      	add	r4, r3
  4020a4:	f803 1b01 	strb.w	r1, [r3], #1
  4020a8:	42a3      	cmp	r3, r4
  4020aa:	d1fb      	bne.n	4020a4 <memset+0x88>
  4020ac:	bc70      	pop	{r4, r5, r6}
  4020ae:	4770      	bx	lr
  4020b0:	4614      	mov	r4, r2
  4020b2:	4603      	mov	r3, r0
  4020b4:	e7c2      	b.n	40203c <memset+0x20>
  4020b6:	bf00      	nop

004020b8 <setbuf>:
  4020b8:	2900      	cmp	r1, #0
  4020ba:	bf0c      	ite	eq
  4020bc:	2202      	moveq	r2, #2
  4020be:	2200      	movne	r2, #0
  4020c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4020c4:	f000 b800 	b.w	4020c8 <setvbuf>

004020c8 <setvbuf>:
  4020c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4020cc:	4c51      	ldr	r4, [pc, #324]	; (402214 <setvbuf+0x14c>)
  4020ce:	6825      	ldr	r5, [r4, #0]
  4020d0:	b083      	sub	sp, #12
  4020d2:	4604      	mov	r4, r0
  4020d4:	460f      	mov	r7, r1
  4020d6:	4690      	mov	r8, r2
  4020d8:	461e      	mov	r6, r3
  4020da:	b115      	cbz	r5, 4020e2 <setvbuf+0x1a>
  4020dc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4020de:	2b00      	cmp	r3, #0
  4020e0:	d079      	beq.n	4021d6 <setvbuf+0x10e>
  4020e2:	f1b8 0f02 	cmp.w	r8, #2
  4020e6:	d004      	beq.n	4020f2 <setvbuf+0x2a>
  4020e8:	f1b8 0f01 	cmp.w	r8, #1
  4020ec:	d87f      	bhi.n	4021ee <setvbuf+0x126>
  4020ee:	2e00      	cmp	r6, #0
  4020f0:	db7d      	blt.n	4021ee <setvbuf+0x126>
  4020f2:	4621      	mov	r1, r4
  4020f4:	4628      	mov	r0, r5
  4020f6:	f001 f917 	bl	403328 <_fflush_r>
  4020fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4020fc:	b141      	cbz	r1, 402110 <setvbuf+0x48>
  4020fe:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402102:	4299      	cmp	r1, r3
  402104:	d002      	beq.n	40210c <setvbuf+0x44>
  402106:	4628      	mov	r0, r5
  402108:	f001 fa6c 	bl	4035e4 <_free_r>
  40210c:	2300      	movs	r3, #0
  40210e:	6323      	str	r3, [r4, #48]	; 0x30
  402110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402114:	2200      	movs	r2, #0
  402116:	61a2      	str	r2, [r4, #24]
  402118:	6062      	str	r2, [r4, #4]
  40211a:	061a      	lsls	r2, r3, #24
  40211c:	d454      	bmi.n	4021c8 <setvbuf+0x100>
  40211e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402122:	f023 0303 	bic.w	r3, r3, #3
  402126:	f1b8 0f02 	cmp.w	r8, #2
  40212a:	81a3      	strh	r3, [r4, #12]
  40212c:	d039      	beq.n	4021a2 <setvbuf+0xda>
  40212e:	ab01      	add	r3, sp, #4
  402130:	466a      	mov	r2, sp
  402132:	4621      	mov	r1, r4
  402134:	4628      	mov	r0, r5
  402136:	f001 fcf3 	bl	403b20 <__swhatbuf_r>
  40213a:	89a3      	ldrh	r3, [r4, #12]
  40213c:	4318      	orrs	r0, r3
  40213e:	81a0      	strh	r0, [r4, #12]
  402140:	b326      	cbz	r6, 40218c <setvbuf+0xc4>
  402142:	b327      	cbz	r7, 40218e <setvbuf+0xc6>
  402144:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402146:	2b00      	cmp	r3, #0
  402148:	d04d      	beq.n	4021e6 <setvbuf+0x11e>
  40214a:	9b00      	ldr	r3, [sp, #0]
  40214c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402150:	6027      	str	r7, [r4, #0]
  402152:	429e      	cmp	r6, r3
  402154:	bf1c      	itt	ne
  402156:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40215a:	81a0      	strhne	r0, [r4, #12]
  40215c:	f1b8 0f01 	cmp.w	r8, #1
  402160:	bf08      	it	eq
  402162:	f040 0001 	orreq.w	r0, r0, #1
  402166:	b283      	uxth	r3, r0
  402168:	bf08      	it	eq
  40216a:	81a0      	strheq	r0, [r4, #12]
  40216c:	f003 0008 	and.w	r0, r3, #8
  402170:	b280      	uxth	r0, r0
  402172:	6127      	str	r7, [r4, #16]
  402174:	6166      	str	r6, [r4, #20]
  402176:	b318      	cbz	r0, 4021c0 <setvbuf+0xf8>
  402178:	f013 0001 	ands.w	r0, r3, #1
  40217c:	d02f      	beq.n	4021de <setvbuf+0x116>
  40217e:	2000      	movs	r0, #0
  402180:	4276      	negs	r6, r6
  402182:	61a6      	str	r6, [r4, #24]
  402184:	60a0      	str	r0, [r4, #8]
  402186:	b003      	add	sp, #12
  402188:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40218c:	9e00      	ldr	r6, [sp, #0]
  40218e:	4630      	mov	r0, r6
  402190:	f001 fd3a 	bl	403c08 <malloc>
  402194:	4607      	mov	r7, r0
  402196:	b368      	cbz	r0, 4021f4 <setvbuf+0x12c>
  402198:	89a3      	ldrh	r3, [r4, #12]
  40219a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40219e:	81a3      	strh	r3, [r4, #12]
  4021a0:	e7d0      	b.n	402144 <setvbuf+0x7c>
  4021a2:	2000      	movs	r0, #0
  4021a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4021a8:	f043 0302 	orr.w	r3, r3, #2
  4021ac:	2500      	movs	r5, #0
  4021ae:	2101      	movs	r1, #1
  4021b0:	81a3      	strh	r3, [r4, #12]
  4021b2:	60a5      	str	r5, [r4, #8]
  4021b4:	6022      	str	r2, [r4, #0]
  4021b6:	6122      	str	r2, [r4, #16]
  4021b8:	6161      	str	r1, [r4, #20]
  4021ba:	b003      	add	sp, #12
  4021bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4021c0:	60a0      	str	r0, [r4, #8]
  4021c2:	b003      	add	sp, #12
  4021c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4021c8:	6921      	ldr	r1, [r4, #16]
  4021ca:	4628      	mov	r0, r5
  4021cc:	f001 fa0a 	bl	4035e4 <_free_r>
  4021d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4021d4:	e7a3      	b.n	40211e <setvbuf+0x56>
  4021d6:	4628      	mov	r0, r5
  4021d8:	f001 f93a 	bl	403450 <__sinit>
  4021dc:	e781      	b.n	4020e2 <setvbuf+0x1a>
  4021de:	60a6      	str	r6, [r4, #8]
  4021e0:	b003      	add	sp, #12
  4021e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4021e6:	4628      	mov	r0, r5
  4021e8:	f001 f932 	bl	403450 <__sinit>
  4021ec:	e7ad      	b.n	40214a <setvbuf+0x82>
  4021ee:	f04f 30ff 	mov.w	r0, #4294967295
  4021f2:	e7e2      	b.n	4021ba <setvbuf+0xf2>
  4021f4:	f8dd 9000 	ldr.w	r9, [sp]
  4021f8:	45b1      	cmp	r9, r6
  4021fa:	d006      	beq.n	40220a <setvbuf+0x142>
  4021fc:	4648      	mov	r0, r9
  4021fe:	f001 fd03 	bl	403c08 <malloc>
  402202:	4607      	mov	r7, r0
  402204:	b108      	cbz	r0, 40220a <setvbuf+0x142>
  402206:	464e      	mov	r6, r9
  402208:	e7c6      	b.n	402198 <setvbuf+0xd0>
  40220a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40220e:	f04f 30ff 	mov.w	r0, #4294967295
  402212:	e7c7      	b.n	4021a4 <setvbuf+0xdc>
  402214:	20400440 	.word	0x20400440

00402218 <__sprint_r.part.0>:
  402218:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40221a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40221e:	049c      	lsls	r4, r3, #18
  402220:	4692      	mov	sl, r2
  402222:	d52c      	bpl.n	40227e <__sprint_r.part.0+0x66>
  402224:	6893      	ldr	r3, [r2, #8]
  402226:	6812      	ldr	r2, [r2, #0]
  402228:	b33b      	cbz	r3, 40227a <__sprint_r.part.0+0x62>
  40222a:	460f      	mov	r7, r1
  40222c:	4680      	mov	r8, r0
  40222e:	f102 0908 	add.w	r9, r2, #8
  402232:	e919 0060 	ldmdb	r9, {r5, r6}
  402236:	08b6      	lsrs	r6, r6, #2
  402238:	d017      	beq.n	40226a <__sprint_r.part.0+0x52>
  40223a:	3d04      	subs	r5, #4
  40223c:	2400      	movs	r4, #0
  40223e:	e001      	b.n	402244 <__sprint_r.part.0+0x2c>
  402240:	42a6      	cmp	r6, r4
  402242:	d010      	beq.n	402266 <__sprint_r.part.0+0x4e>
  402244:	463a      	mov	r2, r7
  402246:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40224a:	4640      	mov	r0, r8
  40224c:	f001 f96a 	bl	403524 <_fputwc_r>
  402250:	1c43      	adds	r3, r0, #1
  402252:	f104 0401 	add.w	r4, r4, #1
  402256:	d1f3      	bne.n	402240 <__sprint_r.part.0+0x28>
  402258:	2300      	movs	r3, #0
  40225a:	f8ca 3008 	str.w	r3, [sl, #8]
  40225e:	f8ca 3004 	str.w	r3, [sl, #4]
  402262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402266:	f8da 3008 	ldr.w	r3, [sl, #8]
  40226a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40226e:	f8ca 3008 	str.w	r3, [sl, #8]
  402272:	f109 0908 	add.w	r9, r9, #8
  402276:	2b00      	cmp	r3, #0
  402278:	d1db      	bne.n	402232 <__sprint_r.part.0+0x1a>
  40227a:	2000      	movs	r0, #0
  40227c:	e7ec      	b.n	402258 <__sprint_r.part.0+0x40>
  40227e:	f001 fa99 	bl	4037b4 <__sfvwrite_r>
  402282:	2300      	movs	r3, #0
  402284:	f8ca 3008 	str.w	r3, [sl, #8]
  402288:	f8ca 3004 	str.w	r3, [sl, #4]
  40228c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402290 <_vfiprintf_r>:
  402290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402294:	b0ab      	sub	sp, #172	; 0xac
  402296:	461c      	mov	r4, r3
  402298:	9100      	str	r1, [sp, #0]
  40229a:	4690      	mov	r8, r2
  40229c:	9304      	str	r3, [sp, #16]
  40229e:	9005      	str	r0, [sp, #20]
  4022a0:	b118      	cbz	r0, 4022aa <_vfiprintf_r+0x1a>
  4022a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4022a4:	2b00      	cmp	r3, #0
  4022a6:	f000 80de 	beq.w	402466 <_vfiprintf_r+0x1d6>
  4022aa:	9800      	ldr	r0, [sp, #0]
  4022ac:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4022b0:	b28a      	uxth	r2, r1
  4022b2:	0495      	lsls	r5, r2, #18
  4022b4:	d407      	bmi.n	4022c6 <_vfiprintf_r+0x36>
  4022b6:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4022b8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4022bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4022c0:	8182      	strh	r2, [r0, #12]
  4022c2:	6643      	str	r3, [r0, #100]	; 0x64
  4022c4:	b292      	uxth	r2, r2
  4022c6:	0711      	lsls	r1, r2, #28
  4022c8:	f140 80b1 	bpl.w	40242e <_vfiprintf_r+0x19e>
  4022cc:	9b00      	ldr	r3, [sp, #0]
  4022ce:	691b      	ldr	r3, [r3, #16]
  4022d0:	2b00      	cmp	r3, #0
  4022d2:	f000 80ac 	beq.w	40242e <_vfiprintf_r+0x19e>
  4022d6:	f002 021a 	and.w	r2, r2, #26
  4022da:	2a0a      	cmp	r2, #10
  4022dc:	f000 80b5 	beq.w	40244a <_vfiprintf_r+0x1ba>
  4022e0:	2300      	movs	r3, #0
  4022e2:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4022e6:	9302      	str	r3, [sp, #8]
  4022e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4022ea:	930e      	str	r3, [sp, #56]	; 0x38
  4022ec:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4022f0:	46da      	mov	sl, fp
  4022f2:	f898 3000 	ldrb.w	r3, [r8]
  4022f6:	4644      	mov	r4, r8
  4022f8:	b1fb      	cbz	r3, 40233a <_vfiprintf_r+0xaa>
  4022fa:	2b25      	cmp	r3, #37	; 0x25
  4022fc:	d102      	bne.n	402304 <_vfiprintf_r+0x74>
  4022fe:	e01c      	b.n	40233a <_vfiprintf_r+0xaa>
  402300:	2b25      	cmp	r3, #37	; 0x25
  402302:	d003      	beq.n	40230c <_vfiprintf_r+0x7c>
  402304:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402308:	2b00      	cmp	r3, #0
  40230a:	d1f9      	bne.n	402300 <_vfiprintf_r+0x70>
  40230c:	ebc8 0504 	rsb	r5, r8, r4
  402310:	b19d      	cbz	r5, 40233a <_vfiprintf_r+0xaa>
  402312:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402314:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402316:	f8ca 8000 	str.w	r8, [sl]
  40231a:	3301      	adds	r3, #1
  40231c:	442a      	add	r2, r5
  40231e:	2b07      	cmp	r3, #7
  402320:	f8ca 5004 	str.w	r5, [sl, #4]
  402324:	920f      	str	r2, [sp, #60]	; 0x3c
  402326:	930e      	str	r3, [sp, #56]	; 0x38
  402328:	dd7b      	ble.n	402422 <_vfiprintf_r+0x192>
  40232a:	2a00      	cmp	r2, #0
  40232c:	f040 8528 	bne.w	402d80 <_vfiprintf_r+0xaf0>
  402330:	9b02      	ldr	r3, [sp, #8]
  402332:	920e      	str	r2, [sp, #56]	; 0x38
  402334:	442b      	add	r3, r5
  402336:	46da      	mov	sl, fp
  402338:	9302      	str	r3, [sp, #8]
  40233a:	7823      	ldrb	r3, [r4, #0]
  40233c:	2b00      	cmp	r3, #0
  40233e:	f000 843e 	beq.w	402bbe <_vfiprintf_r+0x92e>
  402342:	2100      	movs	r1, #0
  402344:	f04f 0300 	mov.w	r3, #0
  402348:	f04f 32ff 	mov.w	r2, #4294967295
  40234c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402350:	f104 0801 	add.w	r8, r4, #1
  402354:	7863      	ldrb	r3, [r4, #1]
  402356:	9201      	str	r2, [sp, #4]
  402358:	4608      	mov	r0, r1
  40235a:	460e      	mov	r6, r1
  40235c:	460c      	mov	r4, r1
  40235e:	f108 0801 	add.w	r8, r8, #1
  402362:	f1a3 0220 	sub.w	r2, r3, #32
  402366:	2a58      	cmp	r2, #88	; 0x58
  402368:	f200 8393 	bhi.w	402a92 <_vfiprintf_r+0x802>
  40236c:	e8df f012 	tbh	[pc, r2, lsl #1]
  402370:	03910346 	.word	0x03910346
  402374:	034e0391 	.word	0x034e0391
  402378:	03910391 	.word	0x03910391
  40237c:	03910391 	.word	0x03910391
  402380:	03910391 	.word	0x03910391
  402384:	02670289 	.word	0x02670289
  402388:	00800391 	.word	0x00800391
  40238c:	0391026c 	.word	0x0391026c
  402390:	025901c6 	.word	0x025901c6
  402394:	02590259 	.word	0x02590259
  402398:	02590259 	.word	0x02590259
  40239c:	02590259 	.word	0x02590259
  4023a0:	02590259 	.word	0x02590259
  4023a4:	03910391 	.word	0x03910391
  4023a8:	03910391 	.word	0x03910391
  4023ac:	03910391 	.word	0x03910391
  4023b0:	03910391 	.word	0x03910391
  4023b4:	03910391 	.word	0x03910391
  4023b8:	039101cb 	.word	0x039101cb
  4023bc:	03910391 	.word	0x03910391
  4023c0:	03910391 	.word	0x03910391
  4023c4:	03910391 	.word	0x03910391
  4023c8:	03910391 	.word	0x03910391
  4023cc:	02140391 	.word	0x02140391
  4023d0:	03910391 	.word	0x03910391
  4023d4:	03910391 	.word	0x03910391
  4023d8:	02ee0391 	.word	0x02ee0391
  4023dc:	03910391 	.word	0x03910391
  4023e0:	03910311 	.word	0x03910311
  4023e4:	03910391 	.word	0x03910391
  4023e8:	03910391 	.word	0x03910391
  4023ec:	03910391 	.word	0x03910391
  4023f0:	03910391 	.word	0x03910391
  4023f4:	03340391 	.word	0x03340391
  4023f8:	0391038a 	.word	0x0391038a
  4023fc:	03910391 	.word	0x03910391
  402400:	038a0367 	.word	0x038a0367
  402404:	03910391 	.word	0x03910391
  402408:	0391036c 	.word	0x0391036c
  40240c:	02950379 	.word	0x02950379
  402410:	02e90085 	.word	0x02e90085
  402414:	029b0391 	.word	0x029b0391
  402418:	02ba0391 	.word	0x02ba0391
  40241c:	03910391 	.word	0x03910391
  402420:	0353      	.short	0x0353
  402422:	f10a 0a08 	add.w	sl, sl, #8
  402426:	9b02      	ldr	r3, [sp, #8]
  402428:	442b      	add	r3, r5
  40242a:	9302      	str	r3, [sp, #8]
  40242c:	e785      	b.n	40233a <_vfiprintf_r+0xaa>
  40242e:	9900      	ldr	r1, [sp, #0]
  402430:	9805      	ldr	r0, [sp, #20]
  402432:	f000 fe61 	bl	4030f8 <__swsetup_r>
  402436:	2800      	cmp	r0, #0
  402438:	f040 8558 	bne.w	402eec <_vfiprintf_r+0xc5c>
  40243c:	9b00      	ldr	r3, [sp, #0]
  40243e:	899a      	ldrh	r2, [r3, #12]
  402440:	f002 021a 	and.w	r2, r2, #26
  402444:	2a0a      	cmp	r2, #10
  402446:	f47f af4b 	bne.w	4022e0 <_vfiprintf_r+0x50>
  40244a:	9900      	ldr	r1, [sp, #0]
  40244c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402450:	2b00      	cmp	r3, #0
  402452:	f6ff af45 	blt.w	4022e0 <_vfiprintf_r+0x50>
  402456:	4623      	mov	r3, r4
  402458:	4642      	mov	r2, r8
  40245a:	9805      	ldr	r0, [sp, #20]
  40245c:	f000 fe16 	bl	40308c <__sbprintf>
  402460:	b02b      	add	sp, #172	; 0xac
  402462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402466:	f000 fff3 	bl	403450 <__sinit>
  40246a:	e71e      	b.n	4022aa <_vfiprintf_r+0x1a>
  40246c:	4264      	negs	r4, r4
  40246e:	9304      	str	r3, [sp, #16]
  402470:	f046 0604 	orr.w	r6, r6, #4
  402474:	f898 3000 	ldrb.w	r3, [r8]
  402478:	e771      	b.n	40235e <_vfiprintf_r+0xce>
  40247a:	2130      	movs	r1, #48	; 0x30
  40247c:	9804      	ldr	r0, [sp, #16]
  40247e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  402482:	9901      	ldr	r1, [sp, #4]
  402484:	9406      	str	r4, [sp, #24]
  402486:	f04f 0300 	mov.w	r3, #0
  40248a:	2278      	movs	r2, #120	; 0x78
  40248c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402490:	2900      	cmp	r1, #0
  402492:	4603      	mov	r3, r0
  402494:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  402498:	6804      	ldr	r4, [r0, #0]
  40249a:	f103 0304 	add.w	r3, r3, #4
  40249e:	f04f 0500 	mov.w	r5, #0
  4024a2:	f046 0202 	orr.w	r2, r6, #2
  4024a6:	f2c0 8525 	blt.w	402ef4 <_vfiprintf_r+0xc64>
  4024aa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4024ae:	ea54 0205 	orrs.w	r2, r4, r5
  4024b2:	f046 0602 	orr.w	r6, r6, #2
  4024b6:	9304      	str	r3, [sp, #16]
  4024b8:	f040 84bf 	bne.w	402e3a <_vfiprintf_r+0xbaa>
  4024bc:	48b3      	ldr	r0, [pc, #716]	; (40278c <_vfiprintf_r+0x4fc>)
  4024be:	9b01      	ldr	r3, [sp, #4]
  4024c0:	2b00      	cmp	r3, #0
  4024c2:	f040 841c 	bne.w	402cfe <_vfiprintf_r+0xa6e>
  4024c6:	4699      	mov	r9, r3
  4024c8:	2300      	movs	r3, #0
  4024ca:	9301      	str	r3, [sp, #4]
  4024cc:	9303      	str	r3, [sp, #12]
  4024ce:	465f      	mov	r7, fp
  4024d0:	9b01      	ldr	r3, [sp, #4]
  4024d2:	9a03      	ldr	r2, [sp, #12]
  4024d4:	4293      	cmp	r3, r2
  4024d6:	bfb8      	it	lt
  4024d8:	4613      	movlt	r3, r2
  4024da:	461d      	mov	r5, r3
  4024dc:	f1b9 0f00 	cmp.w	r9, #0
  4024e0:	d000      	beq.n	4024e4 <_vfiprintf_r+0x254>
  4024e2:	3501      	adds	r5, #1
  4024e4:	f016 0302 	ands.w	r3, r6, #2
  4024e8:	9307      	str	r3, [sp, #28]
  4024ea:	bf18      	it	ne
  4024ec:	3502      	addne	r5, #2
  4024ee:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4024f2:	9308      	str	r3, [sp, #32]
  4024f4:	f040 82f1 	bne.w	402ada <_vfiprintf_r+0x84a>
  4024f8:	9b06      	ldr	r3, [sp, #24]
  4024fa:	1b5c      	subs	r4, r3, r5
  4024fc:	2c00      	cmp	r4, #0
  4024fe:	f340 82ec 	ble.w	402ada <_vfiprintf_r+0x84a>
  402502:	2c10      	cmp	r4, #16
  402504:	f340 8556 	ble.w	402fb4 <_vfiprintf_r+0xd24>
  402508:	f8df 9284 	ldr.w	r9, [pc, #644]	; 402790 <_vfiprintf_r+0x500>
  40250c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402510:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402512:	46d4      	mov	ip, sl
  402514:	2310      	movs	r3, #16
  402516:	46c2      	mov	sl, r8
  402518:	4670      	mov	r0, lr
  40251a:	46a8      	mov	r8, r5
  40251c:	464d      	mov	r5, r9
  40251e:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402522:	e007      	b.n	402534 <_vfiprintf_r+0x2a4>
  402524:	f100 0e02 	add.w	lr, r0, #2
  402528:	f10c 0c08 	add.w	ip, ip, #8
  40252c:	4608      	mov	r0, r1
  40252e:	3c10      	subs	r4, #16
  402530:	2c10      	cmp	r4, #16
  402532:	dd13      	ble.n	40255c <_vfiprintf_r+0x2cc>
  402534:	1c41      	adds	r1, r0, #1
  402536:	3210      	adds	r2, #16
  402538:	2907      	cmp	r1, #7
  40253a:	920f      	str	r2, [sp, #60]	; 0x3c
  40253c:	f8cc 5000 	str.w	r5, [ip]
  402540:	f8cc 3004 	str.w	r3, [ip, #4]
  402544:	910e      	str	r1, [sp, #56]	; 0x38
  402546:	dded      	ble.n	402524 <_vfiprintf_r+0x294>
  402548:	2a00      	cmp	r2, #0
  40254a:	f040 82b7 	bne.w	402abc <_vfiprintf_r+0x82c>
  40254e:	3c10      	subs	r4, #16
  402550:	2c10      	cmp	r4, #16
  402552:	4610      	mov	r0, r2
  402554:	f04f 0e01 	mov.w	lr, #1
  402558:	46dc      	mov	ip, fp
  40255a:	dceb      	bgt.n	402534 <_vfiprintf_r+0x2a4>
  40255c:	46a9      	mov	r9, r5
  40255e:	4670      	mov	r0, lr
  402560:	4645      	mov	r5, r8
  402562:	46d0      	mov	r8, sl
  402564:	46e2      	mov	sl, ip
  402566:	4422      	add	r2, r4
  402568:	2807      	cmp	r0, #7
  40256a:	920f      	str	r2, [sp, #60]	; 0x3c
  40256c:	f8ca 9000 	str.w	r9, [sl]
  402570:	f8ca 4004 	str.w	r4, [sl, #4]
  402574:	900e      	str	r0, [sp, #56]	; 0x38
  402576:	f300 8375 	bgt.w	402c64 <_vfiprintf_r+0x9d4>
  40257a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40257e:	f10a 0a08 	add.w	sl, sl, #8
  402582:	f100 0e01 	add.w	lr, r0, #1
  402586:	2b00      	cmp	r3, #0
  402588:	f040 82b0 	bne.w	402aec <_vfiprintf_r+0x85c>
  40258c:	9b07      	ldr	r3, [sp, #28]
  40258e:	2b00      	cmp	r3, #0
  402590:	f000 82c3 	beq.w	402b1a <_vfiprintf_r+0x88a>
  402594:	3202      	adds	r2, #2
  402596:	a90c      	add	r1, sp, #48	; 0x30
  402598:	2302      	movs	r3, #2
  40259a:	f1be 0f07 	cmp.w	lr, #7
  40259e:	920f      	str	r2, [sp, #60]	; 0x3c
  4025a0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4025a4:	e88a 000a 	stmia.w	sl, {r1, r3}
  4025a8:	f340 8378 	ble.w	402c9c <_vfiprintf_r+0xa0c>
  4025ac:	2a00      	cmp	r2, #0
  4025ae:	f040 840a 	bne.w	402dc6 <_vfiprintf_r+0xb36>
  4025b2:	9b08      	ldr	r3, [sp, #32]
  4025b4:	2b80      	cmp	r3, #128	; 0x80
  4025b6:	f04f 0e01 	mov.w	lr, #1
  4025ba:	4610      	mov	r0, r2
  4025bc:	46da      	mov	sl, fp
  4025be:	f040 82b0 	bne.w	402b22 <_vfiprintf_r+0x892>
  4025c2:	9b06      	ldr	r3, [sp, #24]
  4025c4:	1b5c      	subs	r4, r3, r5
  4025c6:	2c00      	cmp	r4, #0
  4025c8:	f340 82ab 	ble.w	402b22 <_vfiprintf_r+0x892>
  4025cc:	2c10      	cmp	r4, #16
  4025ce:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 402794 <_vfiprintf_r+0x504>
  4025d2:	f340 850b 	ble.w	402fec <_vfiprintf_r+0xd5c>
  4025d6:	46d6      	mov	lr, sl
  4025d8:	2310      	movs	r3, #16
  4025da:	46c2      	mov	sl, r8
  4025dc:	46a8      	mov	r8, r5
  4025de:	464d      	mov	r5, r9
  4025e0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4025e4:	e007      	b.n	4025f6 <_vfiprintf_r+0x366>
  4025e6:	f100 0c02 	add.w	ip, r0, #2
  4025ea:	f10e 0e08 	add.w	lr, lr, #8
  4025ee:	4608      	mov	r0, r1
  4025f0:	3c10      	subs	r4, #16
  4025f2:	2c10      	cmp	r4, #16
  4025f4:	dd13      	ble.n	40261e <_vfiprintf_r+0x38e>
  4025f6:	1c41      	adds	r1, r0, #1
  4025f8:	3210      	adds	r2, #16
  4025fa:	2907      	cmp	r1, #7
  4025fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4025fe:	f8ce 5000 	str.w	r5, [lr]
  402602:	f8ce 3004 	str.w	r3, [lr, #4]
  402606:	910e      	str	r1, [sp, #56]	; 0x38
  402608:	dded      	ble.n	4025e6 <_vfiprintf_r+0x356>
  40260a:	2a00      	cmp	r2, #0
  40260c:	f040 8315 	bne.w	402c3a <_vfiprintf_r+0x9aa>
  402610:	3c10      	subs	r4, #16
  402612:	2c10      	cmp	r4, #16
  402614:	f04f 0c01 	mov.w	ip, #1
  402618:	4610      	mov	r0, r2
  40261a:	46de      	mov	lr, fp
  40261c:	dceb      	bgt.n	4025f6 <_vfiprintf_r+0x366>
  40261e:	46a9      	mov	r9, r5
  402620:	4645      	mov	r5, r8
  402622:	46d0      	mov	r8, sl
  402624:	46f2      	mov	sl, lr
  402626:	4422      	add	r2, r4
  402628:	f1bc 0f07 	cmp.w	ip, #7
  40262c:	920f      	str	r2, [sp, #60]	; 0x3c
  40262e:	f8ca 9000 	str.w	r9, [sl]
  402632:	f8ca 4004 	str.w	r4, [sl, #4]
  402636:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40263a:	f300 83d2 	bgt.w	402de2 <_vfiprintf_r+0xb52>
  40263e:	9b01      	ldr	r3, [sp, #4]
  402640:	9903      	ldr	r1, [sp, #12]
  402642:	1a5c      	subs	r4, r3, r1
  402644:	2c00      	cmp	r4, #0
  402646:	f10a 0a08 	add.w	sl, sl, #8
  40264a:	f10c 0e01 	add.w	lr, ip, #1
  40264e:	4660      	mov	r0, ip
  402650:	f300 826d 	bgt.w	402b2e <_vfiprintf_r+0x89e>
  402654:	9903      	ldr	r1, [sp, #12]
  402656:	f8ca 7000 	str.w	r7, [sl]
  40265a:	440a      	add	r2, r1
  40265c:	f1be 0f07 	cmp.w	lr, #7
  402660:	920f      	str	r2, [sp, #60]	; 0x3c
  402662:	f8ca 1004 	str.w	r1, [sl, #4]
  402666:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40266a:	f340 82ce 	ble.w	402c0a <_vfiprintf_r+0x97a>
  40266e:	2a00      	cmp	r2, #0
  402670:	f040 833a 	bne.w	402ce8 <_vfiprintf_r+0xa58>
  402674:	0770      	lsls	r0, r6, #29
  402676:	920e      	str	r2, [sp, #56]	; 0x38
  402678:	d538      	bpl.n	4026ec <_vfiprintf_r+0x45c>
  40267a:	9b06      	ldr	r3, [sp, #24]
  40267c:	1b5c      	subs	r4, r3, r5
  40267e:	2c00      	cmp	r4, #0
  402680:	dd34      	ble.n	4026ec <_vfiprintf_r+0x45c>
  402682:	46da      	mov	sl, fp
  402684:	2c10      	cmp	r4, #16
  402686:	f340 84ab 	ble.w	402fe0 <_vfiprintf_r+0xd50>
  40268a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 402790 <_vfiprintf_r+0x500>
  40268e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402690:	464f      	mov	r7, r9
  402692:	2610      	movs	r6, #16
  402694:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402698:	e006      	b.n	4026a8 <_vfiprintf_r+0x418>
  40269a:	1c88      	adds	r0, r1, #2
  40269c:	f10a 0a08 	add.w	sl, sl, #8
  4026a0:	4619      	mov	r1, r3
  4026a2:	3c10      	subs	r4, #16
  4026a4:	2c10      	cmp	r4, #16
  4026a6:	dd13      	ble.n	4026d0 <_vfiprintf_r+0x440>
  4026a8:	1c4b      	adds	r3, r1, #1
  4026aa:	3210      	adds	r2, #16
  4026ac:	2b07      	cmp	r3, #7
  4026ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4026b0:	f8ca 7000 	str.w	r7, [sl]
  4026b4:	f8ca 6004 	str.w	r6, [sl, #4]
  4026b8:	930e      	str	r3, [sp, #56]	; 0x38
  4026ba:	ddee      	ble.n	40269a <_vfiprintf_r+0x40a>
  4026bc:	2a00      	cmp	r2, #0
  4026be:	f040 828e 	bne.w	402bde <_vfiprintf_r+0x94e>
  4026c2:	3c10      	subs	r4, #16
  4026c4:	2c10      	cmp	r4, #16
  4026c6:	f04f 0001 	mov.w	r0, #1
  4026ca:	4611      	mov	r1, r2
  4026cc:	46da      	mov	sl, fp
  4026ce:	dceb      	bgt.n	4026a8 <_vfiprintf_r+0x418>
  4026d0:	46b9      	mov	r9, r7
  4026d2:	4422      	add	r2, r4
  4026d4:	2807      	cmp	r0, #7
  4026d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4026d8:	f8ca 9000 	str.w	r9, [sl]
  4026dc:	f8ca 4004 	str.w	r4, [sl, #4]
  4026e0:	900e      	str	r0, [sp, #56]	; 0x38
  4026e2:	f340 829b 	ble.w	402c1c <_vfiprintf_r+0x98c>
  4026e6:	2a00      	cmp	r2, #0
  4026e8:	f040 8425 	bne.w	402f36 <_vfiprintf_r+0xca6>
  4026ec:	9b02      	ldr	r3, [sp, #8]
  4026ee:	9a06      	ldr	r2, [sp, #24]
  4026f0:	42aa      	cmp	r2, r5
  4026f2:	bfac      	ite	ge
  4026f4:	189b      	addge	r3, r3, r2
  4026f6:	195b      	addlt	r3, r3, r5
  4026f8:	9302      	str	r3, [sp, #8]
  4026fa:	e299      	b.n	402c30 <_vfiprintf_r+0x9a0>
  4026fc:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  402700:	f898 3000 	ldrb.w	r3, [r8]
  402704:	e62b      	b.n	40235e <_vfiprintf_r+0xce>
  402706:	9406      	str	r4, [sp, #24]
  402708:	2900      	cmp	r1, #0
  40270a:	f040 84af 	bne.w	40306c <_vfiprintf_r+0xddc>
  40270e:	f046 0610 	orr.w	r6, r6, #16
  402712:	06b3      	lsls	r3, r6, #26
  402714:	f140 8312 	bpl.w	402d3c <_vfiprintf_r+0xaac>
  402718:	9904      	ldr	r1, [sp, #16]
  40271a:	3107      	adds	r1, #7
  40271c:	f021 0107 	bic.w	r1, r1, #7
  402720:	e9d1 2300 	ldrd	r2, r3, [r1]
  402724:	3108      	adds	r1, #8
  402726:	9104      	str	r1, [sp, #16]
  402728:	4614      	mov	r4, r2
  40272a:	461d      	mov	r5, r3
  40272c:	2a00      	cmp	r2, #0
  40272e:	f173 0300 	sbcs.w	r3, r3, #0
  402732:	f2c0 8386 	blt.w	402e42 <_vfiprintf_r+0xbb2>
  402736:	9b01      	ldr	r3, [sp, #4]
  402738:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40273c:	2b00      	cmp	r3, #0
  40273e:	f2c0 831a 	blt.w	402d76 <_vfiprintf_r+0xae6>
  402742:	ea54 0305 	orrs.w	r3, r4, r5
  402746:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40274a:	f000 80ed 	beq.w	402928 <_vfiprintf_r+0x698>
  40274e:	2d00      	cmp	r5, #0
  402750:	bf08      	it	eq
  402752:	2c0a      	cmpeq	r4, #10
  402754:	f0c0 80ed 	bcc.w	402932 <_vfiprintf_r+0x6a2>
  402758:	465f      	mov	r7, fp
  40275a:	4620      	mov	r0, r4
  40275c:	4629      	mov	r1, r5
  40275e:	220a      	movs	r2, #10
  402760:	2300      	movs	r3, #0
  402762:	f7ff fa93 	bl	401c8c <__aeabi_uldivmod>
  402766:	3230      	adds	r2, #48	; 0x30
  402768:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40276c:	4620      	mov	r0, r4
  40276e:	4629      	mov	r1, r5
  402770:	2300      	movs	r3, #0
  402772:	220a      	movs	r2, #10
  402774:	f7ff fa8a 	bl	401c8c <__aeabi_uldivmod>
  402778:	4604      	mov	r4, r0
  40277a:	460d      	mov	r5, r1
  40277c:	ea54 0305 	orrs.w	r3, r4, r5
  402780:	d1eb      	bne.n	40275a <_vfiprintf_r+0x4ca>
  402782:	ebc7 030b 	rsb	r3, r7, fp
  402786:	9303      	str	r3, [sp, #12]
  402788:	e6a2      	b.n	4024d0 <_vfiprintf_r+0x240>
  40278a:	bf00      	nop
  40278c:	00404d38 	.word	0x00404d38
  402790:	00404d54 	.word	0x00404d54
  402794:	00404d14 	.word	0x00404d14
  402798:	9406      	str	r4, [sp, #24]
  40279a:	2900      	cmp	r1, #0
  40279c:	f040 8462 	bne.w	403064 <_vfiprintf_r+0xdd4>
  4027a0:	f046 0610 	orr.w	r6, r6, #16
  4027a4:	f016 0320 	ands.w	r3, r6, #32
  4027a8:	f000 82ae 	beq.w	402d08 <_vfiprintf_r+0xa78>
  4027ac:	9b04      	ldr	r3, [sp, #16]
  4027ae:	3307      	adds	r3, #7
  4027b0:	f023 0307 	bic.w	r3, r3, #7
  4027b4:	f04f 0200 	mov.w	r2, #0
  4027b8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4027bc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4027c0:	f103 0208 	add.w	r2, r3, #8
  4027c4:	9b01      	ldr	r3, [sp, #4]
  4027c6:	9204      	str	r2, [sp, #16]
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	f2c0 8174 	blt.w	402ab6 <_vfiprintf_r+0x826>
  4027ce:	ea54 0305 	orrs.w	r3, r4, r5
  4027d2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4027d6:	f040 816e 	bne.w	402ab6 <_vfiprintf_r+0x826>
  4027da:	9b01      	ldr	r3, [sp, #4]
  4027dc:	2b00      	cmp	r3, #0
  4027de:	f000 8430 	beq.w	403042 <_vfiprintf_r+0xdb2>
  4027e2:	f04f 0900 	mov.w	r9, #0
  4027e6:	2400      	movs	r4, #0
  4027e8:	2500      	movs	r5, #0
  4027ea:	465f      	mov	r7, fp
  4027ec:	08e2      	lsrs	r2, r4, #3
  4027ee:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4027f2:	08e9      	lsrs	r1, r5, #3
  4027f4:	f004 0307 	and.w	r3, r4, #7
  4027f8:	460d      	mov	r5, r1
  4027fa:	4614      	mov	r4, r2
  4027fc:	3330      	adds	r3, #48	; 0x30
  4027fe:	ea54 0205 	orrs.w	r2, r4, r5
  402802:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402806:	d1f1      	bne.n	4027ec <_vfiprintf_r+0x55c>
  402808:	07f4      	lsls	r4, r6, #31
  40280a:	d5ba      	bpl.n	402782 <_vfiprintf_r+0x4f2>
  40280c:	2b30      	cmp	r3, #48	; 0x30
  40280e:	d0b8      	beq.n	402782 <_vfiprintf_r+0x4f2>
  402810:	2230      	movs	r2, #48	; 0x30
  402812:	1e7b      	subs	r3, r7, #1
  402814:	f807 2c01 	strb.w	r2, [r7, #-1]
  402818:	ebc3 020b 	rsb	r2, r3, fp
  40281c:	9203      	str	r2, [sp, #12]
  40281e:	461f      	mov	r7, r3
  402820:	e656      	b.n	4024d0 <_vfiprintf_r+0x240>
  402822:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402826:	2400      	movs	r4, #0
  402828:	f818 3b01 	ldrb.w	r3, [r8], #1
  40282c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402830:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402834:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402838:	2a09      	cmp	r2, #9
  40283a:	d9f5      	bls.n	402828 <_vfiprintf_r+0x598>
  40283c:	e591      	b.n	402362 <_vfiprintf_r+0xd2>
  40283e:	f898 3000 	ldrb.w	r3, [r8]
  402842:	2101      	movs	r1, #1
  402844:	202b      	movs	r0, #43	; 0x2b
  402846:	e58a      	b.n	40235e <_vfiprintf_r+0xce>
  402848:	f898 3000 	ldrb.w	r3, [r8]
  40284c:	2b2a      	cmp	r3, #42	; 0x2a
  40284e:	f108 0501 	add.w	r5, r8, #1
  402852:	f000 83dd 	beq.w	403010 <_vfiprintf_r+0xd80>
  402856:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40285a:	2a09      	cmp	r2, #9
  40285c:	46a8      	mov	r8, r5
  40285e:	bf98      	it	ls
  402860:	2500      	movls	r5, #0
  402862:	f200 83ce 	bhi.w	403002 <_vfiprintf_r+0xd72>
  402866:	f818 3b01 	ldrb.w	r3, [r8], #1
  40286a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40286e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402872:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402876:	2a09      	cmp	r2, #9
  402878:	d9f5      	bls.n	402866 <_vfiprintf_r+0x5d6>
  40287a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40287e:	9201      	str	r2, [sp, #4]
  402880:	e56f      	b.n	402362 <_vfiprintf_r+0xd2>
  402882:	9a04      	ldr	r2, [sp, #16]
  402884:	6814      	ldr	r4, [r2, #0]
  402886:	4613      	mov	r3, r2
  402888:	2c00      	cmp	r4, #0
  40288a:	f103 0304 	add.w	r3, r3, #4
  40288e:	f6ff aded 	blt.w	40246c <_vfiprintf_r+0x1dc>
  402892:	9304      	str	r3, [sp, #16]
  402894:	f898 3000 	ldrb.w	r3, [r8]
  402898:	e561      	b.n	40235e <_vfiprintf_r+0xce>
  40289a:	9406      	str	r4, [sp, #24]
  40289c:	2900      	cmp	r1, #0
  40289e:	d081      	beq.n	4027a4 <_vfiprintf_r+0x514>
  4028a0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4028a4:	e77e      	b.n	4027a4 <_vfiprintf_r+0x514>
  4028a6:	9a04      	ldr	r2, [sp, #16]
  4028a8:	9406      	str	r4, [sp, #24]
  4028aa:	6817      	ldr	r7, [r2, #0]
  4028ac:	f04f 0300 	mov.w	r3, #0
  4028b0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4028b4:	1d14      	adds	r4, r2, #4
  4028b6:	9b01      	ldr	r3, [sp, #4]
  4028b8:	2f00      	cmp	r7, #0
  4028ba:	f000 8386 	beq.w	402fca <_vfiprintf_r+0xd3a>
  4028be:	2b00      	cmp	r3, #0
  4028c0:	f2c0 835f 	blt.w	402f82 <_vfiprintf_r+0xcf2>
  4028c4:	461a      	mov	r2, r3
  4028c6:	2100      	movs	r1, #0
  4028c8:	4638      	mov	r0, r7
  4028ca:	f001 fc61 	bl	404190 <memchr>
  4028ce:	2800      	cmp	r0, #0
  4028d0:	f000 838f 	beq.w	402ff2 <_vfiprintf_r+0xd62>
  4028d4:	1bc3      	subs	r3, r0, r7
  4028d6:	9303      	str	r3, [sp, #12]
  4028d8:	2300      	movs	r3, #0
  4028da:	9404      	str	r4, [sp, #16]
  4028dc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4028e0:	9301      	str	r3, [sp, #4]
  4028e2:	e5f5      	b.n	4024d0 <_vfiprintf_r+0x240>
  4028e4:	9406      	str	r4, [sp, #24]
  4028e6:	2900      	cmp	r1, #0
  4028e8:	f040 83b9 	bne.w	40305e <_vfiprintf_r+0xdce>
  4028ec:	f016 0920 	ands.w	r9, r6, #32
  4028f0:	d135      	bne.n	40295e <_vfiprintf_r+0x6ce>
  4028f2:	f016 0310 	ands.w	r3, r6, #16
  4028f6:	d103      	bne.n	402900 <_vfiprintf_r+0x670>
  4028f8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4028fc:	f040 832a 	bne.w	402f54 <_vfiprintf_r+0xcc4>
  402900:	9a04      	ldr	r2, [sp, #16]
  402902:	4613      	mov	r3, r2
  402904:	6814      	ldr	r4, [r2, #0]
  402906:	9a01      	ldr	r2, [sp, #4]
  402908:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40290c:	2a00      	cmp	r2, #0
  40290e:	f103 0304 	add.w	r3, r3, #4
  402912:	f04f 0500 	mov.w	r5, #0
  402916:	f2c0 8332 	blt.w	402f7e <_vfiprintf_r+0xcee>
  40291a:	ea54 0205 	orrs.w	r2, r4, r5
  40291e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402922:	9304      	str	r3, [sp, #16]
  402924:	f47f af13 	bne.w	40274e <_vfiprintf_r+0x4be>
  402928:	9b01      	ldr	r3, [sp, #4]
  40292a:	2b00      	cmp	r3, #0
  40292c:	f43f adcc 	beq.w	4024c8 <_vfiprintf_r+0x238>
  402930:	2400      	movs	r4, #0
  402932:	af2a      	add	r7, sp, #168	; 0xa8
  402934:	3430      	adds	r4, #48	; 0x30
  402936:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40293a:	ebc7 030b 	rsb	r3, r7, fp
  40293e:	9303      	str	r3, [sp, #12]
  402940:	e5c6      	b.n	4024d0 <_vfiprintf_r+0x240>
  402942:	f046 0620 	orr.w	r6, r6, #32
  402946:	f898 3000 	ldrb.w	r3, [r8]
  40294a:	e508      	b.n	40235e <_vfiprintf_r+0xce>
  40294c:	9406      	str	r4, [sp, #24]
  40294e:	2900      	cmp	r1, #0
  402950:	f040 836e 	bne.w	403030 <_vfiprintf_r+0xda0>
  402954:	f046 0610 	orr.w	r6, r6, #16
  402958:	f016 0920 	ands.w	r9, r6, #32
  40295c:	d0c9      	beq.n	4028f2 <_vfiprintf_r+0x662>
  40295e:	9b04      	ldr	r3, [sp, #16]
  402960:	3307      	adds	r3, #7
  402962:	f023 0307 	bic.w	r3, r3, #7
  402966:	f04f 0200 	mov.w	r2, #0
  40296a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40296e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402972:	f103 0208 	add.w	r2, r3, #8
  402976:	9b01      	ldr	r3, [sp, #4]
  402978:	9204      	str	r2, [sp, #16]
  40297a:	2b00      	cmp	r3, #0
  40297c:	f2c0 81f9 	blt.w	402d72 <_vfiprintf_r+0xae2>
  402980:	ea54 0305 	orrs.w	r3, r4, r5
  402984:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402988:	f04f 0900 	mov.w	r9, #0
  40298c:	f47f aedf 	bne.w	40274e <_vfiprintf_r+0x4be>
  402990:	e7ca      	b.n	402928 <_vfiprintf_r+0x698>
  402992:	9406      	str	r4, [sp, #24]
  402994:	2900      	cmp	r1, #0
  402996:	f040 8351 	bne.w	40303c <_vfiprintf_r+0xdac>
  40299a:	06b2      	lsls	r2, r6, #26
  40299c:	48ae      	ldr	r0, [pc, #696]	; (402c58 <_vfiprintf_r+0x9c8>)
  40299e:	d541      	bpl.n	402a24 <_vfiprintf_r+0x794>
  4029a0:	9a04      	ldr	r2, [sp, #16]
  4029a2:	3207      	adds	r2, #7
  4029a4:	f022 0207 	bic.w	r2, r2, #7
  4029a8:	e9d2 4500 	ldrd	r4, r5, [r2]
  4029ac:	f102 0108 	add.w	r1, r2, #8
  4029b0:	9104      	str	r1, [sp, #16]
  4029b2:	f016 0901 	ands.w	r9, r6, #1
  4029b6:	f000 8177 	beq.w	402ca8 <_vfiprintf_r+0xa18>
  4029ba:	ea54 0205 	orrs.w	r2, r4, r5
  4029be:	f040 8226 	bne.w	402e0e <_vfiprintf_r+0xb7e>
  4029c2:	f04f 0300 	mov.w	r3, #0
  4029c6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4029ca:	9b01      	ldr	r3, [sp, #4]
  4029cc:	2b00      	cmp	r3, #0
  4029ce:	f2c0 8196 	blt.w	402cfe <_vfiprintf_r+0xa6e>
  4029d2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4029d6:	e572      	b.n	4024be <_vfiprintf_r+0x22e>
  4029d8:	9a04      	ldr	r2, [sp, #16]
  4029da:	9406      	str	r4, [sp, #24]
  4029dc:	6813      	ldr	r3, [r2, #0]
  4029de:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4029e2:	4613      	mov	r3, r2
  4029e4:	f04f 0100 	mov.w	r1, #0
  4029e8:	2501      	movs	r5, #1
  4029ea:	3304      	adds	r3, #4
  4029ec:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4029f0:	9304      	str	r3, [sp, #16]
  4029f2:	9503      	str	r5, [sp, #12]
  4029f4:	af10      	add	r7, sp, #64	; 0x40
  4029f6:	2300      	movs	r3, #0
  4029f8:	9301      	str	r3, [sp, #4]
  4029fa:	e573      	b.n	4024e4 <_vfiprintf_r+0x254>
  4029fc:	f898 3000 	ldrb.w	r3, [r8]
  402a00:	2800      	cmp	r0, #0
  402a02:	f47f acac 	bne.w	40235e <_vfiprintf_r+0xce>
  402a06:	2101      	movs	r1, #1
  402a08:	2020      	movs	r0, #32
  402a0a:	e4a8      	b.n	40235e <_vfiprintf_r+0xce>
  402a0c:	f046 0601 	orr.w	r6, r6, #1
  402a10:	f898 3000 	ldrb.w	r3, [r8]
  402a14:	e4a3      	b.n	40235e <_vfiprintf_r+0xce>
  402a16:	9406      	str	r4, [sp, #24]
  402a18:	2900      	cmp	r1, #0
  402a1a:	f040 830c 	bne.w	403036 <_vfiprintf_r+0xda6>
  402a1e:	06b2      	lsls	r2, r6, #26
  402a20:	488e      	ldr	r0, [pc, #568]	; (402c5c <_vfiprintf_r+0x9cc>)
  402a22:	d4bd      	bmi.n	4029a0 <_vfiprintf_r+0x710>
  402a24:	9904      	ldr	r1, [sp, #16]
  402a26:	06f7      	lsls	r7, r6, #27
  402a28:	460a      	mov	r2, r1
  402a2a:	f100 819d 	bmi.w	402d68 <_vfiprintf_r+0xad8>
  402a2e:	0675      	lsls	r5, r6, #25
  402a30:	f140 819a 	bpl.w	402d68 <_vfiprintf_r+0xad8>
  402a34:	3204      	adds	r2, #4
  402a36:	880c      	ldrh	r4, [r1, #0]
  402a38:	9204      	str	r2, [sp, #16]
  402a3a:	2500      	movs	r5, #0
  402a3c:	e7b9      	b.n	4029b2 <_vfiprintf_r+0x722>
  402a3e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402a42:	f898 3000 	ldrb.w	r3, [r8]
  402a46:	e48a      	b.n	40235e <_vfiprintf_r+0xce>
  402a48:	f898 3000 	ldrb.w	r3, [r8]
  402a4c:	2b6c      	cmp	r3, #108	; 0x6c
  402a4e:	bf03      	ittte	eq
  402a50:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402a54:	f046 0620 	orreq.w	r6, r6, #32
  402a58:	f108 0801 	addeq.w	r8, r8, #1
  402a5c:	f046 0610 	orrne.w	r6, r6, #16
  402a60:	e47d      	b.n	40235e <_vfiprintf_r+0xce>
  402a62:	2900      	cmp	r1, #0
  402a64:	f040 8309 	bne.w	40307a <_vfiprintf_r+0xdea>
  402a68:	06b4      	lsls	r4, r6, #26
  402a6a:	f140 821c 	bpl.w	402ea6 <_vfiprintf_r+0xc16>
  402a6e:	9a04      	ldr	r2, [sp, #16]
  402a70:	9902      	ldr	r1, [sp, #8]
  402a72:	6813      	ldr	r3, [r2, #0]
  402a74:	17cd      	asrs	r5, r1, #31
  402a76:	4608      	mov	r0, r1
  402a78:	3204      	adds	r2, #4
  402a7a:	4629      	mov	r1, r5
  402a7c:	9204      	str	r2, [sp, #16]
  402a7e:	e9c3 0100 	strd	r0, r1, [r3]
  402a82:	e436      	b.n	4022f2 <_vfiprintf_r+0x62>
  402a84:	9406      	str	r4, [sp, #24]
  402a86:	2900      	cmp	r1, #0
  402a88:	f43f ae43 	beq.w	402712 <_vfiprintf_r+0x482>
  402a8c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402a90:	e63f      	b.n	402712 <_vfiprintf_r+0x482>
  402a92:	9406      	str	r4, [sp, #24]
  402a94:	2900      	cmp	r1, #0
  402a96:	f040 82ed 	bne.w	403074 <_vfiprintf_r+0xde4>
  402a9a:	2b00      	cmp	r3, #0
  402a9c:	f000 808f 	beq.w	402bbe <_vfiprintf_r+0x92e>
  402aa0:	2501      	movs	r5, #1
  402aa2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402aa6:	f04f 0300 	mov.w	r3, #0
  402aaa:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402aae:	9503      	str	r5, [sp, #12]
  402ab0:	af10      	add	r7, sp, #64	; 0x40
  402ab2:	e7a0      	b.n	4029f6 <_vfiprintf_r+0x766>
  402ab4:	9304      	str	r3, [sp, #16]
  402ab6:	f04f 0900 	mov.w	r9, #0
  402aba:	e696      	b.n	4027ea <_vfiprintf_r+0x55a>
  402abc:	aa0d      	add	r2, sp, #52	; 0x34
  402abe:	9900      	ldr	r1, [sp, #0]
  402ac0:	9309      	str	r3, [sp, #36]	; 0x24
  402ac2:	4648      	mov	r0, r9
  402ac4:	f7ff fba8 	bl	402218 <__sprint_r.part.0>
  402ac8:	2800      	cmp	r0, #0
  402aca:	d17f      	bne.n	402bcc <_vfiprintf_r+0x93c>
  402acc:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ace:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402ad2:	f100 0e01 	add.w	lr, r0, #1
  402ad6:	46dc      	mov	ip, fp
  402ad8:	e529      	b.n	40252e <_vfiprintf_r+0x29e>
  402ada:	980e      	ldr	r0, [sp, #56]	; 0x38
  402adc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ade:	f100 0e01 	add.w	lr, r0, #1
  402ae2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402ae6:	2b00      	cmp	r3, #0
  402ae8:	f43f ad50 	beq.w	40258c <_vfiprintf_r+0x2fc>
  402aec:	3201      	adds	r2, #1
  402aee:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402af2:	2301      	movs	r3, #1
  402af4:	f1be 0f07 	cmp.w	lr, #7
  402af8:	920f      	str	r2, [sp, #60]	; 0x3c
  402afa:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402afe:	e88a 000a 	stmia.w	sl, {r1, r3}
  402b02:	f340 80bf 	ble.w	402c84 <_vfiprintf_r+0x9f4>
  402b06:	2a00      	cmp	r2, #0
  402b08:	f040 814e 	bne.w	402da8 <_vfiprintf_r+0xb18>
  402b0c:	9907      	ldr	r1, [sp, #28]
  402b0e:	2900      	cmp	r1, #0
  402b10:	f040 80be 	bne.w	402c90 <_vfiprintf_r+0xa00>
  402b14:	469e      	mov	lr, r3
  402b16:	4610      	mov	r0, r2
  402b18:	46da      	mov	sl, fp
  402b1a:	9b08      	ldr	r3, [sp, #32]
  402b1c:	2b80      	cmp	r3, #128	; 0x80
  402b1e:	f43f ad50 	beq.w	4025c2 <_vfiprintf_r+0x332>
  402b22:	9b01      	ldr	r3, [sp, #4]
  402b24:	9903      	ldr	r1, [sp, #12]
  402b26:	1a5c      	subs	r4, r3, r1
  402b28:	2c00      	cmp	r4, #0
  402b2a:	f77f ad93 	ble.w	402654 <_vfiprintf_r+0x3c4>
  402b2e:	2c10      	cmp	r4, #16
  402b30:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402c60 <_vfiprintf_r+0x9d0>
  402b34:	dd25      	ble.n	402b82 <_vfiprintf_r+0x8f2>
  402b36:	46d4      	mov	ip, sl
  402b38:	2310      	movs	r3, #16
  402b3a:	46c2      	mov	sl, r8
  402b3c:	46a8      	mov	r8, r5
  402b3e:	464d      	mov	r5, r9
  402b40:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402b44:	e007      	b.n	402b56 <_vfiprintf_r+0x8c6>
  402b46:	f100 0e02 	add.w	lr, r0, #2
  402b4a:	f10c 0c08 	add.w	ip, ip, #8
  402b4e:	4608      	mov	r0, r1
  402b50:	3c10      	subs	r4, #16
  402b52:	2c10      	cmp	r4, #16
  402b54:	dd11      	ble.n	402b7a <_vfiprintf_r+0x8ea>
  402b56:	1c41      	adds	r1, r0, #1
  402b58:	3210      	adds	r2, #16
  402b5a:	2907      	cmp	r1, #7
  402b5c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b5e:	f8cc 5000 	str.w	r5, [ip]
  402b62:	f8cc 3004 	str.w	r3, [ip, #4]
  402b66:	910e      	str	r1, [sp, #56]	; 0x38
  402b68:	dded      	ble.n	402b46 <_vfiprintf_r+0x8b6>
  402b6a:	b9d2      	cbnz	r2, 402ba2 <_vfiprintf_r+0x912>
  402b6c:	3c10      	subs	r4, #16
  402b6e:	2c10      	cmp	r4, #16
  402b70:	f04f 0e01 	mov.w	lr, #1
  402b74:	4610      	mov	r0, r2
  402b76:	46dc      	mov	ip, fp
  402b78:	dced      	bgt.n	402b56 <_vfiprintf_r+0x8c6>
  402b7a:	46a9      	mov	r9, r5
  402b7c:	4645      	mov	r5, r8
  402b7e:	46d0      	mov	r8, sl
  402b80:	46e2      	mov	sl, ip
  402b82:	4422      	add	r2, r4
  402b84:	f1be 0f07 	cmp.w	lr, #7
  402b88:	920f      	str	r2, [sp, #60]	; 0x3c
  402b8a:	f8ca 9000 	str.w	r9, [sl]
  402b8e:	f8ca 4004 	str.w	r4, [sl, #4]
  402b92:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402b96:	dc2e      	bgt.n	402bf6 <_vfiprintf_r+0x966>
  402b98:	f10a 0a08 	add.w	sl, sl, #8
  402b9c:	f10e 0e01 	add.w	lr, lr, #1
  402ba0:	e558      	b.n	402654 <_vfiprintf_r+0x3c4>
  402ba2:	aa0d      	add	r2, sp, #52	; 0x34
  402ba4:	9900      	ldr	r1, [sp, #0]
  402ba6:	9301      	str	r3, [sp, #4]
  402ba8:	4648      	mov	r0, r9
  402baa:	f7ff fb35 	bl	402218 <__sprint_r.part.0>
  402bae:	b968      	cbnz	r0, 402bcc <_vfiprintf_r+0x93c>
  402bb0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402bb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bb4:	9b01      	ldr	r3, [sp, #4]
  402bb6:	f100 0e01 	add.w	lr, r0, #1
  402bba:	46dc      	mov	ip, fp
  402bbc:	e7c8      	b.n	402b50 <_vfiprintf_r+0x8c0>
  402bbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402bc0:	b123      	cbz	r3, 402bcc <_vfiprintf_r+0x93c>
  402bc2:	9805      	ldr	r0, [sp, #20]
  402bc4:	9900      	ldr	r1, [sp, #0]
  402bc6:	aa0d      	add	r2, sp, #52	; 0x34
  402bc8:	f7ff fb26 	bl	402218 <__sprint_r.part.0>
  402bcc:	9b00      	ldr	r3, [sp, #0]
  402bce:	899b      	ldrh	r3, [r3, #12]
  402bd0:	065a      	lsls	r2, r3, #25
  402bd2:	f100 818b 	bmi.w	402eec <_vfiprintf_r+0xc5c>
  402bd6:	9802      	ldr	r0, [sp, #8]
  402bd8:	b02b      	add	sp, #172	; 0xac
  402bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bde:	aa0d      	add	r2, sp, #52	; 0x34
  402be0:	9900      	ldr	r1, [sp, #0]
  402be2:	4648      	mov	r0, r9
  402be4:	f7ff fb18 	bl	402218 <__sprint_r.part.0>
  402be8:	2800      	cmp	r0, #0
  402bea:	d1ef      	bne.n	402bcc <_vfiprintf_r+0x93c>
  402bec:	990e      	ldr	r1, [sp, #56]	; 0x38
  402bee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bf0:	1c48      	adds	r0, r1, #1
  402bf2:	46da      	mov	sl, fp
  402bf4:	e555      	b.n	4026a2 <_vfiprintf_r+0x412>
  402bf6:	2a00      	cmp	r2, #0
  402bf8:	f040 80fb 	bne.w	402df2 <_vfiprintf_r+0xb62>
  402bfc:	9a03      	ldr	r2, [sp, #12]
  402bfe:	921b      	str	r2, [sp, #108]	; 0x6c
  402c00:	2301      	movs	r3, #1
  402c02:	920f      	str	r2, [sp, #60]	; 0x3c
  402c04:	971a      	str	r7, [sp, #104]	; 0x68
  402c06:	930e      	str	r3, [sp, #56]	; 0x38
  402c08:	46da      	mov	sl, fp
  402c0a:	f10a 0a08 	add.w	sl, sl, #8
  402c0e:	0771      	lsls	r1, r6, #29
  402c10:	d504      	bpl.n	402c1c <_vfiprintf_r+0x98c>
  402c12:	9b06      	ldr	r3, [sp, #24]
  402c14:	1b5c      	subs	r4, r3, r5
  402c16:	2c00      	cmp	r4, #0
  402c18:	f73f ad34 	bgt.w	402684 <_vfiprintf_r+0x3f4>
  402c1c:	9b02      	ldr	r3, [sp, #8]
  402c1e:	9906      	ldr	r1, [sp, #24]
  402c20:	42a9      	cmp	r1, r5
  402c22:	bfac      	ite	ge
  402c24:	185b      	addge	r3, r3, r1
  402c26:	195b      	addlt	r3, r3, r5
  402c28:	9302      	str	r3, [sp, #8]
  402c2a:	2a00      	cmp	r2, #0
  402c2c:	f040 80b3 	bne.w	402d96 <_vfiprintf_r+0xb06>
  402c30:	2300      	movs	r3, #0
  402c32:	930e      	str	r3, [sp, #56]	; 0x38
  402c34:	46da      	mov	sl, fp
  402c36:	f7ff bb5c 	b.w	4022f2 <_vfiprintf_r+0x62>
  402c3a:	aa0d      	add	r2, sp, #52	; 0x34
  402c3c:	9900      	ldr	r1, [sp, #0]
  402c3e:	9307      	str	r3, [sp, #28]
  402c40:	4648      	mov	r0, r9
  402c42:	f7ff fae9 	bl	402218 <__sprint_r.part.0>
  402c46:	2800      	cmp	r0, #0
  402c48:	d1c0      	bne.n	402bcc <_vfiprintf_r+0x93c>
  402c4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  402c4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c4e:	9b07      	ldr	r3, [sp, #28]
  402c50:	f100 0c01 	add.w	ip, r0, #1
  402c54:	46de      	mov	lr, fp
  402c56:	e4cb      	b.n	4025f0 <_vfiprintf_r+0x360>
  402c58:	00404d24 	.word	0x00404d24
  402c5c:	00404d38 	.word	0x00404d38
  402c60:	00404d14 	.word	0x00404d14
  402c64:	2a00      	cmp	r2, #0
  402c66:	f040 8133 	bne.w	402ed0 <_vfiprintf_r+0xc40>
  402c6a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402c6e:	2b00      	cmp	r3, #0
  402c70:	f000 80f5 	beq.w	402e5e <_vfiprintf_r+0xbce>
  402c74:	2301      	movs	r3, #1
  402c76:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402c7a:	461a      	mov	r2, r3
  402c7c:	931b      	str	r3, [sp, #108]	; 0x6c
  402c7e:	469e      	mov	lr, r3
  402c80:	911a      	str	r1, [sp, #104]	; 0x68
  402c82:	46da      	mov	sl, fp
  402c84:	4670      	mov	r0, lr
  402c86:	f10a 0a08 	add.w	sl, sl, #8
  402c8a:	f10e 0e01 	add.w	lr, lr, #1
  402c8e:	e47d      	b.n	40258c <_vfiprintf_r+0x2fc>
  402c90:	a90c      	add	r1, sp, #48	; 0x30
  402c92:	2202      	movs	r2, #2
  402c94:	469e      	mov	lr, r3
  402c96:	911a      	str	r1, [sp, #104]	; 0x68
  402c98:	921b      	str	r2, [sp, #108]	; 0x6c
  402c9a:	46da      	mov	sl, fp
  402c9c:	4670      	mov	r0, lr
  402c9e:	f10a 0a08 	add.w	sl, sl, #8
  402ca2:	f10e 0e01 	add.w	lr, lr, #1
  402ca6:	e738      	b.n	402b1a <_vfiprintf_r+0x88a>
  402ca8:	9b01      	ldr	r3, [sp, #4]
  402caa:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402cae:	2b00      	cmp	r3, #0
  402cb0:	f2c0 812a 	blt.w	402f08 <_vfiprintf_r+0xc78>
  402cb4:	ea54 0305 	orrs.w	r3, r4, r5
  402cb8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402cbc:	f43f abff 	beq.w	4024be <_vfiprintf_r+0x22e>
  402cc0:	465f      	mov	r7, fp
  402cc2:	0923      	lsrs	r3, r4, #4
  402cc4:	f004 010f 	and.w	r1, r4, #15
  402cc8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402ccc:	092a      	lsrs	r2, r5, #4
  402cce:	461c      	mov	r4, r3
  402cd0:	4615      	mov	r5, r2
  402cd2:	5c43      	ldrb	r3, [r0, r1]
  402cd4:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402cd8:	ea54 0305 	orrs.w	r3, r4, r5
  402cdc:	d1f1      	bne.n	402cc2 <_vfiprintf_r+0xa32>
  402cde:	ebc7 030b 	rsb	r3, r7, fp
  402ce2:	9303      	str	r3, [sp, #12]
  402ce4:	f7ff bbf4 	b.w	4024d0 <_vfiprintf_r+0x240>
  402ce8:	aa0d      	add	r2, sp, #52	; 0x34
  402cea:	9900      	ldr	r1, [sp, #0]
  402cec:	9805      	ldr	r0, [sp, #20]
  402cee:	f7ff fa93 	bl	402218 <__sprint_r.part.0>
  402cf2:	2800      	cmp	r0, #0
  402cf4:	f47f af6a 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402cf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cfa:	46da      	mov	sl, fp
  402cfc:	e787      	b.n	402c0e <_vfiprintf_r+0x97e>
  402cfe:	f04f 0900 	mov.w	r9, #0
  402d02:	2400      	movs	r4, #0
  402d04:	2500      	movs	r5, #0
  402d06:	e7db      	b.n	402cc0 <_vfiprintf_r+0xa30>
  402d08:	f016 0210 	ands.w	r2, r6, #16
  402d0c:	f000 80b2 	beq.w	402e74 <_vfiprintf_r+0xbe4>
  402d10:	9904      	ldr	r1, [sp, #16]
  402d12:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402d16:	460a      	mov	r2, r1
  402d18:	680c      	ldr	r4, [r1, #0]
  402d1a:	9901      	ldr	r1, [sp, #4]
  402d1c:	2900      	cmp	r1, #0
  402d1e:	f102 0204 	add.w	r2, r2, #4
  402d22:	f04f 0500 	mov.w	r5, #0
  402d26:	f2c0 8159 	blt.w	402fdc <_vfiprintf_r+0xd4c>
  402d2a:	ea54 0105 	orrs.w	r1, r4, r5
  402d2e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402d32:	9204      	str	r2, [sp, #16]
  402d34:	f43f ad51 	beq.w	4027da <_vfiprintf_r+0x54a>
  402d38:	4699      	mov	r9, r3
  402d3a:	e556      	b.n	4027ea <_vfiprintf_r+0x55a>
  402d3c:	06f7      	lsls	r7, r6, #27
  402d3e:	d40a      	bmi.n	402d56 <_vfiprintf_r+0xac6>
  402d40:	0675      	lsls	r5, r6, #25
  402d42:	d508      	bpl.n	402d56 <_vfiprintf_r+0xac6>
  402d44:	9904      	ldr	r1, [sp, #16]
  402d46:	f9b1 4000 	ldrsh.w	r4, [r1]
  402d4a:	3104      	adds	r1, #4
  402d4c:	17e5      	asrs	r5, r4, #31
  402d4e:	4622      	mov	r2, r4
  402d50:	462b      	mov	r3, r5
  402d52:	9104      	str	r1, [sp, #16]
  402d54:	e4ea      	b.n	40272c <_vfiprintf_r+0x49c>
  402d56:	9a04      	ldr	r2, [sp, #16]
  402d58:	6814      	ldr	r4, [r2, #0]
  402d5a:	4613      	mov	r3, r2
  402d5c:	3304      	adds	r3, #4
  402d5e:	17e5      	asrs	r5, r4, #31
  402d60:	9304      	str	r3, [sp, #16]
  402d62:	4622      	mov	r2, r4
  402d64:	462b      	mov	r3, r5
  402d66:	e4e1      	b.n	40272c <_vfiprintf_r+0x49c>
  402d68:	6814      	ldr	r4, [r2, #0]
  402d6a:	3204      	adds	r2, #4
  402d6c:	9204      	str	r2, [sp, #16]
  402d6e:	2500      	movs	r5, #0
  402d70:	e61f      	b.n	4029b2 <_vfiprintf_r+0x722>
  402d72:	f04f 0900 	mov.w	r9, #0
  402d76:	ea54 0305 	orrs.w	r3, r4, r5
  402d7a:	f47f ace8 	bne.w	40274e <_vfiprintf_r+0x4be>
  402d7e:	e5d8      	b.n	402932 <_vfiprintf_r+0x6a2>
  402d80:	aa0d      	add	r2, sp, #52	; 0x34
  402d82:	9900      	ldr	r1, [sp, #0]
  402d84:	9805      	ldr	r0, [sp, #20]
  402d86:	f7ff fa47 	bl	402218 <__sprint_r.part.0>
  402d8a:	2800      	cmp	r0, #0
  402d8c:	f47f af1e 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402d90:	46da      	mov	sl, fp
  402d92:	f7ff bb48 	b.w	402426 <_vfiprintf_r+0x196>
  402d96:	aa0d      	add	r2, sp, #52	; 0x34
  402d98:	9900      	ldr	r1, [sp, #0]
  402d9a:	9805      	ldr	r0, [sp, #20]
  402d9c:	f7ff fa3c 	bl	402218 <__sprint_r.part.0>
  402da0:	2800      	cmp	r0, #0
  402da2:	f43f af45 	beq.w	402c30 <_vfiprintf_r+0x9a0>
  402da6:	e711      	b.n	402bcc <_vfiprintf_r+0x93c>
  402da8:	aa0d      	add	r2, sp, #52	; 0x34
  402daa:	9900      	ldr	r1, [sp, #0]
  402dac:	9805      	ldr	r0, [sp, #20]
  402dae:	f7ff fa33 	bl	402218 <__sprint_r.part.0>
  402db2:	2800      	cmp	r0, #0
  402db4:	f47f af0a 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402db8:	980e      	ldr	r0, [sp, #56]	; 0x38
  402dba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dbc:	f100 0e01 	add.w	lr, r0, #1
  402dc0:	46da      	mov	sl, fp
  402dc2:	f7ff bbe3 	b.w	40258c <_vfiprintf_r+0x2fc>
  402dc6:	aa0d      	add	r2, sp, #52	; 0x34
  402dc8:	9900      	ldr	r1, [sp, #0]
  402dca:	9805      	ldr	r0, [sp, #20]
  402dcc:	f7ff fa24 	bl	402218 <__sprint_r.part.0>
  402dd0:	2800      	cmp	r0, #0
  402dd2:	f47f aefb 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402dd6:	980e      	ldr	r0, [sp, #56]	; 0x38
  402dd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dda:	f100 0e01 	add.w	lr, r0, #1
  402dde:	46da      	mov	sl, fp
  402de0:	e69b      	b.n	402b1a <_vfiprintf_r+0x88a>
  402de2:	2a00      	cmp	r2, #0
  402de4:	f040 80d8 	bne.w	402f98 <_vfiprintf_r+0xd08>
  402de8:	f04f 0e01 	mov.w	lr, #1
  402dec:	4610      	mov	r0, r2
  402dee:	46da      	mov	sl, fp
  402df0:	e697      	b.n	402b22 <_vfiprintf_r+0x892>
  402df2:	aa0d      	add	r2, sp, #52	; 0x34
  402df4:	9900      	ldr	r1, [sp, #0]
  402df6:	9805      	ldr	r0, [sp, #20]
  402df8:	f7ff fa0e 	bl	402218 <__sprint_r.part.0>
  402dfc:	2800      	cmp	r0, #0
  402dfe:	f47f aee5 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402e02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e06:	f103 0e01 	add.w	lr, r3, #1
  402e0a:	46da      	mov	sl, fp
  402e0c:	e422      	b.n	402654 <_vfiprintf_r+0x3c4>
  402e0e:	2230      	movs	r2, #48	; 0x30
  402e10:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402e14:	9a01      	ldr	r2, [sp, #4]
  402e16:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  402e1a:	2a00      	cmp	r2, #0
  402e1c:	f04f 0300 	mov.w	r3, #0
  402e20:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402e24:	f046 0302 	orr.w	r3, r6, #2
  402e28:	f2c0 80cb 	blt.w	402fc2 <_vfiprintf_r+0xd32>
  402e2c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e30:	f046 0602 	orr.w	r6, r6, #2
  402e34:	f04f 0900 	mov.w	r9, #0
  402e38:	e742      	b.n	402cc0 <_vfiprintf_r+0xa30>
  402e3a:	f04f 0900 	mov.w	r9, #0
  402e3e:	4890      	ldr	r0, [pc, #576]	; (403080 <_vfiprintf_r+0xdf0>)
  402e40:	e73e      	b.n	402cc0 <_vfiprintf_r+0xa30>
  402e42:	9b01      	ldr	r3, [sp, #4]
  402e44:	4264      	negs	r4, r4
  402e46:	f04f 092d 	mov.w	r9, #45	; 0x2d
  402e4a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402e4e:	2b00      	cmp	r3, #0
  402e50:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402e54:	f6ff ac7b 	blt.w	40274e <_vfiprintf_r+0x4be>
  402e58:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e5c:	e477      	b.n	40274e <_vfiprintf_r+0x4be>
  402e5e:	9b07      	ldr	r3, [sp, #28]
  402e60:	2b00      	cmp	r3, #0
  402e62:	d072      	beq.n	402f4a <_vfiprintf_r+0xcba>
  402e64:	ab0c      	add	r3, sp, #48	; 0x30
  402e66:	2202      	movs	r2, #2
  402e68:	931a      	str	r3, [sp, #104]	; 0x68
  402e6a:	921b      	str	r2, [sp, #108]	; 0x6c
  402e6c:	f04f 0e01 	mov.w	lr, #1
  402e70:	46da      	mov	sl, fp
  402e72:	e713      	b.n	402c9c <_vfiprintf_r+0xa0c>
  402e74:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402e78:	d048      	beq.n	402f0c <_vfiprintf_r+0xc7c>
  402e7a:	9904      	ldr	r1, [sp, #16]
  402e7c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402e80:	460b      	mov	r3, r1
  402e82:	880c      	ldrh	r4, [r1, #0]
  402e84:	9901      	ldr	r1, [sp, #4]
  402e86:	2900      	cmp	r1, #0
  402e88:	f103 0304 	add.w	r3, r3, #4
  402e8c:	f04f 0500 	mov.w	r5, #0
  402e90:	f6ff ae10 	blt.w	402ab4 <_vfiprintf_r+0x824>
  402e94:	ea54 0105 	orrs.w	r1, r4, r5
  402e98:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e9c:	9304      	str	r3, [sp, #16]
  402e9e:	f43f ac9c 	beq.w	4027da <_vfiprintf_r+0x54a>
  402ea2:	4691      	mov	r9, r2
  402ea4:	e4a1      	b.n	4027ea <_vfiprintf_r+0x55a>
  402ea6:	06f0      	lsls	r0, r6, #27
  402ea8:	d40a      	bmi.n	402ec0 <_vfiprintf_r+0xc30>
  402eaa:	0671      	lsls	r1, r6, #25
  402eac:	d508      	bpl.n	402ec0 <_vfiprintf_r+0xc30>
  402eae:	9a04      	ldr	r2, [sp, #16]
  402eb0:	6813      	ldr	r3, [r2, #0]
  402eb2:	3204      	adds	r2, #4
  402eb4:	9204      	str	r2, [sp, #16]
  402eb6:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  402eba:	801a      	strh	r2, [r3, #0]
  402ebc:	f7ff ba19 	b.w	4022f2 <_vfiprintf_r+0x62>
  402ec0:	9a04      	ldr	r2, [sp, #16]
  402ec2:	6813      	ldr	r3, [r2, #0]
  402ec4:	3204      	adds	r2, #4
  402ec6:	9204      	str	r2, [sp, #16]
  402ec8:	9a02      	ldr	r2, [sp, #8]
  402eca:	601a      	str	r2, [r3, #0]
  402ecc:	f7ff ba11 	b.w	4022f2 <_vfiprintf_r+0x62>
  402ed0:	aa0d      	add	r2, sp, #52	; 0x34
  402ed2:	9900      	ldr	r1, [sp, #0]
  402ed4:	9805      	ldr	r0, [sp, #20]
  402ed6:	f7ff f99f 	bl	402218 <__sprint_r.part.0>
  402eda:	2800      	cmp	r0, #0
  402edc:	f47f ae76 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402ee0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ee2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ee4:	f100 0e01 	add.w	lr, r0, #1
  402ee8:	46da      	mov	sl, fp
  402eea:	e5fa      	b.n	402ae2 <_vfiprintf_r+0x852>
  402eec:	f04f 30ff 	mov.w	r0, #4294967295
  402ef0:	f7ff bab6 	b.w	402460 <_vfiprintf_r+0x1d0>
  402ef4:	4862      	ldr	r0, [pc, #392]	; (403080 <_vfiprintf_r+0xdf0>)
  402ef6:	4616      	mov	r6, r2
  402ef8:	ea54 0205 	orrs.w	r2, r4, r5
  402efc:	9304      	str	r3, [sp, #16]
  402efe:	f04f 0900 	mov.w	r9, #0
  402f02:	f47f aedd 	bne.w	402cc0 <_vfiprintf_r+0xa30>
  402f06:	e6fc      	b.n	402d02 <_vfiprintf_r+0xa72>
  402f08:	9b04      	ldr	r3, [sp, #16]
  402f0a:	e7f5      	b.n	402ef8 <_vfiprintf_r+0xc68>
  402f0c:	9a04      	ldr	r2, [sp, #16]
  402f0e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402f12:	4613      	mov	r3, r2
  402f14:	6814      	ldr	r4, [r2, #0]
  402f16:	9a01      	ldr	r2, [sp, #4]
  402f18:	2a00      	cmp	r2, #0
  402f1a:	f103 0304 	add.w	r3, r3, #4
  402f1e:	f04f 0500 	mov.w	r5, #0
  402f22:	f6ff adc7 	blt.w	402ab4 <_vfiprintf_r+0x824>
  402f26:	ea54 0205 	orrs.w	r2, r4, r5
  402f2a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f2e:	9304      	str	r3, [sp, #16]
  402f30:	f47f ac5b 	bne.w	4027ea <_vfiprintf_r+0x55a>
  402f34:	e451      	b.n	4027da <_vfiprintf_r+0x54a>
  402f36:	aa0d      	add	r2, sp, #52	; 0x34
  402f38:	9900      	ldr	r1, [sp, #0]
  402f3a:	9805      	ldr	r0, [sp, #20]
  402f3c:	f7ff f96c 	bl	402218 <__sprint_r.part.0>
  402f40:	2800      	cmp	r0, #0
  402f42:	f47f ae43 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402f46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f48:	e668      	b.n	402c1c <_vfiprintf_r+0x98c>
  402f4a:	4610      	mov	r0, r2
  402f4c:	f04f 0e01 	mov.w	lr, #1
  402f50:	46da      	mov	sl, fp
  402f52:	e5e6      	b.n	402b22 <_vfiprintf_r+0x892>
  402f54:	9904      	ldr	r1, [sp, #16]
  402f56:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402f5a:	460a      	mov	r2, r1
  402f5c:	880c      	ldrh	r4, [r1, #0]
  402f5e:	9901      	ldr	r1, [sp, #4]
  402f60:	2900      	cmp	r1, #0
  402f62:	f102 0204 	add.w	r2, r2, #4
  402f66:	f04f 0500 	mov.w	r5, #0
  402f6a:	db4e      	blt.n	40300a <_vfiprintf_r+0xd7a>
  402f6c:	ea54 0105 	orrs.w	r1, r4, r5
  402f70:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f74:	9204      	str	r2, [sp, #16]
  402f76:	4699      	mov	r9, r3
  402f78:	f47f abe9 	bne.w	40274e <_vfiprintf_r+0x4be>
  402f7c:	e4d4      	b.n	402928 <_vfiprintf_r+0x698>
  402f7e:	9304      	str	r3, [sp, #16]
  402f80:	e6f9      	b.n	402d76 <_vfiprintf_r+0xae6>
  402f82:	4638      	mov	r0, r7
  402f84:	9404      	str	r4, [sp, #16]
  402f86:	f001 fc9b 	bl	4048c0 <strlen>
  402f8a:	2300      	movs	r3, #0
  402f8c:	9003      	str	r0, [sp, #12]
  402f8e:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402f92:	9301      	str	r3, [sp, #4]
  402f94:	f7ff ba9c 	b.w	4024d0 <_vfiprintf_r+0x240>
  402f98:	aa0d      	add	r2, sp, #52	; 0x34
  402f9a:	9900      	ldr	r1, [sp, #0]
  402f9c:	9805      	ldr	r0, [sp, #20]
  402f9e:	f7ff f93b 	bl	402218 <__sprint_r.part.0>
  402fa2:	2800      	cmp	r0, #0
  402fa4:	f47f ae12 	bne.w	402bcc <_vfiprintf_r+0x93c>
  402fa8:	980e      	ldr	r0, [sp, #56]	; 0x38
  402faa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fac:	f100 0e01 	add.w	lr, r0, #1
  402fb0:	46da      	mov	sl, fp
  402fb2:	e5b6      	b.n	402b22 <_vfiprintf_r+0x892>
  402fb4:	980e      	ldr	r0, [sp, #56]	; 0x38
  402fb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fb8:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 403088 <_vfiprintf_r+0xdf8>
  402fbc:	3001      	adds	r0, #1
  402fbe:	f7ff bad2 	b.w	402566 <_vfiprintf_r+0x2d6>
  402fc2:	461e      	mov	r6, r3
  402fc4:	f04f 0900 	mov.w	r9, #0
  402fc8:	e67a      	b.n	402cc0 <_vfiprintf_r+0xa30>
  402fca:	2b06      	cmp	r3, #6
  402fcc:	bf28      	it	cs
  402fce:	2306      	movcs	r3, #6
  402fd0:	9303      	str	r3, [sp, #12]
  402fd2:	9404      	str	r4, [sp, #16]
  402fd4:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  402fd8:	4f2a      	ldr	r7, [pc, #168]	; (403084 <_vfiprintf_r+0xdf4>)
  402fda:	e50c      	b.n	4029f6 <_vfiprintf_r+0x766>
  402fdc:	9204      	str	r2, [sp, #16]
  402fde:	e56a      	b.n	402ab6 <_vfiprintf_r+0x826>
  402fe0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402fe2:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403088 <_vfiprintf_r+0xdf8>
  402fe6:	3001      	adds	r0, #1
  402fe8:	f7ff bb73 	b.w	4026d2 <_vfiprintf_r+0x442>
  402fec:	46f4      	mov	ip, lr
  402fee:	f7ff bb1a 	b.w	402626 <_vfiprintf_r+0x396>
  402ff2:	9b01      	ldr	r3, [sp, #4]
  402ff4:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402ff8:	9303      	str	r3, [sp, #12]
  402ffa:	9404      	str	r4, [sp, #16]
  402ffc:	9001      	str	r0, [sp, #4]
  402ffe:	f7ff ba67 	b.w	4024d0 <_vfiprintf_r+0x240>
  403002:	2200      	movs	r2, #0
  403004:	9201      	str	r2, [sp, #4]
  403006:	f7ff b9ac 	b.w	402362 <_vfiprintf_r+0xd2>
  40300a:	9204      	str	r2, [sp, #16]
  40300c:	4699      	mov	r9, r3
  40300e:	e6b2      	b.n	402d76 <_vfiprintf_r+0xae6>
  403010:	9a04      	ldr	r2, [sp, #16]
  403012:	6813      	ldr	r3, [r2, #0]
  403014:	9301      	str	r3, [sp, #4]
  403016:	3204      	adds	r2, #4
  403018:	2b00      	cmp	r3, #0
  40301a:	9204      	str	r2, [sp, #16]
  40301c:	f898 3001 	ldrb.w	r3, [r8, #1]
  403020:	46a8      	mov	r8, r5
  403022:	f6bf a99c 	bge.w	40235e <_vfiprintf_r+0xce>
  403026:	f04f 32ff 	mov.w	r2, #4294967295
  40302a:	9201      	str	r2, [sp, #4]
  40302c:	f7ff b997 	b.w	40235e <_vfiprintf_r+0xce>
  403030:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403034:	e48e      	b.n	402954 <_vfiprintf_r+0x6c4>
  403036:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40303a:	e4f0      	b.n	402a1e <_vfiprintf_r+0x78e>
  40303c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403040:	e4ab      	b.n	40299a <_vfiprintf_r+0x70a>
  403042:	4699      	mov	r9, r3
  403044:	07f3      	lsls	r3, r6, #31
  403046:	d505      	bpl.n	403054 <_vfiprintf_r+0xdc4>
  403048:	af2a      	add	r7, sp, #168	; 0xa8
  40304a:	2330      	movs	r3, #48	; 0x30
  40304c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403050:	f7ff bb97 	b.w	402782 <_vfiprintf_r+0x4f2>
  403054:	9b01      	ldr	r3, [sp, #4]
  403056:	9303      	str	r3, [sp, #12]
  403058:	465f      	mov	r7, fp
  40305a:	f7ff ba39 	b.w	4024d0 <_vfiprintf_r+0x240>
  40305e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403062:	e443      	b.n	4028ec <_vfiprintf_r+0x65c>
  403064:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403068:	f7ff bb9a 	b.w	4027a0 <_vfiprintf_r+0x510>
  40306c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403070:	f7ff bb4d 	b.w	40270e <_vfiprintf_r+0x47e>
  403074:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403078:	e50f      	b.n	402a9a <_vfiprintf_r+0x80a>
  40307a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40307e:	e4f3      	b.n	402a68 <_vfiprintf_r+0x7d8>
  403080:	00404d38 	.word	0x00404d38
  403084:	00404d4c 	.word	0x00404d4c
  403088:	00404d54 	.word	0x00404d54

0040308c <__sbprintf>:
  40308c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40308e:	460c      	mov	r4, r1
  403090:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  403094:	8989      	ldrh	r1, [r1, #12]
  403096:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403098:	89e5      	ldrh	r5, [r4, #14]
  40309a:	9619      	str	r6, [sp, #100]	; 0x64
  40309c:	f021 0102 	bic.w	r1, r1, #2
  4030a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4030a2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4030a6:	2500      	movs	r5, #0
  4030a8:	69e7      	ldr	r7, [r4, #28]
  4030aa:	f8ad 100c 	strh.w	r1, [sp, #12]
  4030ae:	9609      	str	r6, [sp, #36]	; 0x24
  4030b0:	9506      	str	r5, [sp, #24]
  4030b2:	ae1a      	add	r6, sp, #104	; 0x68
  4030b4:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4030b8:	4669      	mov	r1, sp
  4030ba:	9600      	str	r6, [sp, #0]
  4030bc:	9604      	str	r6, [sp, #16]
  4030be:	9502      	str	r5, [sp, #8]
  4030c0:	9505      	str	r5, [sp, #20]
  4030c2:	9707      	str	r7, [sp, #28]
  4030c4:	4606      	mov	r6, r0
  4030c6:	f7ff f8e3 	bl	402290 <_vfiprintf_r>
  4030ca:	1e05      	subs	r5, r0, #0
  4030cc:	db07      	blt.n	4030de <__sbprintf+0x52>
  4030ce:	4630      	mov	r0, r6
  4030d0:	4669      	mov	r1, sp
  4030d2:	f000 f929 	bl	403328 <_fflush_r>
  4030d6:	2800      	cmp	r0, #0
  4030d8:	bf18      	it	ne
  4030da:	f04f 35ff 	movne.w	r5, #4294967295
  4030de:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4030e2:	065b      	lsls	r3, r3, #25
  4030e4:	d503      	bpl.n	4030ee <__sbprintf+0x62>
  4030e6:	89a3      	ldrh	r3, [r4, #12]
  4030e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4030ec:	81a3      	strh	r3, [r4, #12]
  4030ee:	4628      	mov	r0, r5
  4030f0:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4030f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4030f6:	bf00      	nop

004030f8 <__swsetup_r>:
  4030f8:	b538      	push	{r3, r4, r5, lr}
  4030fa:	4b30      	ldr	r3, [pc, #192]	; (4031bc <__swsetup_r+0xc4>)
  4030fc:	681b      	ldr	r3, [r3, #0]
  4030fe:	4605      	mov	r5, r0
  403100:	460c      	mov	r4, r1
  403102:	b113      	cbz	r3, 40310a <__swsetup_r+0x12>
  403104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403106:	2a00      	cmp	r2, #0
  403108:	d038      	beq.n	40317c <__swsetup_r+0x84>
  40310a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40310e:	b293      	uxth	r3, r2
  403110:	0718      	lsls	r0, r3, #28
  403112:	d50c      	bpl.n	40312e <__swsetup_r+0x36>
  403114:	6920      	ldr	r0, [r4, #16]
  403116:	b1a8      	cbz	r0, 403144 <__swsetup_r+0x4c>
  403118:	f013 0201 	ands.w	r2, r3, #1
  40311c:	d01e      	beq.n	40315c <__swsetup_r+0x64>
  40311e:	6963      	ldr	r3, [r4, #20]
  403120:	2200      	movs	r2, #0
  403122:	425b      	negs	r3, r3
  403124:	61a3      	str	r3, [r4, #24]
  403126:	60a2      	str	r2, [r4, #8]
  403128:	b1f0      	cbz	r0, 403168 <__swsetup_r+0x70>
  40312a:	2000      	movs	r0, #0
  40312c:	bd38      	pop	{r3, r4, r5, pc}
  40312e:	06d9      	lsls	r1, r3, #27
  403130:	d53c      	bpl.n	4031ac <__swsetup_r+0xb4>
  403132:	0758      	lsls	r0, r3, #29
  403134:	d426      	bmi.n	403184 <__swsetup_r+0x8c>
  403136:	6920      	ldr	r0, [r4, #16]
  403138:	f042 0308 	orr.w	r3, r2, #8
  40313c:	81a3      	strh	r3, [r4, #12]
  40313e:	b29b      	uxth	r3, r3
  403140:	2800      	cmp	r0, #0
  403142:	d1e9      	bne.n	403118 <__swsetup_r+0x20>
  403144:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403148:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40314c:	d0e4      	beq.n	403118 <__swsetup_r+0x20>
  40314e:	4628      	mov	r0, r5
  403150:	4621      	mov	r1, r4
  403152:	f000 fd15 	bl	403b80 <__smakebuf_r>
  403156:	89a3      	ldrh	r3, [r4, #12]
  403158:	6920      	ldr	r0, [r4, #16]
  40315a:	e7dd      	b.n	403118 <__swsetup_r+0x20>
  40315c:	0799      	lsls	r1, r3, #30
  40315e:	bf58      	it	pl
  403160:	6962      	ldrpl	r2, [r4, #20]
  403162:	60a2      	str	r2, [r4, #8]
  403164:	2800      	cmp	r0, #0
  403166:	d1e0      	bne.n	40312a <__swsetup_r+0x32>
  403168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40316c:	061a      	lsls	r2, r3, #24
  40316e:	d5dd      	bpl.n	40312c <__swsetup_r+0x34>
  403170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403174:	81a3      	strh	r3, [r4, #12]
  403176:	f04f 30ff 	mov.w	r0, #4294967295
  40317a:	bd38      	pop	{r3, r4, r5, pc}
  40317c:	4618      	mov	r0, r3
  40317e:	f000 f967 	bl	403450 <__sinit>
  403182:	e7c2      	b.n	40310a <__swsetup_r+0x12>
  403184:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403186:	b151      	cbz	r1, 40319e <__swsetup_r+0xa6>
  403188:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40318c:	4299      	cmp	r1, r3
  40318e:	d004      	beq.n	40319a <__swsetup_r+0xa2>
  403190:	4628      	mov	r0, r5
  403192:	f000 fa27 	bl	4035e4 <_free_r>
  403196:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40319a:	2300      	movs	r3, #0
  40319c:	6323      	str	r3, [r4, #48]	; 0x30
  40319e:	2300      	movs	r3, #0
  4031a0:	6920      	ldr	r0, [r4, #16]
  4031a2:	6063      	str	r3, [r4, #4]
  4031a4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4031a8:	6020      	str	r0, [r4, #0]
  4031aa:	e7c5      	b.n	403138 <__swsetup_r+0x40>
  4031ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4031b0:	2309      	movs	r3, #9
  4031b2:	602b      	str	r3, [r5, #0]
  4031b4:	f04f 30ff 	mov.w	r0, #4294967295
  4031b8:	81a2      	strh	r2, [r4, #12]
  4031ba:	bd38      	pop	{r3, r4, r5, pc}
  4031bc:	20400440 	.word	0x20400440

004031c0 <register_fini>:
  4031c0:	4b02      	ldr	r3, [pc, #8]	; (4031cc <register_fini+0xc>)
  4031c2:	b113      	cbz	r3, 4031ca <register_fini+0xa>
  4031c4:	4802      	ldr	r0, [pc, #8]	; (4031d0 <register_fini+0x10>)
  4031c6:	f000 b805 	b.w	4031d4 <atexit>
  4031ca:	4770      	bx	lr
  4031cc:	00000000 	.word	0x00000000
  4031d0:	00403465 	.word	0x00403465

004031d4 <atexit>:
  4031d4:	2300      	movs	r3, #0
  4031d6:	4601      	mov	r1, r0
  4031d8:	461a      	mov	r2, r3
  4031da:	4618      	mov	r0, r3
  4031dc:	f001 bc82 	b.w	404ae4 <__register_exitproc>

004031e0 <__sflush_r>:
  4031e0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4031e4:	b29a      	uxth	r2, r3
  4031e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4031ea:	460d      	mov	r5, r1
  4031ec:	0711      	lsls	r1, r2, #28
  4031ee:	4680      	mov	r8, r0
  4031f0:	d43c      	bmi.n	40326c <__sflush_r+0x8c>
  4031f2:	686a      	ldr	r2, [r5, #4]
  4031f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4031f8:	2a00      	cmp	r2, #0
  4031fa:	81ab      	strh	r3, [r5, #12]
  4031fc:	dd73      	ble.n	4032e6 <__sflush_r+0x106>
  4031fe:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403200:	2c00      	cmp	r4, #0
  403202:	d04b      	beq.n	40329c <__sflush_r+0xbc>
  403204:	b29b      	uxth	r3, r3
  403206:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40320a:	2100      	movs	r1, #0
  40320c:	b292      	uxth	r2, r2
  40320e:	f8d8 6000 	ldr.w	r6, [r8]
  403212:	f8c8 1000 	str.w	r1, [r8]
  403216:	2a00      	cmp	r2, #0
  403218:	d069      	beq.n	4032ee <__sflush_r+0x10e>
  40321a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40321c:	075f      	lsls	r7, r3, #29
  40321e:	d505      	bpl.n	40322c <__sflush_r+0x4c>
  403220:	6869      	ldr	r1, [r5, #4]
  403222:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403224:	1a52      	subs	r2, r2, r1
  403226:	b10b      	cbz	r3, 40322c <__sflush_r+0x4c>
  403228:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40322a:	1ad2      	subs	r2, r2, r3
  40322c:	2300      	movs	r3, #0
  40322e:	69e9      	ldr	r1, [r5, #28]
  403230:	4640      	mov	r0, r8
  403232:	47a0      	blx	r4
  403234:	1c44      	adds	r4, r0, #1
  403236:	d03c      	beq.n	4032b2 <__sflush_r+0xd2>
  403238:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40323c:	692a      	ldr	r2, [r5, #16]
  40323e:	602a      	str	r2, [r5, #0]
  403240:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403244:	2200      	movs	r2, #0
  403246:	81ab      	strh	r3, [r5, #12]
  403248:	04db      	lsls	r3, r3, #19
  40324a:	606a      	str	r2, [r5, #4]
  40324c:	d449      	bmi.n	4032e2 <__sflush_r+0x102>
  40324e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403250:	f8c8 6000 	str.w	r6, [r8]
  403254:	b311      	cbz	r1, 40329c <__sflush_r+0xbc>
  403256:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40325a:	4299      	cmp	r1, r3
  40325c:	d002      	beq.n	403264 <__sflush_r+0x84>
  40325e:	4640      	mov	r0, r8
  403260:	f000 f9c0 	bl	4035e4 <_free_r>
  403264:	2000      	movs	r0, #0
  403266:	6328      	str	r0, [r5, #48]	; 0x30
  403268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40326c:	692e      	ldr	r6, [r5, #16]
  40326e:	b1ae      	cbz	r6, 40329c <__sflush_r+0xbc>
  403270:	682c      	ldr	r4, [r5, #0]
  403272:	602e      	str	r6, [r5, #0]
  403274:	0790      	lsls	r0, r2, #30
  403276:	bf0c      	ite	eq
  403278:	696b      	ldreq	r3, [r5, #20]
  40327a:	2300      	movne	r3, #0
  40327c:	1ba4      	subs	r4, r4, r6
  40327e:	60ab      	str	r3, [r5, #8]
  403280:	e00a      	b.n	403298 <__sflush_r+0xb8>
  403282:	4623      	mov	r3, r4
  403284:	4632      	mov	r2, r6
  403286:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403288:	69e9      	ldr	r1, [r5, #28]
  40328a:	4640      	mov	r0, r8
  40328c:	47b8      	blx	r7
  40328e:	2800      	cmp	r0, #0
  403290:	eba4 0400 	sub.w	r4, r4, r0
  403294:	4406      	add	r6, r0
  403296:	dd04      	ble.n	4032a2 <__sflush_r+0xc2>
  403298:	2c00      	cmp	r4, #0
  40329a:	dcf2      	bgt.n	403282 <__sflush_r+0xa2>
  40329c:	2000      	movs	r0, #0
  40329e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032a2:	89ab      	ldrh	r3, [r5, #12]
  4032a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032a8:	81ab      	strh	r3, [r5, #12]
  4032aa:	f04f 30ff 	mov.w	r0, #4294967295
  4032ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032b2:	f8d8 2000 	ldr.w	r2, [r8]
  4032b6:	2a1d      	cmp	r2, #29
  4032b8:	d8f3      	bhi.n	4032a2 <__sflush_r+0xc2>
  4032ba:	4b1a      	ldr	r3, [pc, #104]	; (403324 <__sflush_r+0x144>)
  4032bc:	40d3      	lsrs	r3, r2
  4032be:	f003 0301 	and.w	r3, r3, #1
  4032c2:	f083 0401 	eor.w	r4, r3, #1
  4032c6:	2b00      	cmp	r3, #0
  4032c8:	d0eb      	beq.n	4032a2 <__sflush_r+0xc2>
  4032ca:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4032ce:	6929      	ldr	r1, [r5, #16]
  4032d0:	6029      	str	r1, [r5, #0]
  4032d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4032d6:	04d9      	lsls	r1, r3, #19
  4032d8:	606c      	str	r4, [r5, #4]
  4032da:	81ab      	strh	r3, [r5, #12]
  4032dc:	d5b7      	bpl.n	40324e <__sflush_r+0x6e>
  4032de:	2a00      	cmp	r2, #0
  4032e0:	d1b5      	bne.n	40324e <__sflush_r+0x6e>
  4032e2:	6528      	str	r0, [r5, #80]	; 0x50
  4032e4:	e7b3      	b.n	40324e <__sflush_r+0x6e>
  4032e6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4032e8:	2a00      	cmp	r2, #0
  4032ea:	dc88      	bgt.n	4031fe <__sflush_r+0x1e>
  4032ec:	e7d6      	b.n	40329c <__sflush_r+0xbc>
  4032ee:	2301      	movs	r3, #1
  4032f0:	69e9      	ldr	r1, [r5, #28]
  4032f2:	4640      	mov	r0, r8
  4032f4:	47a0      	blx	r4
  4032f6:	1c43      	adds	r3, r0, #1
  4032f8:	4602      	mov	r2, r0
  4032fa:	d002      	beq.n	403302 <__sflush_r+0x122>
  4032fc:	89ab      	ldrh	r3, [r5, #12]
  4032fe:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403300:	e78c      	b.n	40321c <__sflush_r+0x3c>
  403302:	f8d8 3000 	ldr.w	r3, [r8]
  403306:	2b00      	cmp	r3, #0
  403308:	d0f8      	beq.n	4032fc <__sflush_r+0x11c>
  40330a:	2b1d      	cmp	r3, #29
  40330c:	d001      	beq.n	403312 <__sflush_r+0x132>
  40330e:	2b16      	cmp	r3, #22
  403310:	d102      	bne.n	403318 <__sflush_r+0x138>
  403312:	f8c8 6000 	str.w	r6, [r8]
  403316:	e7c1      	b.n	40329c <__sflush_r+0xbc>
  403318:	89ab      	ldrh	r3, [r5, #12]
  40331a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40331e:	81ab      	strh	r3, [r5, #12]
  403320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403324:	20400001 	.word	0x20400001

00403328 <_fflush_r>:
  403328:	b510      	push	{r4, lr}
  40332a:	4604      	mov	r4, r0
  40332c:	b082      	sub	sp, #8
  40332e:	b108      	cbz	r0, 403334 <_fflush_r+0xc>
  403330:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403332:	b153      	cbz	r3, 40334a <_fflush_r+0x22>
  403334:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403338:	b908      	cbnz	r0, 40333e <_fflush_r+0x16>
  40333a:	b002      	add	sp, #8
  40333c:	bd10      	pop	{r4, pc}
  40333e:	4620      	mov	r0, r4
  403340:	b002      	add	sp, #8
  403342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403346:	f7ff bf4b 	b.w	4031e0 <__sflush_r>
  40334a:	9101      	str	r1, [sp, #4]
  40334c:	f000 f880 	bl	403450 <__sinit>
  403350:	9901      	ldr	r1, [sp, #4]
  403352:	e7ef      	b.n	403334 <_fflush_r+0xc>

00403354 <_cleanup_r>:
  403354:	4901      	ldr	r1, [pc, #4]	; (40335c <_cleanup_r+0x8>)
  403356:	f000 bbaf 	b.w	403ab8 <_fwalk_reent>
  40335a:	bf00      	nop
  40335c:	00404bad 	.word	0x00404bad

00403360 <__sinit.part.1>:
  403360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403364:	4b35      	ldr	r3, [pc, #212]	; (40343c <__sinit.part.1+0xdc>)
  403366:	6845      	ldr	r5, [r0, #4]
  403368:	63c3      	str	r3, [r0, #60]	; 0x3c
  40336a:	2400      	movs	r4, #0
  40336c:	4607      	mov	r7, r0
  40336e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403372:	2304      	movs	r3, #4
  403374:	2103      	movs	r1, #3
  403376:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40337a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40337e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403382:	b083      	sub	sp, #12
  403384:	602c      	str	r4, [r5, #0]
  403386:	606c      	str	r4, [r5, #4]
  403388:	60ac      	str	r4, [r5, #8]
  40338a:	666c      	str	r4, [r5, #100]	; 0x64
  40338c:	81ec      	strh	r4, [r5, #14]
  40338e:	612c      	str	r4, [r5, #16]
  403390:	616c      	str	r4, [r5, #20]
  403392:	61ac      	str	r4, [r5, #24]
  403394:	81ab      	strh	r3, [r5, #12]
  403396:	4621      	mov	r1, r4
  403398:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40339c:	2208      	movs	r2, #8
  40339e:	f7fe fe3d 	bl	40201c <memset>
  4033a2:	68be      	ldr	r6, [r7, #8]
  4033a4:	f8df b098 	ldr.w	fp, [pc, #152]	; 403440 <__sinit.part.1+0xe0>
  4033a8:	f8df a098 	ldr.w	sl, [pc, #152]	; 403444 <__sinit.part.1+0xe4>
  4033ac:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403448 <__sinit.part.1+0xe8>
  4033b0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40344c <__sinit.part.1+0xec>
  4033b4:	f8c5 b020 	str.w	fp, [r5, #32]
  4033b8:	2301      	movs	r3, #1
  4033ba:	2209      	movs	r2, #9
  4033bc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4033c0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4033c4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4033c8:	61ed      	str	r5, [r5, #28]
  4033ca:	4621      	mov	r1, r4
  4033cc:	81f3      	strh	r3, [r6, #14]
  4033ce:	81b2      	strh	r2, [r6, #12]
  4033d0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4033d4:	6034      	str	r4, [r6, #0]
  4033d6:	6074      	str	r4, [r6, #4]
  4033d8:	60b4      	str	r4, [r6, #8]
  4033da:	6674      	str	r4, [r6, #100]	; 0x64
  4033dc:	6134      	str	r4, [r6, #16]
  4033de:	6174      	str	r4, [r6, #20]
  4033e0:	61b4      	str	r4, [r6, #24]
  4033e2:	2208      	movs	r2, #8
  4033e4:	9301      	str	r3, [sp, #4]
  4033e6:	f7fe fe19 	bl	40201c <memset>
  4033ea:	68fd      	ldr	r5, [r7, #12]
  4033ec:	61f6      	str	r6, [r6, #28]
  4033ee:	2012      	movs	r0, #18
  4033f0:	2202      	movs	r2, #2
  4033f2:	f8c6 b020 	str.w	fp, [r6, #32]
  4033f6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4033fa:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4033fe:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403402:	4621      	mov	r1, r4
  403404:	81a8      	strh	r0, [r5, #12]
  403406:	81ea      	strh	r2, [r5, #14]
  403408:	602c      	str	r4, [r5, #0]
  40340a:	606c      	str	r4, [r5, #4]
  40340c:	60ac      	str	r4, [r5, #8]
  40340e:	666c      	str	r4, [r5, #100]	; 0x64
  403410:	612c      	str	r4, [r5, #16]
  403412:	616c      	str	r4, [r5, #20]
  403414:	61ac      	str	r4, [r5, #24]
  403416:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40341a:	2208      	movs	r2, #8
  40341c:	f7fe fdfe 	bl	40201c <memset>
  403420:	9b01      	ldr	r3, [sp, #4]
  403422:	61ed      	str	r5, [r5, #28]
  403424:	f8c5 b020 	str.w	fp, [r5, #32]
  403428:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40342c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403430:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403434:	63bb      	str	r3, [r7, #56]	; 0x38
  403436:	b003      	add	sp, #12
  403438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40343c:	00403355 	.word	0x00403355
  403440:	00404839 	.word	0x00404839
  403444:	0040485d 	.word	0x0040485d
  403448:	00404899 	.word	0x00404899
  40344c:	004048b9 	.word	0x004048b9

00403450 <__sinit>:
  403450:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403452:	b103      	cbz	r3, 403456 <__sinit+0x6>
  403454:	4770      	bx	lr
  403456:	f7ff bf83 	b.w	403360 <__sinit.part.1>
  40345a:	bf00      	nop

0040345c <__sfp_lock_acquire>:
  40345c:	4770      	bx	lr
  40345e:	bf00      	nop

00403460 <__sfp_lock_release>:
  403460:	4770      	bx	lr
  403462:	bf00      	nop

00403464 <__libc_fini_array>:
  403464:	b538      	push	{r3, r4, r5, lr}
  403466:	4d07      	ldr	r5, [pc, #28]	; (403484 <__libc_fini_array+0x20>)
  403468:	4c07      	ldr	r4, [pc, #28]	; (403488 <__libc_fini_array+0x24>)
  40346a:	1b2c      	subs	r4, r5, r4
  40346c:	10a4      	asrs	r4, r4, #2
  40346e:	d005      	beq.n	40347c <__libc_fini_array+0x18>
  403470:	3c01      	subs	r4, #1
  403472:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403476:	4798      	blx	r3
  403478:	2c00      	cmp	r4, #0
  40347a:	d1f9      	bne.n	403470 <__libc_fini_array+0xc>
  40347c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403480:	f001 bc7a 	b.w	404d78 <_fini>
  403484:	00404d88 	.word	0x00404d88
  403488:	00404d84 	.word	0x00404d84

0040348c <__fputwc>:
  40348c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403490:	b082      	sub	sp, #8
  403492:	4680      	mov	r8, r0
  403494:	4689      	mov	r9, r1
  403496:	4614      	mov	r4, r2
  403498:	f000 fb3c 	bl	403b14 <__locale_mb_cur_max>
  40349c:	2801      	cmp	r0, #1
  40349e:	d033      	beq.n	403508 <__fputwc+0x7c>
  4034a0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4034a4:	464a      	mov	r2, r9
  4034a6:	a901      	add	r1, sp, #4
  4034a8:	4640      	mov	r0, r8
  4034aa:	f001 facd 	bl	404a48 <_wcrtomb_r>
  4034ae:	f1b0 3fff 	cmp.w	r0, #4294967295
  4034b2:	4682      	mov	sl, r0
  4034b4:	d021      	beq.n	4034fa <__fputwc+0x6e>
  4034b6:	b388      	cbz	r0, 40351c <__fputwc+0x90>
  4034b8:	f89d 6004 	ldrb.w	r6, [sp, #4]
  4034bc:	2500      	movs	r5, #0
  4034be:	e008      	b.n	4034d2 <__fputwc+0x46>
  4034c0:	6823      	ldr	r3, [r4, #0]
  4034c2:	1c5a      	adds	r2, r3, #1
  4034c4:	6022      	str	r2, [r4, #0]
  4034c6:	701e      	strb	r6, [r3, #0]
  4034c8:	3501      	adds	r5, #1
  4034ca:	4555      	cmp	r5, sl
  4034cc:	d226      	bcs.n	40351c <__fputwc+0x90>
  4034ce:	ab01      	add	r3, sp, #4
  4034d0:	5d5e      	ldrb	r6, [r3, r5]
  4034d2:	68a3      	ldr	r3, [r4, #8]
  4034d4:	3b01      	subs	r3, #1
  4034d6:	2b00      	cmp	r3, #0
  4034d8:	60a3      	str	r3, [r4, #8]
  4034da:	daf1      	bge.n	4034c0 <__fputwc+0x34>
  4034dc:	69a7      	ldr	r7, [r4, #24]
  4034de:	42bb      	cmp	r3, r7
  4034e0:	4631      	mov	r1, r6
  4034e2:	4622      	mov	r2, r4
  4034e4:	4640      	mov	r0, r8
  4034e6:	db01      	blt.n	4034ec <__fputwc+0x60>
  4034e8:	2e0a      	cmp	r6, #10
  4034ea:	d1e9      	bne.n	4034c0 <__fputwc+0x34>
  4034ec:	f001 fa56 	bl	40499c <__swbuf_r>
  4034f0:	1c43      	adds	r3, r0, #1
  4034f2:	d1e9      	bne.n	4034c8 <__fputwc+0x3c>
  4034f4:	b002      	add	sp, #8
  4034f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4034fa:	89a3      	ldrh	r3, [r4, #12]
  4034fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403500:	81a3      	strh	r3, [r4, #12]
  403502:	b002      	add	sp, #8
  403504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403508:	f109 33ff 	add.w	r3, r9, #4294967295
  40350c:	2bfe      	cmp	r3, #254	; 0xfe
  40350e:	d8c7      	bhi.n	4034a0 <__fputwc+0x14>
  403510:	fa5f f689 	uxtb.w	r6, r9
  403514:	4682      	mov	sl, r0
  403516:	f88d 6004 	strb.w	r6, [sp, #4]
  40351a:	e7cf      	b.n	4034bc <__fputwc+0x30>
  40351c:	4648      	mov	r0, r9
  40351e:	b002      	add	sp, #8
  403520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403524 <_fputwc_r>:
  403524:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403528:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40352c:	d10a      	bne.n	403544 <_fputwc_r+0x20>
  40352e:	b410      	push	{r4}
  403530:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403532:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403536:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40353a:	6654      	str	r4, [r2, #100]	; 0x64
  40353c:	8193      	strh	r3, [r2, #12]
  40353e:	bc10      	pop	{r4}
  403540:	f7ff bfa4 	b.w	40348c <__fputwc>
  403544:	f7ff bfa2 	b.w	40348c <__fputwc>

00403548 <_malloc_trim_r>:
  403548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40354a:	4f23      	ldr	r7, [pc, #140]	; (4035d8 <_malloc_trim_r+0x90>)
  40354c:	460c      	mov	r4, r1
  40354e:	4606      	mov	r6, r0
  403550:	f000 ff6c 	bl	40442c <__malloc_lock>
  403554:	68bb      	ldr	r3, [r7, #8]
  403556:	685d      	ldr	r5, [r3, #4]
  403558:	f025 0503 	bic.w	r5, r5, #3
  40355c:	1b29      	subs	r1, r5, r4
  40355e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403562:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403566:	f021 010f 	bic.w	r1, r1, #15
  40356a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40356e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403572:	db07      	blt.n	403584 <_malloc_trim_r+0x3c>
  403574:	2100      	movs	r1, #0
  403576:	4630      	mov	r0, r6
  403578:	f001 f94c 	bl	404814 <_sbrk_r>
  40357c:	68bb      	ldr	r3, [r7, #8]
  40357e:	442b      	add	r3, r5
  403580:	4298      	cmp	r0, r3
  403582:	d004      	beq.n	40358e <_malloc_trim_r+0x46>
  403584:	4630      	mov	r0, r6
  403586:	f000 ff53 	bl	404430 <__malloc_unlock>
  40358a:	2000      	movs	r0, #0
  40358c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40358e:	4261      	negs	r1, r4
  403590:	4630      	mov	r0, r6
  403592:	f001 f93f 	bl	404814 <_sbrk_r>
  403596:	3001      	adds	r0, #1
  403598:	d00d      	beq.n	4035b6 <_malloc_trim_r+0x6e>
  40359a:	4b10      	ldr	r3, [pc, #64]	; (4035dc <_malloc_trim_r+0x94>)
  40359c:	68ba      	ldr	r2, [r7, #8]
  40359e:	6819      	ldr	r1, [r3, #0]
  4035a0:	1b2d      	subs	r5, r5, r4
  4035a2:	f045 0501 	orr.w	r5, r5, #1
  4035a6:	4630      	mov	r0, r6
  4035a8:	1b09      	subs	r1, r1, r4
  4035aa:	6055      	str	r5, [r2, #4]
  4035ac:	6019      	str	r1, [r3, #0]
  4035ae:	f000 ff3f 	bl	404430 <__malloc_unlock>
  4035b2:	2001      	movs	r0, #1
  4035b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4035b6:	2100      	movs	r1, #0
  4035b8:	4630      	mov	r0, r6
  4035ba:	f001 f92b 	bl	404814 <_sbrk_r>
  4035be:	68ba      	ldr	r2, [r7, #8]
  4035c0:	1a83      	subs	r3, r0, r2
  4035c2:	2b0f      	cmp	r3, #15
  4035c4:	ddde      	ble.n	403584 <_malloc_trim_r+0x3c>
  4035c6:	4c06      	ldr	r4, [pc, #24]	; (4035e0 <_malloc_trim_r+0x98>)
  4035c8:	4904      	ldr	r1, [pc, #16]	; (4035dc <_malloc_trim_r+0x94>)
  4035ca:	6824      	ldr	r4, [r4, #0]
  4035cc:	f043 0301 	orr.w	r3, r3, #1
  4035d0:	1b00      	subs	r0, r0, r4
  4035d2:	6053      	str	r3, [r2, #4]
  4035d4:	6008      	str	r0, [r1, #0]
  4035d6:	e7d5      	b.n	403584 <_malloc_trim_r+0x3c>
  4035d8:	20400468 	.word	0x20400468
  4035dc:	2040091c 	.word	0x2040091c
  4035e0:	20400874 	.word	0x20400874

004035e4 <_free_r>:
  4035e4:	2900      	cmp	r1, #0
  4035e6:	d045      	beq.n	403674 <_free_r+0x90>
  4035e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035ec:	460d      	mov	r5, r1
  4035ee:	4680      	mov	r8, r0
  4035f0:	f000 ff1c 	bl	40442c <__malloc_lock>
  4035f4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4035f8:	496a      	ldr	r1, [pc, #424]	; (4037a4 <_free_r+0x1c0>)
  4035fa:	f027 0301 	bic.w	r3, r7, #1
  4035fe:	f1a5 0408 	sub.w	r4, r5, #8
  403602:	18e2      	adds	r2, r4, r3
  403604:	688e      	ldr	r6, [r1, #8]
  403606:	6850      	ldr	r0, [r2, #4]
  403608:	42b2      	cmp	r2, r6
  40360a:	f020 0003 	bic.w	r0, r0, #3
  40360e:	d062      	beq.n	4036d6 <_free_r+0xf2>
  403610:	07fe      	lsls	r6, r7, #31
  403612:	6050      	str	r0, [r2, #4]
  403614:	d40b      	bmi.n	40362e <_free_r+0x4a>
  403616:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40361a:	1be4      	subs	r4, r4, r7
  40361c:	f101 0e08 	add.w	lr, r1, #8
  403620:	68a5      	ldr	r5, [r4, #8]
  403622:	4575      	cmp	r5, lr
  403624:	443b      	add	r3, r7
  403626:	d06f      	beq.n	403708 <_free_r+0x124>
  403628:	68e7      	ldr	r7, [r4, #12]
  40362a:	60ef      	str	r7, [r5, #12]
  40362c:	60bd      	str	r5, [r7, #8]
  40362e:	1815      	adds	r5, r2, r0
  403630:	686d      	ldr	r5, [r5, #4]
  403632:	07ed      	lsls	r5, r5, #31
  403634:	d542      	bpl.n	4036bc <_free_r+0xd8>
  403636:	f043 0201 	orr.w	r2, r3, #1
  40363a:	6062      	str	r2, [r4, #4]
  40363c:	50e3      	str	r3, [r4, r3]
  40363e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403642:	d218      	bcs.n	403676 <_free_r+0x92>
  403644:	08db      	lsrs	r3, r3, #3
  403646:	1c5a      	adds	r2, r3, #1
  403648:	684d      	ldr	r5, [r1, #4]
  40364a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40364e:	60a7      	str	r7, [r4, #8]
  403650:	2001      	movs	r0, #1
  403652:	109b      	asrs	r3, r3, #2
  403654:	fa00 f303 	lsl.w	r3, r0, r3
  403658:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40365c:	431d      	orrs	r5, r3
  40365e:	3808      	subs	r0, #8
  403660:	60e0      	str	r0, [r4, #12]
  403662:	604d      	str	r5, [r1, #4]
  403664:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  403668:	60fc      	str	r4, [r7, #12]
  40366a:	4640      	mov	r0, r8
  40366c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403670:	f000 bede 	b.w	404430 <__malloc_unlock>
  403674:	4770      	bx	lr
  403676:	0a5a      	lsrs	r2, r3, #9
  403678:	2a04      	cmp	r2, #4
  40367a:	d853      	bhi.n	403724 <_free_r+0x140>
  40367c:	099a      	lsrs	r2, r3, #6
  40367e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403682:	007f      	lsls	r7, r7, #1
  403684:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403688:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40368c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  403690:	4944      	ldr	r1, [pc, #272]	; (4037a4 <_free_r+0x1c0>)
  403692:	3808      	subs	r0, #8
  403694:	4290      	cmp	r0, r2
  403696:	d04d      	beq.n	403734 <_free_r+0x150>
  403698:	6851      	ldr	r1, [r2, #4]
  40369a:	f021 0103 	bic.w	r1, r1, #3
  40369e:	428b      	cmp	r3, r1
  4036a0:	d202      	bcs.n	4036a8 <_free_r+0xc4>
  4036a2:	6892      	ldr	r2, [r2, #8]
  4036a4:	4290      	cmp	r0, r2
  4036a6:	d1f7      	bne.n	403698 <_free_r+0xb4>
  4036a8:	68d0      	ldr	r0, [r2, #12]
  4036aa:	60e0      	str	r0, [r4, #12]
  4036ac:	60a2      	str	r2, [r4, #8]
  4036ae:	6084      	str	r4, [r0, #8]
  4036b0:	60d4      	str	r4, [r2, #12]
  4036b2:	4640      	mov	r0, r8
  4036b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4036b8:	f000 beba 	b.w	404430 <__malloc_unlock>
  4036bc:	6895      	ldr	r5, [r2, #8]
  4036be:	4f3a      	ldr	r7, [pc, #232]	; (4037a8 <_free_r+0x1c4>)
  4036c0:	42bd      	cmp	r5, r7
  4036c2:	4403      	add	r3, r0
  4036c4:	d03f      	beq.n	403746 <_free_r+0x162>
  4036c6:	68d0      	ldr	r0, [r2, #12]
  4036c8:	60e8      	str	r0, [r5, #12]
  4036ca:	f043 0201 	orr.w	r2, r3, #1
  4036ce:	6085      	str	r5, [r0, #8]
  4036d0:	6062      	str	r2, [r4, #4]
  4036d2:	50e3      	str	r3, [r4, r3]
  4036d4:	e7b3      	b.n	40363e <_free_r+0x5a>
  4036d6:	07ff      	lsls	r7, r7, #31
  4036d8:	4403      	add	r3, r0
  4036da:	d407      	bmi.n	4036ec <_free_r+0x108>
  4036dc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4036e0:	1aa4      	subs	r4, r4, r2
  4036e2:	4413      	add	r3, r2
  4036e4:	68a0      	ldr	r0, [r4, #8]
  4036e6:	68e2      	ldr	r2, [r4, #12]
  4036e8:	60c2      	str	r2, [r0, #12]
  4036ea:	6090      	str	r0, [r2, #8]
  4036ec:	4a2f      	ldr	r2, [pc, #188]	; (4037ac <_free_r+0x1c8>)
  4036ee:	6812      	ldr	r2, [r2, #0]
  4036f0:	f043 0001 	orr.w	r0, r3, #1
  4036f4:	4293      	cmp	r3, r2
  4036f6:	6060      	str	r0, [r4, #4]
  4036f8:	608c      	str	r4, [r1, #8]
  4036fa:	d3b6      	bcc.n	40366a <_free_r+0x86>
  4036fc:	4b2c      	ldr	r3, [pc, #176]	; (4037b0 <_free_r+0x1cc>)
  4036fe:	4640      	mov	r0, r8
  403700:	6819      	ldr	r1, [r3, #0]
  403702:	f7ff ff21 	bl	403548 <_malloc_trim_r>
  403706:	e7b0      	b.n	40366a <_free_r+0x86>
  403708:	1811      	adds	r1, r2, r0
  40370a:	6849      	ldr	r1, [r1, #4]
  40370c:	07c9      	lsls	r1, r1, #31
  40370e:	d444      	bmi.n	40379a <_free_r+0x1b6>
  403710:	6891      	ldr	r1, [r2, #8]
  403712:	68d2      	ldr	r2, [r2, #12]
  403714:	60ca      	str	r2, [r1, #12]
  403716:	4403      	add	r3, r0
  403718:	f043 0001 	orr.w	r0, r3, #1
  40371c:	6091      	str	r1, [r2, #8]
  40371e:	6060      	str	r0, [r4, #4]
  403720:	50e3      	str	r3, [r4, r3]
  403722:	e7a2      	b.n	40366a <_free_r+0x86>
  403724:	2a14      	cmp	r2, #20
  403726:	d817      	bhi.n	403758 <_free_r+0x174>
  403728:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40372c:	007f      	lsls	r7, r7, #1
  40372e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403732:	e7a9      	b.n	403688 <_free_r+0xa4>
  403734:	10aa      	asrs	r2, r5, #2
  403736:	684b      	ldr	r3, [r1, #4]
  403738:	2501      	movs	r5, #1
  40373a:	fa05 f202 	lsl.w	r2, r5, r2
  40373e:	4313      	orrs	r3, r2
  403740:	604b      	str	r3, [r1, #4]
  403742:	4602      	mov	r2, r0
  403744:	e7b1      	b.n	4036aa <_free_r+0xc6>
  403746:	f043 0201 	orr.w	r2, r3, #1
  40374a:	614c      	str	r4, [r1, #20]
  40374c:	610c      	str	r4, [r1, #16]
  40374e:	60e5      	str	r5, [r4, #12]
  403750:	60a5      	str	r5, [r4, #8]
  403752:	6062      	str	r2, [r4, #4]
  403754:	50e3      	str	r3, [r4, r3]
  403756:	e788      	b.n	40366a <_free_r+0x86>
  403758:	2a54      	cmp	r2, #84	; 0x54
  40375a:	d806      	bhi.n	40376a <_free_r+0x186>
  40375c:	0b1a      	lsrs	r2, r3, #12
  40375e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403762:	007f      	lsls	r7, r7, #1
  403764:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403768:	e78e      	b.n	403688 <_free_r+0xa4>
  40376a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40376e:	d806      	bhi.n	40377e <_free_r+0x19a>
  403770:	0bda      	lsrs	r2, r3, #15
  403772:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403776:	007f      	lsls	r7, r7, #1
  403778:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40377c:	e784      	b.n	403688 <_free_r+0xa4>
  40377e:	f240 5054 	movw	r0, #1364	; 0x554
  403782:	4282      	cmp	r2, r0
  403784:	d806      	bhi.n	403794 <_free_r+0x1b0>
  403786:	0c9a      	lsrs	r2, r3, #18
  403788:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40378c:	007f      	lsls	r7, r7, #1
  40378e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403792:	e779      	b.n	403688 <_free_r+0xa4>
  403794:	27fe      	movs	r7, #254	; 0xfe
  403796:	257e      	movs	r5, #126	; 0x7e
  403798:	e776      	b.n	403688 <_free_r+0xa4>
  40379a:	f043 0201 	orr.w	r2, r3, #1
  40379e:	6062      	str	r2, [r4, #4]
  4037a0:	50e3      	str	r3, [r4, r3]
  4037a2:	e762      	b.n	40366a <_free_r+0x86>
  4037a4:	20400468 	.word	0x20400468
  4037a8:	20400470 	.word	0x20400470
  4037ac:	20400870 	.word	0x20400870
  4037b0:	20400918 	.word	0x20400918

004037b4 <__sfvwrite_r>:
  4037b4:	6893      	ldr	r3, [r2, #8]
  4037b6:	2b00      	cmp	r3, #0
  4037b8:	d076      	beq.n	4038a8 <__sfvwrite_r+0xf4>
  4037ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037be:	898b      	ldrh	r3, [r1, #12]
  4037c0:	b085      	sub	sp, #20
  4037c2:	460c      	mov	r4, r1
  4037c4:	0719      	lsls	r1, r3, #28
  4037c6:	9001      	str	r0, [sp, #4]
  4037c8:	4616      	mov	r6, r2
  4037ca:	d529      	bpl.n	403820 <__sfvwrite_r+0x6c>
  4037cc:	6922      	ldr	r2, [r4, #16]
  4037ce:	b33a      	cbz	r2, 403820 <__sfvwrite_r+0x6c>
  4037d0:	f003 0802 	and.w	r8, r3, #2
  4037d4:	fa1f f088 	uxth.w	r0, r8
  4037d8:	6835      	ldr	r5, [r6, #0]
  4037da:	2800      	cmp	r0, #0
  4037dc:	d02f      	beq.n	40383e <__sfvwrite_r+0x8a>
  4037de:	f04f 0900 	mov.w	r9, #0
  4037e2:	4fb4      	ldr	r7, [pc, #720]	; (403ab4 <__sfvwrite_r+0x300>)
  4037e4:	46c8      	mov	r8, r9
  4037e6:	46b2      	mov	sl, r6
  4037e8:	45b8      	cmp	r8, r7
  4037ea:	4643      	mov	r3, r8
  4037ec:	464a      	mov	r2, r9
  4037ee:	bf28      	it	cs
  4037f0:	463b      	movcs	r3, r7
  4037f2:	9801      	ldr	r0, [sp, #4]
  4037f4:	f1b8 0f00 	cmp.w	r8, #0
  4037f8:	d050      	beq.n	40389c <__sfvwrite_r+0xe8>
  4037fa:	69e1      	ldr	r1, [r4, #28]
  4037fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4037fe:	47b0      	blx	r6
  403800:	2800      	cmp	r0, #0
  403802:	dd71      	ble.n	4038e8 <__sfvwrite_r+0x134>
  403804:	f8da 3008 	ldr.w	r3, [sl, #8]
  403808:	1a1b      	subs	r3, r3, r0
  40380a:	4481      	add	r9, r0
  40380c:	ebc0 0808 	rsb	r8, r0, r8
  403810:	f8ca 3008 	str.w	r3, [sl, #8]
  403814:	2b00      	cmp	r3, #0
  403816:	d1e7      	bne.n	4037e8 <__sfvwrite_r+0x34>
  403818:	2000      	movs	r0, #0
  40381a:	b005      	add	sp, #20
  40381c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403820:	4621      	mov	r1, r4
  403822:	9801      	ldr	r0, [sp, #4]
  403824:	f7ff fc68 	bl	4030f8 <__swsetup_r>
  403828:	2800      	cmp	r0, #0
  40382a:	f040 813a 	bne.w	403aa2 <__sfvwrite_r+0x2ee>
  40382e:	89a3      	ldrh	r3, [r4, #12]
  403830:	6835      	ldr	r5, [r6, #0]
  403832:	f003 0802 	and.w	r8, r3, #2
  403836:	fa1f f088 	uxth.w	r0, r8
  40383a:	2800      	cmp	r0, #0
  40383c:	d1cf      	bne.n	4037de <__sfvwrite_r+0x2a>
  40383e:	f013 0901 	ands.w	r9, r3, #1
  403842:	d15b      	bne.n	4038fc <__sfvwrite_r+0x148>
  403844:	464f      	mov	r7, r9
  403846:	9602      	str	r6, [sp, #8]
  403848:	b31f      	cbz	r7, 403892 <__sfvwrite_r+0xde>
  40384a:	059a      	lsls	r2, r3, #22
  40384c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403850:	d52c      	bpl.n	4038ac <__sfvwrite_r+0xf8>
  403852:	4547      	cmp	r7, r8
  403854:	46c2      	mov	sl, r8
  403856:	f0c0 80a4 	bcc.w	4039a2 <__sfvwrite_r+0x1ee>
  40385a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40385e:	f040 80b1 	bne.w	4039c4 <__sfvwrite_r+0x210>
  403862:	6820      	ldr	r0, [r4, #0]
  403864:	4652      	mov	r2, sl
  403866:	4649      	mov	r1, r9
  403868:	f000 fd7c 	bl	404364 <memmove>
  40386c:	68a0      	ldr	r0, [r4, #8]
  40386e:	6823      	ldr	r3, [r4, #0]
  403870:	ebc8 0000 	rsb	r0, r8, r0
  403874:	4453      	add	r3, sl
  403876:	60a0      	str	r0, [r4, #8]
  403878:	6023      	str	r3, [r4, #0]
  40387a:	4638      	mov	r0, r7
  40387c:	9a02      	ldr	r2, [sp, #8]
  40387e:	6893      	ldr	r3, [r2, #8]
  403880:	1a1b      	subs	r3, r3, r0
  403882:	4481      	add	r9, r0
  403884:	1a3f      	subs	r7, r7, r0
  403886:	6093      	str	r3, [r2, #8]
  403888:	2b00      	cmp	r3, #0
  40388a:	d0c5      	beq.n	403818 <__sfvwrite_r+0x64>
  40388c:	89a3      	ldrh	r3, [r4, #12]
  40388e:	2f00      	cmp	r7, #0
  403890:	d1db      	bne.n	40384a <__sfvwrite_r+0x96>
  403892:	f8d5 9000 	ldr.w	r9, [r5]
  403896:	686f      	ldr	r7, [r5, #4]
  403898:	3508      	adds	r5, #8
  40389a:	e7d5      	b.n	403848 <__sfvwrite_r+0x94>
  40389c:	f8d5 9000 	ldr.w	r9, [r5]
  4038a0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4038a4:	3508      	adds	r5, #8
  4038a6:	e79f      	b.n	4037e8 <__sfvwrite_r+0x34>
  4038a8:	2000      	movs	r0, #0
  4038aa:	4770      	bx	lr
  4038ac:	6820      	ldr	r0, [r4, #0]
  4038ae:	6923      	ldr	r3, [r4, #16]
  4038b0:	4298      	cmp	r0, r3
  4038b2:	d803      	bhi.n	4038bc <__sfvwrite_r+0x108>
  4038b4:	6961      	ldr	r1, [r4, #20]
  4038b6:	428f      	cmp	r7, r1
  4038b8:	f080 80b7 	bcs.w	403a2a <__sfvwrite_r+0x276>
  4038bc:	45b8      	cmp	r8, r7
  4038be:	bf28      	it	cs
  4038c0:	46b8      	movcs	r8, r7
  4038c2:	4642      	mov	r2, r8
  4038c4:	4649      	mov	r1, r9
  4038c6:	f000 fd4d 	bl	404364 <memmove>
  4038ca:	68a3      	ldr	r3, [r4, #8]
  4038cc:	6822      	ldr	r2, [r4, #0]
  4038ce:	ebc8 0303 	rsb	r3, r8, r3
  4038d2:	4442      	add	r2, r8
  4038d4:	60a3      	str	r3, [r4, #8]
  4038d6:	6022      	str	r2, [r4, #0]
  4038d8:	2b00      	cmp	r3, #0
  4038da:	d149      	bne.n	403970 <__sfvwrite_r+0x1bc>
  4038dc:	4621      	mov	r1, r4
  4038de:	9801      	ldr	r0, [sp, #4]
  4038e0:	f7ff fd22 	bl	403328 <_fflush_r>
  4038e4:	2800      	cmp	r0, #0
  4038e6:	d043      	beq.n	403970 <__sfvwrite_r+0x1bc>
  4038e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4038f0:	f04f 30ff 	mov.w	r0, #4294967295
  4038f4:	81a3      	strh	r3, [r4, #12]
  4038f6:	b005      	add	sp, #20
  4038f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038fc:	4680      	mov	r8, r0
  4038fe:	9002      	str	r0, [sp, #8]
  403900:	4682      	mov	sl, r0
  403902:	4681      	mov	r9, r0
  403904:	f1b9 0f00 	cmp.w	r9, #0
  403908:	d02a      	beq.n	403960 <__sfvwrite_r+0x1ac>
  40390a:	9b02      	ldr	r3, [sp, #8]
  40390c:	2b00      	cmp	r3, #0
  40390e:	d04c      	beq.n	4039aa <__sfvwrite_r+0x1f6>
  403910:	6820      	ldr	r0, [r4, #0]
  403912:	6923      	ldr	r3, [r4, #16]
  403914:	6962      	ldr	r2, [r4, #20]
  403916:	45c8      	cmp	r8, r9
  403918:	46c3      	mov	fp, r8
  40391a:	bf28      	it	cs
  40391c:	46cb      	movcs	fp, r9
  40391e:	4298      	cmp	r0, r3
  403920:	465f      	mov	r7, fp
  403922:	d904      	bls.n	40392e <__sfvwrite_r+0x17a>
  403924:	68a3      	ldr	r3, [r4, #8]
  403926:	4413      	add	r3, r2
  403928:	459b      	cmp	fp, r3
  40392a:	f300 8090 	bgt.w	403a4e <__sfvwrite_r+0x29a>
  40392e:	4593      	cmp	fp, r2
  403930:	db20      	blt.n	403974 <__sfvwrite_r+0x1c0>
  403932:	4613      	mov	r3, r2
  403934:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403936:	69e1      	ldr	r1, [r4, #28]
  403938:	9801      	ldr	r0, [sp, #4]
  40393a:	4652      	mov	r2, sl
  40393c:	47b8      	blx	r7
  40393e:	1e07      	subs	r7, r0, #0
  403940:	ddd2      	ble.n	4038e8 <__sfvwrite_r+0x134>
  403942:	ebb8 0807 	subs.w	r8, r8, r7
  403946:	d023      	beq.n	403990 <__sfvwrite_r+0x1dc>
  403948:	68b3      	ldr	r3, [r6, #8]
  40394a:	1bdb      	subs	r3, r3, r7
  40394c:	44ba      	add	sl, r7
  40394e:	ebc7 0909 	rsb	r9, r7, r9
  403952:	60b3      	str	r3, [r6, #8]
  403954:	2b00      	cmp	r3, #0
  403956:	f43f af5f 	beq.w	403818 <__sfvwrite_r+0x64>
  40395a:	f1b9 0f00 	cmp.w	r9, #0
  40395e:	d1d4      	bne.n	40390a <__sfvwrite_r+0x156>
  403960:	2300      	movs	r3, #0
  403962:	f8d5 a000 	ldr.w	sl, [r5]
  403966:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40396a:	9302      	str	r3, [sp, #8]
  40396c:	3508      	adds	r5, #8
  40396e:	e7c9      	b.n	403904 <__sfvwrite_r+0x150>
  403970:	4640      	mov	r0, r8
  403972:	e783      	b.n	40387c <__sfvwrite_r+0xc8>
  403974:	465a      	mov	r2, fp
  403976:	4651      	mov	r1, sl
  403978:	f000 fcf4 	bl	404364 <memmove>
  40397c:	68a2      	ldr	r2, [r4, #8]
  40397e:	6823      	ldr	r3, [r4, #0]
  403980:	ebcb 0202 	rsb	r2, fp, r2
  403984:	445b      	add	r3, fp
  403986:	ebb8 0807 	subs.w	r8, r8, r7
  40398a:	60a2      	str	r2, [r4, #8]
  40398c:	6023      	str	r3, [r4, #0]
  40398e:	d1db      	bne.n	403948 <__sfvwrite_r+0x194>
  403990:	4621      	mov	r1, r4
  403992:	9801      	ldr	r0, [sp, #4]
  403994:	f7ff fcc8 	bl	403328 <_fflush_r>
  403998:	2800      	cmp	r0, #0
  40399a:	d1a5      	bne.n	4038e8 <__sfvwrite_r+0x134>
  40399c:	f8cd 8008 	str.w	r8, [sp, #8]
  4039a0:	e7d2      	b.n	403948 <__sfvwrite_r+0x194>
  4039a2:	6820      	ldr	r0, [r4, #0]
  4039a4:	46b8      	mov	r8, r7
  4039a6:	46ba      	mov	sl, r7
  4039a8:	e75c      	b.n	403864 <__sfvwrite_r+0xb0>
  4039aa:	464a      	mov	r2, r9
  4039ac:	210a      	movs	r1, #10
  4039ae:	4650      	mov	r0, sl
  4039b0:	f000 fbee 	bl	404190 <memchr>
  4039b4:	2800      	cmp	r0, #0
  4039b6:	d06f      	beq.n	403a98 <__sfvwrite_r+0x2e4>
  4039b8:	3001      	adds	r0, #1
  4039ba:	2301      	movs	r3, #1
  4039bc:	ebca 0800 	rsb	r8, sl, r0
  4039c0:	9302      	str	r3, [sp, #8]
  4039c2:	e7a5      	b.n	403910 <__sfvwrite_r+0x15c>
  4039c4:	6962      	ldr	r2, [r4, #20]
  4039c6:	6820      	ldr	r0, [r4, #0]
  4039c8:	6921      	ldr	r1, [r4, #16]
  4039ca:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4039ce:	ebc1 0a00 	rsb	sl, r1, r0
  4039d2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4039d6:	f10a 0001 	add.w	r0, sl, #1
  4039da:	ea4f 0868 	mov.w	r8, r8, asr #1
  4039de:	4438      	add	r0, r7
  4039e0:	4540      	cmp	r0, r8
  4039e2:	4642      	mov	r2, r8
  4039e4:	bf84      	itt	hi
  4039e6:	4680      	movhi	r8, r0
  4039e8:	4642      	movhi	r2, r8
  4039ea:	055b      	lsls	r3, r3, #21
  4039ec:	d542      	bpl.n	403a74 <__sfvwrite_r+0x2c0>
  4039ee:	4611      	mov	r1, r2
  4039f0:	9801      	ldr	r0, [sp, #4]
  4039f2:	f000 f911 	bl	403c18 <_malloc_r>
  4039f6:	4683      	mov	fp, r0
  4039f8:	2800      	cmp	r0, #0
  4039fa:	d055      	beq.n	403aa8 <__sfvwrite_r+0x2f4>
  4039fc:	4652      	mov	r2, sl
  4039fe:	6921      	ldr	r1, [r4, #16]
  403a00:	f000 fc16 	bl	404230 <memcpy>
  403a04:	89a3      	ldrh	r3, [r4, #12]
  403a06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403a0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a0e:	81a3      	strh	r3, [r4, #12]
  403a10:	ebca 0308 	rsb	r3, sl, r8
  403a14:	eb0b 000a 	add.w	r0, fp, sl
  403a18:	f8c4 8014 	str.w	r8, [r4, #20]
  403a1c:	f8c4 b010 	str.w	fp, [r4, #16]
  403a20:	6020      	str	r0, [r4, #0]
  403a22:	60a3      	str	r3, [r4, #8]
  403a24:	46b8      	mov	r8, r7
  403a26:	46ba      	mov	sl, r7
  403a28:	e71c      	b.n	403864 <__sfvwrite_r+0xb0>
  403a2a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403a2e:	42bb      	cmp	r3, r7
  403a30:	bf28      	it	cs
  403a32:	463b      	movcs	r3, r7
  403a34:	464a      	mov	r2, r9
  403a36:	fb93 f3f1 	sdiv	r3, r3, r1
  403a3a:	9801      	ldr	r0, [sp, #4]
  403a3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403a3e:	fb01 f303 	mul.w	r3, r1, r3
  403a42:	69e1      	ldr	r1, [r4, #28]
  403a44:	47b0      	blx	r6
  403a46:	2800      	cmp	r0, #0
  403a48:	f73f af18 	bgt.w	40387c <__sfvwrite_r+0xc8>
  403a4c:	e74c      	b.n	4038e8 <__sfvwrite_r+0x134>
  403a4e:	461a      	mov	r2, r3
  403a50:	4651      	mov	r1, sl
  403a52:	9303      	str	r3, [sp, #12]
  403a54:	f000 fc86 	bl	404364 <memmove>
  403a58:	6822      	ldr	r2, [r4, #0]
  403a5a:	9b03      	ldr	r3, [sp, #12]
  403a5c:	9801      	ldr	r0, [sp, #4]
  403a5e:	441a      	add	r2, r3
  403a60:	6022      	str	r2, [r4, #0]
  403a62:	4621      	mov	r1, r4
  403a64:	f7ff fc60 	bl	403328 <_fflush_r>
  403a68:	9b03      	ldr	r3, [sp, #12]
  403a6a:	2800      	cmp	r0, #0
  403a6c:	f47f af3c 	bne.w	4038e8 <__sfvwrite_r+0x134>
  403a70:	461f      	mov	r7, r3
  403a72:	e766      	b.n	403942 <__sfvwrite_r+0x18e>
  403a74:	9801      	ldr	r0, [sp, #4]
  403a76:	f000 fcdd 	bl	404434 <_realloc_r>
  403a7a:	4683      	mov	fp, r0
  403a7c:	2800      	cmp	r0, #0
  403a7e:	d1c7      	bne.n	403a10 <__sfvwrite_r+0x25c>
  403a80:	9d01      	ldr	r5, [sp, #4]
  403a82:	6921      	ldr	r1, [r4, #16]
  403a84:	4628      	mov	r0, r5
  403a86:	f7ff fdad 	bl	4035e4 <_free_r>
  403a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a8e:	220c      	movs	r2, #12
  403a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403a94:	602a      	str	r2, [r5, #0]
  403a96:	e729      	b.n	4038ec <__sfvwrite_r+0x138>
  403a98:	2301      	movs	r3, #1
  403a9a:	f109 0801 	add.w	r8, r9, #1
  403a9e:	9302      	str	r3, [sp, #8]
  403aa0:	e736      	b.n	403910 <__sfvwrite_r+0x15c>
  403aa2:	f04f 30ff 	mov.w	r0, #4294967295
  403aa6:	e6b8      	b.n	40381a <__sfvwrite_r+0x66>
  403aa8:	9a01      	ldr	r2, [sp, #4]
  403aaa:	230c      	movs	r3, #12
  403aac:	6013      	str	r3, [r2, #0]
  403aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ab2:	e71b      	b.n	4038ec <__sfvwrite_r+0x138>
  403ab4:	7ffffc00 	.word	0x7ffffc00

00403ab8 <_fwalk_reent>:
  403ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403abc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403ac0:	d01f      	beq.n	403b02 <_fwalk_reent+0x4a>
  403ac2:	4688      	mov	r8, r1
  403ac4:	4606      	mov	r6, r0
  403ac6:	f04f 0900 	mov.w	r9, #0
  403aca:	687d      	ldr	r5, [r7, #4]
  403acc:	68bc      	ldr	r4, [r7, #8]
  403ace:	3d01      	subs	r5, #1
  403ad0:	d411      	bmi.n	403af6 <_fwalk_reent+0x3e>
  403ad2:	89a3      	ldrh	r3, [r4, #12]
  403ad4:	2b01      	cmp	r3, #1
  403ad6:	f105 35ff 	add.w	r5, r5, #4294967295
  403ada:	d908      	bls.n	403aee <_fwalk_reent+0x36>
  403adc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403ae0:	3301      	adds	r3, #1
  403ae2:	4621      	mov	r1, r4
  403ae4:	4630      	mov	r0, r6
  403ae6:	d002      	beq.n	403aee <_fwalk_reent+0x36>
  403ae8:	47c0      	blx	r8
  403aea:	ea49 0900 	orr.w	r9, r9, r0
  403aee:	1c6b      	adds	r3, r5, #1
  403af0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403af4:	d1ed      	bne.n	403ad2 <_fwalk_reent+0x1a>
  403af6:	683f      	ldr	r7, [r7, #0]
  403af8:	2f00      	cmp	r7, #0
  403afa:	d1e6      	bne.n	403aca <_fwalk_reent+0x12>
  403afc:	4648      	mov	r0, r9
  403afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403b02:	46b9      	mov	r9, r7
  403b04:	4648      	mov	r0, r9
  403b06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403b0a:	bf00      	nop

00403b0c <__locale_charset>:
  403b0c:	4800      	ldr	r0, [pc, #0]	; (403b10 <__locale_charset+0x4>)
  403b0e:	4770      	bx	lr
  403b10:	20400444 	.word	0x20400444

00403b14 <__locale_mb_cur_max>:
  403b14:	4b01      	ldr	r3, [pc, #4]	; (403b1c <__locale_mb_cur_max+0x8>)
  403b16:	6818      	ldr	r0, [r3, #0]
  403b18:	4770      	bx	lr
  403b1a:	bf00      	nop
  403b1c:	20400464 	.word	0x20400464

00403b20 <__swhatbuf_r>:
  403b20:	b570      	push	{r4, r5, r6, lr}
  403b22:	460d      	mov	r5, r1
  403b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b28:	2900      	cmp	r1, #0
  403b2a:	b090      	sub	sp, #64	; 0x40
  403b2c:	4614      	mov	r4, r2
  403b2e:	461e      	mov	r6, r3
  403b30:	db14      	blt.n	403b5c <__swhatbuf_r+0x3c>
  403b32:	aa01      	add	r2, sp, #4
  403b34:	f001 f87c 	bl	404c30 <_fstat_r>
  403b38:	2800      	cmp	r0, #0
  403b3a:	db0f      	blt.n	403b5c <__swhatbuf_r+0x3c>
  403b3c:	9a02      	ldr	r2, [sp, #8]
  403b3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403b42:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403b46:	fab2 f282 	clz	r2, r2
  403b4a:	0952      	lsrs	r2, r2, #5
  403b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b50:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403b54:	6032      	str	r2, [r6, #0]
  403b56:	6023      	str	r3, [r4, #0]
  403b58:	b010      	add	sp, #64	; 0x40
  403b5a:	bd70      	pop	{r4, r5, r6, pc}
  403b5c:	89a8      	ldrh	r0, [r5, #12]
  403b5e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403b62:	b282      	uxth	r2, r0
  403b64:	2000      	movs	r0, #0
  403b66:	6030      	str	r0, [r6, #0]
  403b68:	b11a      	cbz	r2, 403b72 <__swhatbuf_r+0x52>
  403b6a:	2340      	movs	r3, #64	; 0x40
  403b6c:	6023      	str	r3, [r4, #0]
  403b6e:	b010      	add	sp, #64	; 0x40
  403b70:	bd70      	pop	{r4, r5, r6, pc}
  403b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b76:	4610      	mov	r0, r2
  403b78:	6023      	str	r3, [r4, #0]
  403b7a:	b010      	add	sp, #64	; 0x40
  403b7c:	bd70      	pop	{r4, r5, r6, pc}
  403b7e:	bf00      	nop

00403b80 <__smakebuf_r>:
  403b80:	898a      	ldrh	r2, [r1, #12]
  403b82:	0792      	lsls	r2, r2, #30
  403b84:	460b      	mov	r3, r1
  403b86:	d506      	bpl.n	403b96 <__smakebuf_r+0x16>
  403b88:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403b8c:	2101      	movs	r1, #1
  403b8e:	601a      	str	r2, [r3, #0]
  403b90:	611a      	str	r2, [r3, #16]
  403b92:	6159      	str	r1, [r3, #20]
  403b94:	4770      	bx	lr
  403b96:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b98:	b083      	sub	sp, #12
  403b9a:	ab01      	add	r3, sp, #4
  403b9c:	466a      	mov	r2, sp
  403b9e:	460c      	mov	r4, r1
  403ba0:	4605      	mov	r5, r0
  403ba2:	f7ff ffbd 	bl	403b20 <__swhatbuf_r>
  403ba6:	9900      	ldr	r1, [sp, #0]
  403ba8:	4606      	mov	r6, r0
  403baa:	4628      	mov	r0, r5
  403bac:	f000 f834 	bl	403c18 <_malloc_r>
  403bb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403bb4:	b1d0      	cbz	r0, 403bec <__smakebuf_r+0x6c>
  403bb6:	9a01      	ldr	r2, [sp, #4]
  403bb8:	4f12      	ldr	r7, [pc, #72]	; (403c04 <__smakebuf_r+0x84>)
  403bba:	9900      	ldr	r1, [sp, #0]
  403bbc:	63ef      	str	r7, [r5, #60]	; 0x3c
  403bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403bc2:	81a3      	strh	r3, [r4, #12]
  403bc4:	6020      	str	r0, [r4, #0]
  403bc6:	6120      	str	r0, [r4, #16]
  403bc8:	6161      	str	r1, [r4, #20]
  403bca:	b91a      	cbnz	r2, 403bd4 <__smakebuf_r+0x54>
  403bcc:	4333      	orrs	r3, r6
  403bce:	81a3      	strh	r3, [r4, #12]
  403bd0:	b003      	add	sp, #12
  403bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403bd4:	4628      	mov	r0, r5
  403bd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403bda:	f001 f83d 	bl	404c58 <_isatty_r>
  403bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403be2:	2800      	cmp	r0, #0
  403be4:	d0f2      	beq.n	403bcc <__smakebuf_r+0x4c>
  403be6:	f043 0301 	orr.w	r3, r3, #1
  403bea:	e7ef      	b.n	403bcc <__smakebuf_r+0x4c>
  403bec:	059a      	lsls	r2, r3, #22
  403bee:	d4ef      	bmi.n	403bd0 <__smakebuf_r+0x50>
  403bf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403bf4:	f043 0302 	orr.w	r3, r3, #2
  403bf8:	2101      	movs	r1, #1
  403bfa:	81a3      	strh	r3, [r4, #12]
  403bfc:	6022      	str	r2, [r4, #0]
  403bfe:	6122      	str	r2, [r4, #16]
  403c00:	6161      	str	r1, [r4, #20]
  403c02:	e7e5      	b.n	403bd0 <__smakebuf_r+0x50>
  403c04:	00403355 	.word	0x00403355

00403c08 <malloc>:
  403c08:	4b02      	ldr	r3, [pc, #8]	; (403c14 <malloc+0xc>)
  403c0a:	4601      	mov	r1, r0
  403c0c:	6818      	ldr	r0, [r3, #0]
  403c0e:	f000 b803 	b.w	403c18 <_malloc_r>
  403c12:	bf00      	nop
  403c14:	20400440 	.word	0x20400440

00403c18 <_malloc_r>:
  403c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c1c:	f101 050b 	add.w	r5, r1, #11
  403c20:	2d16      	cmp	r5, #22
  403c22:	b083      	sub	sp, #12
  403c24:	4606      	mov	r6, r0
  403c26:	f240 809f 	bls.w	403d68 <_malloc_r+0x150>
  403c2a:	f035 0507 	bics.w	r5, r5, #7
  403c2e:	f100 80bf 	bmi.w	403db0 <_malloc_r+0x198>
  403c32:	42a9      	cmp	r1, r5
  403c34:	f200 80bc 	bhi.w	403db0 <_malloc_r+0x198>
  403c38:	f000 fbf8 	bl	40442c <__malloc_lock>
  403c3c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403c40:	f0c0 829c 	bcc.w	40417c <_malloc_r+0x564>
  403c44:	0a6b      	lsrs	r3, r5, #9
  403c46:	f000 80ba 	beq.w	403dbe <_malloc_r+0x1a6>
  403c4a:	2b04      	cmp	r3, #4
  403c4c:	f200 8183 	bhi.w	403f56 <_malloc_r+0x33e>
  403c50:	09a8      	lsrs	r0, r5, #6
  403c52:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  403c56:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403c5a:	3038      	adds	r0, #56	; 0x38
  403c5c:	4fc4      	ldr	r7, [pc, #784]	; (403f70 <_malloc_r+0x358>)
  403c5e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403c62:	f1a3 0108 	sub.w	r1, r3, #8
  403c66:	685c      	ldr	r4, [r3, #4]
  403c68:	42a1      	cmp	r1, r4
  403c6a:	d107      	bne.n	403c7c <_malloc_r+0x64>
  403c6c:	e0ac      	b.n	403dc8 <_malloc_r+0x1b0>
  403c6e:	2a00      	cmp	r2, #0
  403c70:	f280 80ac 	bge.w	403dcc <_malloc_r+0x1b4>
  403c74:	68e4      	ldr	r4, [r4, #12]
  403c76:	42a1      	cmp	r1, r4
  403c78:	f000 80a6 	beq.w	403dc8 <_malloc_r+0x1b0>
  403c7c:	6863      	ldr	r3, [r4, #4]
  403c7e:	f023 0303 	bic.w	r3, r3, #3
  403c82:	1b5a      	subs	r2, r3, r5
  403c84:	2a0f      	cmp	r2, #15
  403c86:	ddf2      	ble.n	403c6e <_malloc_r+0x56>
  403c88:	49b9      	ldr	r1, [pc, #740]	; (403f70 <_malloc_r+0x358>)
  403c8a:	693c      	ldr	r4, [r7, #16]
  403c8c:	f101 0e08 	add.w	lr, r1, #8
  403c90:	4574      	cmp	r4, lr
  403c92:	f000 81b3 	beq.w	403ffc <_malloc_r+0x3e4>
  403c96:	6863      	ldr	r3, [r4, #4]
  403c98:	f023 0303 	bic.w	r3, r3, #3
  403c9c:	1b5a      	subs	r2, r3, r5
  403c9e:	2a0f      	cmp	r2, #15
  403ca0:	f300 8199 	bgt.w	403fd6 <_malloc_r+0x3be>
  403ca4:	2a00      	cmp	r2, #0
  403ca6:	f8c1 e014 	str.w	lr, [r1, #20]
  403caa:	f8c1 e010 	str.w	lr, [r1, #16]
  403cae:	f280 809e 	bge.w	403dee <_malloc_r+0x1d6>
  403cb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403cb6:	f080 8167 	bcs.w	403f88 <_malloc_r+0x370>
  403cba:	08db      	lsrs	r3, r3, #3
  403cbc:	f103 0c01 	add.w	ip, r3, #1
  403cc0:	2201      	movs	r2, #1
  403cc2:	109b      	asrs	r3, r3, #2
  403cc4:	fa02 f303 	lsl.w	r3, r2, r3
  403cc8:	684a      	ldr	r2, [r1, #4]
  403cca:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403cce:	f8c4 8008 	str.w	r8, [r4, #8]
  403cd2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  403cd6:	431a      	orrs	r2, r3
  403cd8:	f1a9 0308 	sub.w	r3, r9, #8
  403cdc:	60e3      	str	r3, [r4, #12]
  403cde:	604a      	str	r2, [r1, #4]
  403ce0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  403ce4:	f8c8 400c 	str.w	r4, [r8, #12]
  403ce8:	1083      	asrs	r3, r0, #2
  403cea:	2401      	movs	r4, #1
  403cec:	409c      	lsls	r4, r3
  403cee:	4294      	cmp	r4, r2
  403cf0:	f200 808a 	bhi.w	403e08 <_malloc_r+0x1f0>
  403cf4:	4214      	tst	r4, r2
  403cf6:	d106      	bne.n	403d06 <_malloc_r+0xee>
  403cf8:	f020 0003 	bic.w	r0, r0, #3
  403cfc:	0064      	lsls	r4, r4, #1
  403cfe:	4214      	tst	r4, r2
  403d00:	f100 0004 	add.w	r0, r0, #4
  403d04:	d0fa      	beq.n	403cfc <_malloc_r+0xe4>
  403d06:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403d0a:	46cc      	mov	ip, r9
  403d0c:	4680      	mov	r8, r0
  403d0e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403d12:	458c      	cmp	ip, r1
  403d14:	d107      	bne.n	403d26 <_malloc_r+0x10e>
  403d16:	e173      	b.n	404000 <_malloc_r+0x3e8>
  403d18:	2a00      	cmp	r2, #0
  403d1a:	f280 8181 	bge.w	404020 <_malloc_r+0x408>
  403d1e:	68c9      	ldr	r1, [r1, #12]
  403d20:	458c      	cmp	ip, r1
  403d22:	f000 816d 	beq.w	404000 <_malloc_r+0x3e8>
  403d26:	684b      	ldr	r3, [r1, #4]
  403d28:	f023 0303 	bic.w	r3, r3, #3
  403d2c:	1b5a      	subs	r2, r3, r5
  403d2e:	2a0f      	cmp	r2, #15
  403d30:	ddf2      	ble.n	403d18 <_malloc_r+0x100>
  403d32:	460c      	mov	r4, r1
  403d34:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403d38:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403d3c:	194b      	adds	r3, r1, r5
  403d3e:	f045 0501 	orr.w	r5, r5, #1
  403d42:	604d      	str	r5, [r1, #4]
  403d44:	f042 0101 	orr.w	r1, r2, #1
  403d48:	f8c8 c00c 	str.w	ip, [r8, #12]
  403d4c:	4630      	mov	r0, r6
  403d4e:	f8cc 8008 	str.w	r8, [ip, #8]
  403d52:	617b      	str	r3, [r7, #20]
  403d54:	613b      	str	r3, [r7, #16]
  403d56:	f8c3 e00c 	str.w	lr, [r3, #12]
  403d5a:	f8c3 e008 	str.w	lr, [r3, #8]
  403d5e:	6059      	str	r1, [r3, #4]
  403d60:	509a      	str	r2, [r3, r2]
  403d62:	f000 fb65 	bl	404430 <__malloc_unlock>
  403d66:	e01f      	b.n	403da8 <_malloc_r+0x190>
  403d68:	2910      	cmp	r1, #16
  403d6a:	d821      	bhi.n	403db0 <_malloc_r+0x198>
  403d6c:	f000 fb5e 	bl	40442c <__malloc_lock>
  403d70:	2510      	movs	r5, #16
  403d72:	2306      	movs	r3, #6
  403d74:	2002      	movs	r0, #2
  403d76:	4f7e      	ldr	r7, [pc, #504]	; (403f70 <_malloc_r+0x358>)
  403d78:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403d7c:	f1a3 0208 	sub.w	r2, r3, #8
  403d80:	685c      	ldr	r4, [r3, #4]
  403d82:	4294      	cmp	r4, r2
  403d84:	f000 8145 	beq.w	404012 <_malloc_r+0x3fa>
  403d88:	6863      	ldr	r3, [r4, #4]
  403d8a:	68e1      	ldr	r1, [r4, #12]
  403d8c:	68a5      	ldr	r5, [r4, #8]
  403d8e:	f023 0303 	bic.w	r3, r3, #3
  403d92:	4423      	add	r3, r4
  403d94:	4630      	mov	r0, r6
  403d96:	685a      	ldr	r2, [r3, #4]
  403d98:	60e9      	str	r1, [r5, #12]
  403d9a:	f042 0201 	orr.w	r2, r2, #1
  403d9e:	608d      	str	r5, [r1, #8]
  403da0:	605a      	str	r2, [r3, #4]
  403da2:	f000 fb45 	bl	404430 <__malloc_unlock>
  403da6:	3408      	adds	r4, #8
  403da8:	4620      	mov	r0, r4
  403daa:	b003      	add	sp, #12
  403dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403db0:	2400      	movs	r4, #0
  403db2:	230c      	movs	r3, #12
  403db4:	4620      	mov	r0, r4
  403db6:	6033      	str	r3, [r6, #0]
  403db8:	b003      	add	sp, #12
  403dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dbe:	2380      	movs	r3, #128	; 0x80
  403dc0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403dc4:	203f      	movs	r0, #63	; 0x3f
  403dc6:	e749      	b.n	403c5c <_malloc_r+0x44>
  403dc8:	4670      	mov	r0, lr
  403dca:	e75d      	b.n	403c88 <_malloc_r+0x70>
  403dcc:	4423      	add	r3, r4
  403dce:	68e1      	ldr	r1, [r4, #12]
  403dd0:	685a      	ldr	r2, [r3, #4]
  403dd2:	68a5      	ldr	r5, [r4, #8]
  403dd4:	f042 0201 	orr.w	r2, r2, #1
  403dd8:	60e9      	str	r1, [r5, #12]
  403dda:	4630      	mov	r0, r6
  403ddc:	608d      	str	r5, [r1, #8]
  403dde:	605a      	str	r2, [r3, #4]
  403de0:	f000 fb26 	bl	404430 <__malloc_unlock>
  403de4:	3408      	adds	r4, #8
  403de6:	4620      	mov	r0, r4
  403de8:	b003      	add	sp, #12
  403dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dee:	4423      	add	r3, r4
  403df0:	4630      	mov	r0, r6
  403df2:	685a      	ldr	r2, [r3, #4]
  403df4:	f042 0201 	orr.w	r2, r2, #1
  403df8:	605a      	str	r2, [r3, #4]
  403dfa:	f000 fb19 	bl	404430 <__malloc_unlock>
  403dfe:	3408      	adds	r4, #8
  403e00:	4620      	mov	r0, r4
  403e02:	b003      	add	sp, #12
  403e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e08:	68bc      	ldr	r4, [r7, #8]
  403e0a:	6863      	ldr	r3, [r4, #4]
  403e0c:	f023 0803 	bic.w	r8, r3, #3
  403e10:	45a8      	cmp	r8, r5
  403e12:	d304      	bcc.n	403e1e <_malloc_r+0x206>
  403e14:	ebc5 0308 	rsb	r3, r5, r8
  403e18:	2b0f      	cmp	r3, #15
  403e1a:	f300 808c 	bgt.w	403f36 <_malloc_r+0x31e>
  403e1e:	4b55      	ldr	r3, [pc, #340]	; (403f74 <_malloc_r+0x35c>)
  403e20:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403f84 <_malloc_r+0x36c>
  403e24:	681a      	ldr	r2, [r3, #0]
  403e26:	f8d9 3000 	ldr.w	r3, [r9]
  403e2a:	3301      	adds	r3, #1
  403e2c:	442a      	add	r2, r5
  403e2e:	eb04 0a08 	add.w	sl, r4, r8
  403e32:	f000 8160 	beq.w	4040f6 <_malloc_r+0x4de>
  403e36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403e3a:	320f      	adds	r2, #15
  403e3c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403e40:	f022 020f 	bic.w	r2, r2, #15
  403e44:	4611      	mov	r1, r2
  403e46:	4630      	mov	r0, r6
  403e48:	9201      	str	r2, [sp, #4]
  403e4a:	f000 fce3 	bl	404814 <_sbrk_r>
  403e4e:	f1b0 3fff 	cmp.w	r0, #4294967295
  403e52:	4683      	mov	fp, r0
  403e54:	9a01      	ldr	r2, [sp, #4]
  403e56:	f000 8158 	beq.w	40410a <_malloc_r+0x4f2>
  403e5a:	4582      	cmp	sl, r0
  403e5c:	f200 80fc 	bhi.w	404058 <_malloc_r+0x440>
  403e60:	4b45      	ldr	r3, [pc, #276]	; (403f78 <_malloc_r+0x360>)
  403e62:	6819      	ldr	r1, [r3, #0]
  403e64:	45da      	cmp	sl, fp
  403e66:	4411      	add	r1, r2
  403e68:	6019      	str	r1, [r3, #0]
  403e6a:	f000 8153 	beq.w	404114 <_malloc_r+0x4fc>
  403e6e:	f8d9 0000 	ldr.w	r0, [r9]
  403e72:	f8df e110 	ldr.w	lr, [pc, #272]	; 403f84 <_malloc_r+0x36c>
  403e76:	3001      	adds	r0, #1
  403e78:	bf1b      	ittet	ne
  403e7a:	ebca 0a0b 	rsbne	sl, sl, fp
  403e7e:	4451      	addne	r1, sl
  403e80:	f8ce b000 	streq.w	fp, [lr]
  403e84:	6019      	strne	r1, [r3, #0]
  403e86:	f01b 0107 	ands.w	r1, fp, #7
  403e8a:	f000 8117 	beq.w	4040bc <_malloc_r+0x4a4>
  403e8e:	f1c1 0008 	rsb	r0, r1, #8
  403e92:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403e96:	4483      	add	fp, r0
  403e98:	3108      	adds	r1, #8
  403e9a:	445a      	add	r2, fp
  403e9c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403ea0:	ebc2 0901 	rsb	r9, r2, r1
  403ea4:	4649      	mov	r1, r9
  403ea6:	4630      	mov	r0, r6
  403ea8:	9301      	str	r3, [sp, #4]
  403eaa:	f000 fcb3 	bl	404814 <_sbrk_r>
  403eae:	1c43      	adds	r3, r0, #1
  403eb0:	9b01      	ldr	r3, [sp, #4]
  403eb2:	f000 813f 	beq.w	404134 <_malloc_r+0x51c>
  403eb6:	ebcb 0200 	rsb	r2, fp, r0
  403eba:	444a      	add	r2, r9
  403ebc:	f042 0201 	orr.w	r2, r2, #1
  403ec0:	6819      	ldr	r1, [r3, #0]
  403ec2:	f8c7 b008 	str.w	fp, [r7, #8]
  403ec6:	4449      	add	r1, r9
  403ec8:	42bc      	cmp	r4, r7
  403eca:	f8cb 2004 	str.w	r2, [fp, #4]
  403ece:	6019      	str	r1, [r3, #0]
  403ed0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403f78 <_malloc_r+0x360>
  403ed4:	d016      	beq.n	403f04 <_malloc_r+0x2ec>
  403ed6:	f1b8 0f0f 	cmp.w	r8, #15
  403eda:	f240 80fd 	bls.w	4040d8 <_malloc_r+0x4c0>
  403ede:	6862      	ldr	r2, [r4, #4]
  403ee0:	f1a8 030c 	sub.w	r3, r8, #12
  403ee4:	f023 0307 	bic.w	r3, r3, #7
  403ee8:	18e0      	adds	r0, r4, r3
  403eea:	f002 0201 	and.w	r2, r2, #1
  403eee:	f04f 0e05 	mov.w	lr, #5
  403ef2:	431a      	orrs	r2, r3
  403ef4:	2b0f      	cmp	r3, #15
  403ef6:	6062      	str	r2, [r4, #4]
  403ef8:	f8c0 e004 	str.w	lr, [r0, #4]
  403efc:	f8c0 e008 	str.w	lr, [r0, #8]
  403f00:	f200 811c 	bhi.w	40413c <_malloc_r+0x524>
  403f04:	4b1d      	ldr	r3, [pc, #116]	; (403f7c <_malloc_r+0x364>)
  403f06:	68bc      	ldr	r4, [r7, #8]
  403f08:	681a      	ldr	r2, [r3, #0]
  403f0a:	4291      	cmp	r1, r2
  403f0c:	bf88      	it	hi
  403f0e:	6019      	strhi	r1, [r3, #0]
  403f10:	4b1b      	ldr	r3, [pc, #108]	; (403f80 <_malloc_r+0x368>)
  403f12:	681a      	ldr	r2, [r3, #0]
  403f14:	4291      	cmp	r1, r2
  403f16:	6862      	ldr	r2, [r4, #4]
  403f18:	bf88      	it	hi
  403f1a:	6019      	strhi	r1, [r3, #0]
  403f1c:	f022 0203 	bic.w	r2, r2, #3
  403f20:	4295      	cmp	r5, r2
  403f22:	eba2 0305 	sub.w	r3, r2, r5
  403f26:	d801      	bhi.n	403f2c <_malloc_r+0x314>
  403f28:	2b0f      	cmp	r3, #15
  403f2a:	dc04      	bgt.n	403f36 <_malloc_r+0x31e>
  403f2c:	4630      	mov	r0, r6
  403f2e:	f000 fa7f 	bl	404430 <__malloc_unlock>
  403f32:	2400      	movs	r4, #0
  403f34:	e738      	b.n	403da8 <_malloc_r+0x190>
  403f36:	1962      	adds	r2, r4, r5
  403f38:	f043 0301 	orr.w	r3, r3, #1
  403f3c:	f045 0501 	orr.w	r5, r5, #1
  403f40:	6065      	str	r5, [r4, #4]
  403f42:	4630      	mov	r0, r6
  403f44:	60ba      	str	r2, [r7, #8]
  403f46:	6053      	str	r3, [r2, #4]
  403f48:	f000 fa72 	bl	404430 <__malloc_unlock>
  403f4c:	3408      	adds	r4, #8
  403f4e:	4620      	mov	r0, r4
  403f50:	b003      	add	sp, #12
  403f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f56:	2b14      	cmp	r3, #20
  403f58:	d971      	bls.n	40403e <_malloc_r+0x426>
  403f5a:	2b54      	cmp	r3, #84	; 0x54
  403f5c:	f200 80a4 	bhi.w	4040a8 <_malloc_r+0x490>
  403f60:	0b28      	lsrs	r0, r5, #12
  403f62:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  403f66:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403f6a:	306e      	adds	r0, #110	; 0x6e
  403f6c:	e676      	b.n	403c5c <_malloc_r+0x44>
  403f6e:	bf00      	nop
  403f70:	20400468 	.word	0x20400468
  403f74:	20400918 	.word	0x20400918
  403f78:	2040091c 	.word	0x2040091c
  403f7c:	20400914 	.word	0x20400914
  403f80:	20400910 	.word	0x20400910
  403f84:	20400874 	.word	0x20400874
  403f88:	0a5a      	lsrs	r2, r3, #9
  403f8a:	2a04      	cmp	r2, #4
  403f8c:	d95e      	bls.n	40404c <_malloc_r+0x434>
  403f8e:	2a14      	cmp	r2, #20
  403f90:	f200 80b3 	bhi.w	4040fa <_malloc_r+0x4e2>
  403f94:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403f98:	0049      	lsls	r1, r1, #1
  403f9a:	325b      	adds	r2, #91	; 0x5b
  403f9c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  403fa0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  403fa4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 404184 <_malloc_r+0x56c>
  403fa8:	f1ac 0c08 	sub.w	ip, ip, #8
  403fac:	458c      	cmp	ip, r1
  403fae:	f000 8088 	beq.w	4040c2 <_malloc_r+0x4aa>
  403fb2:	684a      	ldr	r2, [r1, #4]
  403fb4:	f022 0203 	bic.w	r2, r2, #3
  403fb8:	4293      	cmp	r3, r2
  403fba:	d202      	bcs.n	403fc2 <_malloc_r+0x3aa>
  403fbc:	6889      	ldr	r1, [r1, #8]
  403fbe:	458c      	cmp	ip, r1
  403fc0:	d1f7      	bne.n	403fb2 <_malloc_r+0x39a>
  403fc2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403fc6:	687a      	ldr	r2, [r7, #4]
  403fc8:	f8c4 c00c 	str.w	ip, [r4, #12]
  403fcc:	60a1      	str	r1, [r4, #8]
  403fce:	f8cc 4008 	str.w	r4, [ip, #8]
  403fd2:	60cc      	str	r4, [r1, #12]
  403fd4:	e688      	b.n	403ce8 <_malloc_r+0xd0>
  403fd6:	1963      	adds	r3, r4, r5
  403fd8:	f042 0701 	orr.w	r7, r2, #1
  403fdc:	f045 0501 	orr.w	r5, r5, #1
  403fe0:	6065      	str	r5, [r4, #4]
  403fe2:	4630      	mov	r0, r6
  403fe4:	614b      	str	r3, [r1, #20]
  403fe6:	610b      	str	r3, [r1, #16]
  403fe8:	f8c3 e00c 	str.w	lr, [r3, #12]
  403fec:	f8c3 e008 	str.w	lr, [r3, #8]
  403ff0:	605f      	str	r7, [r3, #4]
  403ff2:	509a      	str	r2, [r3, r2]
  403ff4:	3408      	adds	r4, #8
  403ff6:	f000 fa1b 	bl	404430 <__malloc_unlock>
  403ffa:	e6d5      	b.n	403da8 <_malloc_r+0x190>
  403ffc:	684a      	ldr	r2, [r1, #4]
  403ffe:	e673      	b.n	403ce8 <_malloc_r+0xd0>
  404000:	f108 0801 	add.w	r8, r8, #1
  404004:	f018 0f03 	tst.w	r8, #3
  404008:	f10c 0c08 	add.w	ip, ip, #8
  40400c:	f47f ae7f 	bne.w	403d0e <_malloc_r+0xf6>
  404010:	e030      	b.n	404074 <_malloc_r+0x45c>
  404012:	68dc      	ldr	r4, [r3, #12]
  404014:	42a3      	cmp	r3, r4
  404016:	bf08      	it	eq
  404018:	3002      	addeq	r0, #2
  40401a:	f43f ae35 	beq.w	403c88 <_malloc_r+0x70>
  40401e:	e6b3      	b.n	403d88 <_malloc_r+0x170>
  404020:	440b      	add	r3, r1
  404022:	460c      	mov	r4, r1
  404024:	685a      	ldr	r2, [r3, #4]
  404026:	68c9      	ldr	r1, [r1, #12]
  404028:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40402c:	f042 0201 	orr.w	r2, r2, #1
  404030:	605a      	str	r2, [r3, #4]
  404032:	4630      	mov	r0, r6
  404034:	60e9      	str	r1, [r5, #12]
  404036:	608d      	str	r5, [r1, #8]
  404038:	f000 f9fa 	bl	404430 <__malloc_unlock>
  40403c:	e6b4      	b.n	403da8 <_malloc_r+0x190>
  40403e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404042:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404046:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40404a:	e607      	b.n	403c5c <_malloc_r+0x44>
  40404c:	099a      	lsrs	r2, r3, #6
  40404e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404052:	0049      	lsls	r1, r1, #1
  404054:	3238      	adds	r2, #56	; 0x38
  404056:	e7a1      	b.n	403f9c <_malloc_r+0x384>
  404058:	42bc      	cmp	r4, r7
  40405a:	4b4a      	ldr	r3, [pc, #296]	; (404184 <_malloc_r+0x56c>)
  40405c:	f43f af00 	beq.w	403e60 <_malloc_r+0x248>
  404060:	689c      	ldr	r4, [r3, #8]
  404062:	6862      	ldr	r2, [r4, #4]
  404064:	f022 0203 	bic.w	r2, r2, #3
  404068:	e75a      	b.n	403f20 <_malloc_r+0x308>
  40406a:	f859 3908 	ldr.w	r3, [r9], #-8
  40406e:	4599      	cmp	r9, r3
  404070:	f040 8082 	bne.w	404178 <_malloc_r+0x560>
  404074:	f010 0f03 	tst.w	r0, #3
  404078:	f100 30ff 	add.w	r0, r0, #4294967295
  40407c:	d1f5      	bne.n	40406a <_malloc_r+0x452>
  40407e:	687b      	ldr	r3, [r7, #4]
  404080:	ea23 0304 	bic.w	r3, r3, r4
  404084:	607b      	str	r3, [r7, #4]
  404086:	0064      	lsls	r4, r4, #1
  404088:	429c      	cmp	r4, r3
  40408a:	f63f aebd 	bhi.w	403e08 <_malloc_r+0x1f0>
  40408e:	2c00      	cmp	r4, #0
  404090:	f43f aeba 	beq.w	403e08 <_malloc_r+0x1f0>
  404094:	421c      	tst	r4, r3
  404096:	4640      	mov	r0, r8
  404098:	f47f ae35 	bne.w	403d06 <_malloc_r+0xee>
  40409c:	0064      	lsls	r4, r4, #1
  40409e:	421c      	tst	r4, r3
  4040a0:	f100 0004 	add.w	r0, r0, #4
  4040a4:	d0fa      	beq.n	40409c <_malloc_r+0x484>
  4040a6:	e62e      	b.n	403d06 <_malloc_r+0xee>
  4040a8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4040ac:	d818      	bhi.n	4040e0 <_malloc_r+0x4c8>
  4040ae:	0be8      	lsrs	r0, r5, #15
  4040b0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4040b4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4040b8:	3077      	adds	r0, #119	; 0x77
  4040ba:	e5cf      	b.n	403c5c <_malloc_r+0x44>
  4040bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4040c0:	e6eb      	b.n	403e9a <_malloc_r+0x282>
  4040c2:	2101      	movs	r1, #1
  4040c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4040c8:	1092      	asrs	r2, r2, #2
  4040ca:	fa01 f202 	lsl.w	r2, r1, r2
  4040ce:	431a      	orrs	r2, r3
  4040d0:	f8c8 2004 	str.w	r2, [r8, #4]
  4040d4:	4661      	mov	r1, ip
  4040d6:	e777      	b.n	403fc8 <_malloc_r+0x3b0>
  4040d8:	2301      	movs	r3, #1
  4040da:	f8cb 3004 	str.w	r3, [fp, #4]
  4040de:	e725      	b.n	403f2c <_malloc_r+0x314>
  4040e0:	f240 5254 	movw	r2, #1364	; 0x554
  4040e4:	4293      	cmp	r3, r2
  4040e6:	d820      	bhi.n	40412a <_malloc_r+0x512>
  4040e8:	0ca8      	lsrs	r0, r5, #18
  4040ea:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4040ee:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4040f2:	307c      	adds	r0, #124	; 0x7c
  4040f4:	e5b2      	b.n	403c5c <_malloc_r+0x44>
  4040f6:	3210      	adds	r2, #16
  4040f8:	e6a4      	b.n	403e44 <_malloc_r+0x22c>
  4040fa:	2a54      	cmp	r2, #84	; 0x54
  4040fc:	d826      	bhi.n	40414c <_malloc_r+0x534>
  4040fe:	0b1a      	lsrs	r2, r3, #12
  404100:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404104:	0049      	lsls	r1, r1, #1
  404106:	326e      	adds	r2, #110	; 0x6e
  404108:	e748      	b.n	403f9c <_malloc_r+0x384>
  40410a:	68bc      	ldr	r4, [r7, #8]
  40410c:	6862      	ldr	r2, [r4, #4]
  40410e:	f022 0203 	bic.w	r2, r2, #3
  404112:	e705      	b.n	403f20 <_malloc_r+0x308>
  404114:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404118:	2800      	cmp	r0, #0
  40411a:	f47f aea8 	bne.w	403e6e <_malloc_r+0x256>
  40411e:	4442      	add	r2, r8
  404120:	68bb      	ldr	r3, [r7, #8]
  404122:	f042 0201 	orr.w	r2, r2, #1
  404126:	605a      	str	r2, [r3, #4]
  404128:	e6ec      	b.n	403f04 <_malloc_r+0x2ec>
  40412a:	23fe      	movs	r3, #254	; 0xfe
  40412c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404130:	207e      	movs	r0, #126	; 0x7e
  404132:	e593      	b.n	403c5c <_malloc_r+0x44>
  404134:	2201      	movs	r2, #1
  404136:	f04f 0900 	mov.w	r9, #0
  40413a:	e6c1      	b.n	403ec0 <_malloc_r+0x2a8>
  40413c:	f104 0108 	add.w	r1, r4, #8
  404140:	4630      	mov	r0, r6
  404142:	f7ff fa4f 	bl	4035e4 <_free_r>
  404146:	f8d9 1000 	ldr.w	r1, [r9]
  40414a:	e6db      	b.n	403f04 <_malloc_r+0x2ec>
  40414c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404150:	d805      	bhi.n	40415e <_malloc_r+0x546>
  404152:	0bda      	lsrs	r2, r3, #15
  404154:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404158:	0049      	lsls	r1, r1, #1
  40415a:	3277      	adds	r2, #119	; 0x77
  40415c:	e71e      	b.n	403f9c <_malloc_r+0x384>
  40415e:	f240 5154 	movw	r1, #1364	; 0x554
  404162:	428a      	cmp	r2, r1
  404164:	d805      	bhi.n	404172 <_malloc_r+0x55a>
  404166:	0c9a      	lsrs	r2, r3, #18
  404168:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40416c:	0049      	lsls	r1, r1, #1
  40416e:	327c      	adds	r2, #124	; 0x7c
  404170:	e714      	b.n	403f9c <_malloc_r+0x384>
  404172:	21fe      	movs	r1, #254	; 0xfe
  404174:	227e      	movs	r2, #126	; 0x7e
  404176:	e711      	b.n	403f9c <_malloc_r+0x384>
  404178:	687b      	ldr	r3, [r7, #4]
  40417a:	e784      	b.n	404086 <_malloc_r+0x46e>
  40417c:	08e8      	lsrs	r0, r5, #3
  40417e:	1c43      	adds	r3, r0, #1
  404180:	005b      	lsls	r3, r3, #1
  404182:	e5f8      	b.n	403d76 <_malloc_r+0x15e>
  404184:	20400468 	.word	0x20400468
	...

00404190 <memchr>:
  404190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404194:	2a10      	cmp	r2, #16
  404196:	db2b      	blt.n	4041f0 <memchr+0x60>
  404198:	f010 0f07 	tst.w	r0, #7
  40419c:	d008      	beq.n	4041b0 <memchr+0x20>
  40419e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4041a2:	3a01      	subs	r2, #1
  4041a4:	428b      	cmp	r3, r1
  4041a6:	d02d      	beq.n	404204 <memchr+0x74>
  4041a8:	f010 0f07 	tst.w	r0, #7
  4041ac:	b342      	cbz	r2, 404200 <memchr+0x70>
  4041ae:	d1f6      	bne.n	40419e <memchr+0xe>
  4041b0:	b4f0      	push	{r4, r5, r6, r7}
  4041b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4041b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4041ba:	f022 0407 	bic.w	r4, r2, #7
  4041be:	f07f 0700 	mvns.w	r7, #0
  4041c2:	2300      	movs	r3, #0
  4041c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4041c8:	3c08      	subs	r4, #8
  4041ca:	ea85 0501 	eor.w	r5, r5, r1
  4041ce:	ea86 0601 	eor.w	r6, r6, r1
  4041d2:	fa85 f547 	uadd8	r5, r5, r7
  4041d6:	faa3 f587 	sel	r5, r3, r7
  4041da:	fa86 f647 	uadd8	r6, r6, r7
  4041de:	faa5 f687 	sel	r6, r5, r7
  4041e2:	b98e      	cbnz	r6, 404208 <memchr+0x78>
  4041e4:	d1ee      	bne.n	4041c4 <memchr+0x34>
  4041e6:	bcf0      	pop	{r4, r5, r6, r7}
  4041e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4041ec:	f002 0207 	and.w	r2, r2, #7
  4041f0:	b132      	cbz	r2, 404200 <memchr+0x70>
  4041f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4041f6:	3a01      	subs	r2, #1
  4041f8:	ea83 0301 	eor.w	r3, r3, r1
  4041fc:	b113      	cbz	r3, 404204 <memchr+0x74>
  4041fe:	d1f8      	bne.n	4041f2 <memchr+0x62>
  404200:	2000      	movs	r0, #0
  404202:	4770      	bx	lr
  404204:	3801      	subs	r0, #1
  404206:	4770      	bx	lr
  404208:	2d00      	cmp	r5, #0
  40420a:	bf06      	itte	eq
  40420c:	4635      	moveq	r5, r6
  40420e:	3803      	subeq	r0, #3
  404210:	3807      	subne	r0, #7
  404212:	f015 0f01 	tst.w	r5, #1
  404216:	d107      	bne.n	404228 <memchr+0x98>
  404218:	3001      	adds	r0, #1
  40421a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40421e:	bf02      	ittt	eq
  404220:	3001      	addeq	r0, #1
  404222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404226:	3001      	addeq	r0, #1
  404228:	bcf0      	pop	{r4, r5, r6, r7}
  40422a:	3801      	subs	r0, #1
  40422c:	4770      	bx	lr
  40422e:	bf00      	nop

00404230 <memcpy>:
  404230:	4684      	mov	ip, r0
  404232:	ea41 0300 	orr.w	r3, r1, r0
  404236:	f013 0303 	ands.w	r3, r3, #3
  40423a:	d16d      	bne.n	404318 <memcpy+0xe8>
  40423c:	3a40      	subs	r2, #64	; 0x40
  40423e:	d341      	bcc.n	4042c4 <memcpy+0x94>
  404240:	f851 3b04 	ldr.w	r3, [r1], #4
  404244:	f840 3b04 	str.w	r3, [r0], #4
  404248:	f851 3b04 	ldr.w	r3, [r1], #4
  40424c:	f840 3b04 	str.w	r3, [r0], #4
  404250:	f851 3b04 	ldr.w	r3, [r1], #4
  404254:	f840 3b04 	str.w	r3, [r0], #4
  404258:	f851 3b04 	ldr.w	r3, [r1], #4
  40425c:	f840 3b04 	str.w	r3, [r0], #4
  404260:	f851 3b04 	ldr.w	r3, [r1], #4
  404264:	f840 3b04 	str.w	r3, [r0], #4
  404268:	f851 3b04 	ldr.w	r3, [r1], #4
  40426c:	f840 3b04 	str.w	r3, [r0], #4
  404270:	f851 3b04 	ldr.w	r3, [r1], #4
  404274:	f840 3b04 	str.w	r3, [r0], #4
  404278:	f851 3b04 	ldr.w	r3, [r1], #4
  40427c:	f840 3b04 	str.w	r3, [r0], #4
  404280:	f851 3b04 	ldr.w	r3, [r1], #4
  404284:	f840 3b04 	str.w	r3, [r0], #4
  404288:	f851 3b04 	ldr.w	r3, [r1], #4
  40428c:	f840 3b04 	str.w	r3, [r0], #4
  404290:	f851 3b04 	ldr.w	r3, [r1], #4
  404294:	f840 3b04 	str.w	r3, [r0], #4
  404298:	f851 3b04 	ldr.w	r3, [r1], #4
  40429c:	f840 3b04 	str.w	r3, [r0], #4
  4042a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042a4:	f840 3b04 	str.w	r3, [r0], #4
  4042a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042ac:	f840 3b04 	str.w	r3, [r0], #4
  4042b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042b4:	f840 3b04 	str.w	r3, [r0], #4
  4042b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042bc:	f840 3b04 	str.w	r3, [r0], #4
  4042c0:	3a40      	subs	r2, #64	; 0x40
  4042c2:	d2bd      	bcs.n	404240 <memcpy+0x10>
  4042c4:	3230      	adds	r2, #48	; 0x30
  4042c6:	d311      	bcc.n	4042ec <memcpy+0xbc>
  4042c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042cc:	f840 3b04 	str.w	r3, [r0], #4
  4042d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042d4:	f840 3b04 	str.w	r3, [r0], #4
  4042d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042dc:	f840 3b04 	str.w	r3, [r0], #4
  4042e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042e4:	f840 3b04 	str.w	r3, [r0], #4
  4042e8:	3a10      	subs	r2, #16
  4042ea:	d2ed      	bcs.n	4042c8 <memcpy+0x98>
  4042ec:	320c      	adds	r2, #12
  4042ee:	d305      	bcc.n	4042fc <memcpy+0xcc>
  4042f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042f4:	f840 3b04 	str.w	r3, [r0], #4
  4042f8:	3a04      	subs	r2, #4
  4042fa:	d2f9      	bcs.n	4042f0 <memcpy+0xc0>
  4042fc:	3204      	adds	r2, #4
  4042fe:	d008      	beq.n	404312 <memcpy+0xe2>
  404300:	07d2      	lsls	r2, r2, #31
  404302:	bf1c      	itt	ne
  404304:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404308:	f800 3b01 	strbne.w	r3, [r0], #1
  40430c:	d301      	bcc.n	404312 <memcpy+0xe2>
  40430e:	880b      	ldrh	r3, [r1, #0]
  404310:	8003      	strh	r3, [r0, #0]
  404312:	4660      	mov	r0, ip
  404314:	4770      	bx	lr
  404316:	bf00      	nop
  404318:	2a08      	cmp	r2, #8
  40431a:	d313      	bcc.n	404344 <memcpy+0x114>
  40431c:	078b      	lsls	r3, r1, #30
  40431e:	d08d      	beq.n	40423c <memcpy+0xc>
  404320:	f010 0303 	ands.w	r3, r0, #3
  404324:	d08a      	beq.n	40423c <memcpy+0xc>
  404326:	f1c3 0304 	rsb	r3, r3, #4
  40432a:	1ad2      	subs	r2, r2, r3
  40432c:	07db      	lsls	r3, r3, #31
  40432e:	bf1c      	itt	ne
  404330:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404334:	f800 3b01 	strbne.w	r3, [r0], #1
  404338:	d380      	bcc.n	40423c <memcpy+0xc>
  40433a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40433e:	f820 3b02 	strh.w	r3, [r0], #2
  404342:	e77b      	b.n	40423c <memcpy+0xc>
  404344:	3a04      	subs	r2, #4
  404346:	d3d9      	bcc.n	4042fc <memcpy+0xcc>
  404348:	3a01      	subs	r2, #1
  40434a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40434e:	f800 3b01 	strb.w	r3, [r0], #1
  404352:	d2f9      	bcs.n	404348 <memcpy+0x118>
  404354:	780b      	ldrb	r3, [r1, #0]
  404356:	7003      	strb	r3, [r0, #0]
  404358:	784b      	ldrb	r3, [r1, #1]
  40435a:	7043      	strb	r3, [r0, #1]
  40435c:	788b      	ldrb	r3, [r1, #2]
  40435e:	7083      	strb	r3, [r0, #2]
  404360:	4660      	mov	r0, ip
  404362:	4770      	bx	lr

00404364 <memmove>:
  404364:	4288      	cmp	r0, r1
  404366:	b5f0      	push	{r4, r5, r6, r7, lr}
  404368:	d90d      	bls.n	404386 <memmove+0x22>
  40436a:	188b      	adds	r3, r1, r2
  40436c:	4298      	cmp	r0, r3
  40436e:	d20a      	bcs.n	404386 <memmove+0x22>
  404370:	1881      	adds	r1, r0, r2
  404372:	2a00      	cmp	r2, #0
  404374:	d051      	beq.n	40441a <memmove+0xb6>
  404376:	1a9a      	subs	r2, r3, r2
  404378:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40437c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404380:	4293      	cmp	r3, r2
  404382:	d1f9      	bne.n	404378 <memmove+0x14>
  404384:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404386:	2a0f      	cmp	r2, #15
  404388:	d948      	bls.n	40441c <memmove+0xb8>
  40438a:	ea41 0300 	orr.w	r3, r1, r0
  40438e:	079b      	lsls	r3, r3, #30
  404390:	d146      	bne.n	404420 <memmove+0xbc>
  404392:	f100 0410 	add.w	r4, r0, #16
  404396:	f101 0310 	add.w	r3, r1, #16
  40439a:	4615      	mov	r5, r2
  40439c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4043a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4043a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4043a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4043ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4043b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4043b4:	3d10      	subs	r5, #16
  4043b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4043ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4043be:	2d0f      	cmp	r5, #15
  4043c0:	f103 0310 	add.w	r3, r3, #16
  4043c4:	f104 0410 	add.w	r4, r4, #16
  4043c8:	d8e8      	bhi.n	40439c <memmove+0x38>
  4043ca:	f1a2 0310 	sub.w	r3, r2, #16
  4043ce:	f023 030f 	bic.w	r3, r3, #15
  4043d2:	f002 0e0f 	and.w	lr, r2, #15
  4043d6:	3310      	adds	r3, #16
  4043d8:	f1be 0f03 	cmp.w	lr, #3
  4043dc:	4419      	add	r1, r3
  4043de:	4403      	add	r3, r0
  4043e0:	d921      	bls.n	404426 <memmove+0xc2>
  4043e2:	1f1e      	subs	r6, r3, #4
  4043e4:	460d      	mov	r5, r1
  4043e6:	4674      	mov	r4, lr
  4043e8:	3c04      	subs	r4, #4
  4043ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4043ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4043f2:	2c03      	cmp	r4, #3
  4043f4:	d8f8      	bhi.n	4043e8 <memmove+0x84>
  4043f6:	f1ae 0404 	sub.w	r4, lr, #4
  4043fa:	f024 0403 	bic.w	r4, r4, #3
  4043fe:	3404      	adds	r4, #4
  404400:	4423      	add	r3, r4
  404402:	4421      	add	r1, r4
  404404:	f002 0203 	and.w	r2, r2, #3
  404408:	b162      	cbz	r2, 404424 <memmove+0xc0>
  40440a:	3b01      	subs	r3, #1
  40440c:	440a      	add	r2, r1
  40440e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404412:	f803 4f01 	strb.w	r4, [r3, #1]!
  404416:	428a      	cmp	r2, r1
  404418:	d1f9      	bne.n	40440e <memmove+0xaa>
  40441a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40441c:	4603      	mov	r3, r0
  40441e:	e7f3      	b.n	404408 <memmove+0xa4>
  404420:	4603      	mov	r3, r0
  404422:	e7f2      	b.n	40440a <memmove+0xa6>
  404424:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404426:	4672      	mov	r2, lr
  404428:	e7ee      	b.n	404408 <memmove+0xa4>
  40442a:	bf00      	nop

0040442c <__malloc_lock>:
  40442c:	4770      	bx	lr
  40442e:	bf00      	nop

00404430 <__malloc_unlock>:
  404430:	4770      	bx	lr
  404432:	bf00      	nop

00404434 <_realloc_r>:
  404434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404438:	4617      	mov	r7, r2
  40443a:	b083      	sub	sp, #12
  40443c:	2900      	cmp	r1, #0
  40443e:	f000 80c1 	beq.w	4045c4 <_realloc_r+0x190>
  404442:	460e      	mov	r6, r1
  404444:	4681      	mov	r9, r0
  404446:	f107 050b 	add.w	r5, r7, #11
  40444a:	f7ff ffef 	bl	40442c <__malloc_lock>
  40444e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  404452:	2d16      	cmp	r5, #22
  404454:	f02e 0403 	bic.w	r4, lr, #3
  404458:	f1a6 0808 	sub.w	r8, r6, #8
  40445c:	d840      	bhi.n	4044e0 <_realloc_r+0xac>
  40445e:	2210      	movs	r2, #16
  404460:	4615      	mov	r5, r2
  404462:	42af      	cmp	r7, r5
  404464:	d841      	bhi.n	4044ea <_realloc_r+0xb6>
  404466:	4294      	cmp	r4, r2
  404468:	da75      	bge.n	404556 <_realloc_r+0x122>
  40446a:	4bc9      	ldr	r3, [pc, #804]	; (404790 <_realloc_r+0x35c>)
  40446c:	6899      	ldr	r1, [r3, #8]
  40446e:	eb08 0004 	add.w	r0, r8, r4
  404472:	4288      	cmp	r0, r1
  404474:	6841      	ldr	r1, [r0, #4]
  404476:	f000 80d9 	beq.w	40462c <_realloc_r+0x1f8>
  40447a:	f021 0301 	bic.w	r3, r1, #1
  40447e:	4403      	add	r3, r0
  404480:	685b      	ldr	r3, [r3, #4]
  404482:	07db      	lsls	r3, r3, #31
  404484:	d57d      	bpl.n	404582 <_realloc_r+0x14e>
  404486:	f01e 0f01 	tst.w	lr, #1
  40448a:	d035      	beq.n	4044f8 <_realloc_r+0xc4>
  40448c:	4639      	mov	r1, r7
  40448e:	4648      	mov	r0, r9
  404490:	f7ff fbc2 	bl	403c18 <_malloc_r>
  404494:	4607      	mov	r7, r0
  404496:	b1e0      	cbz	r0, 4044d2 <_realloc_r+0x9e>
  404498:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40449c:	f023 0301 	bic.w	r3, r3, #1
  4044a0:	4443      	add	r3, r8
  4044a2:	f1a0 0208 	sub.w	r2, r0, #8
  4044a6:	429a      	cmp	r2, r3
  4044a8:	f000 8144 	beq.w	404734 <_realloc_r+0x300>
  4044ac:	1f22      	subs	r2, r4, #4
  4044ae:	2a24      	cmp	r2, #36	; 0x24
  4044b0:	f200 8131 	bhi.w	404716 <_realloc_r+0x2e2>
  4044b4:	2a13      	cmp	r2, #19
  4044b6:	f200 8104 	bhi.w	4046c2 <_realloc_r+0x28e>
  4044ba:	4603      	mov	r3, r0
  4044bc:	4632      	mov	r2, r6
  4044be:	6811      	ldr	r1, [r2, #0]
  4044c0:	6019      	str	r1, [r3, #0]
  4044c2:	6851      	ldr	r1, [r2, #4]
  4044c4:	6059      	str	r1, [r3, #4]
  4044c6:	6892      	ldr	r2, [r2, #8]
  4044c8:	609a      	str	r2, [r3, #8]
  4044ca:	4631      	mov	r1, r6
  4044cc:	4648      	mov	r0, r9
  4044ce:	f7ff f889 	bl	4035e4 <_free_r>
  4044d2:	4648      	mov	r0, r9
  4044d4:	f7ff ffac 	bl	404430 <__malloc_unlock>
  4044d8:	4638      	mov	r0, r7
  4044da:	b003      	add	sp, #12
  4044dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044e0:	f025 0507 	bic.w	r5, r5, #7
  4044e4:	2d00      	cmp	r5, #0
  4044e6:	462a      	mov	r2, r5
  4044e8:	dabb      	bge.n	404462 <_realloc_r+0x2e>
  4044ea:	230c      	movs	r3, #12
  4044ec:	2000      	movs	r0, #0
  4044ee:	f8c9 3000 	str.w	r3, [r9]
  4044f2:	b003      	add	sp, #12
  4044f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044f8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4044fc:	ebc3 0a08 	rsb	sl, r3, r8
  404500:	f8da 3004 	ldr.w	r3, [sl, #4]
  404504:	f023 0c03 	bic.w	ip, r3, #3
  404508:	eb04 030c 	add.w	r3, r4, ip
  40450c:	4293      	cmp	r3, r2
  40450e:	dbbd      	blt.n	40448c <_realloc_r+0x58>
  404510:	4657      	mov	r7, sl
  404512:	f8da 100c 	ldr.w	r1, [sl, #12]
  404516:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40451a:	1f22      	subs	r2, r4, #4
  40451c:	2a24      	cmp	r2, #36	; 0x24
  40451e:	60c1      	str	r1, [r0, #12]
  404520:	6088      	str	r0, [r1, #8]
  404522:	f200 8117 	bhi.w	404754 <_realloc_r+0x320>
  404526:	2a13      	cmp	r2, #19
  404528:	f240 8112 	bls.w	404750 <_realloc_r+0x31c>
  40452c:	6831      	ldr	r1, [r6, #0]
  40452e:	f8ca 1008 	str.w	r1, [sl, #8]
  404532:	6871      	ldr	r1, [r6, #4]
  404534:	f8ca 100c 	str.w	r1, [sl, #12]
  404538:	2a1b      	cmp	r2, #27
  40453a:	f200 812b 	bhi.w	404794 <_realloc_r+0x360>
  40453e:	3608      	adds	r6, #8
  404540:	f10a 0210 	add.w	r2, sl, #16
  404544:	6831      	ldr	r1, [r6, #0]
  404546:	6011      	str	r1, [r2, #0]
  404548:	6871      	ldr	r1, [r6, #4]
  40454a:	6051      	str	r1, [r2, #4]
  40454c:	68b1      	ldr	r1, [r6, #8]
  40454e:	6091      	str	r1, [r2, #8]
  404550:	463e      	mov	r6, r7
  404552:	461c      	mov	r4, r3
  404554:	46d0      	mov	r8, sl
  404556:	1b63      	subs	r3, r4, r5
  404558:	2b0f      	cmp	r3, #15
  40455a:	d81d      	bhi.n	404598 <_realloc_r+0x164>
  40455c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404560:	f003 0301 	and.w	r3, r3, #1
  404564:	4323      	orrs	r3, r4
  404566:	4444      	add	r4, r8
  404568:	f8c8 3004 	str.w	r3, [r8, #4]
  40456c:	6863      	ldr	r3, [r4, #4]
  40456e:	f043 0301 	orr.w	r3, r3, #1
  404572:	6063      	str	r3, [r4, #4]
  404574:	4648      	mov	r0, r9
  404576:	f7ff ff5b 	bl	404430 <__malloc_unlock>
  40457a:	4630      	mov	r0, r6
  40457c:	b003      	add	sp, #12
  40457e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404582:	f021 0103 	bic.w	r1, r1, #3
  404586:	4421      	add	r1, r4
  404588:	4291      	cmp	r1, r2
  40458a:	db21      	blt.n	4045d0 <_realloc_r+0x19c>
  40458c:	68c3      	ldr	r3, [r0, #12]
  40458e:	6882      	ldr	r2, [r0, #8]
  404590:	460c      	mov	r4, r1
  404592:	60d3      	str	r3, [r2, #12]
  404594:	609a      	str	r2, [r3, #8]
  404596:	e7de      	b.n	404556 <_realloc_r+0x122>
  404598:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40459c:	eb08 0105 	add.w	r1, r8, r5
  4045a0:	f002 0201 	and.w	r2, r2, #1
  4045a4:	4315      	orrs	r5, r2
  4045a6:	f043 0201 	orr.w	r2, r3, #1
  4045aa:	440b      	add	r3, r1
  4045ac:	f8c8 5004 	str.w	r5, [r8, #4]
  4045b0:	604a      	str	r2, [r1, #4]
  4045b2:	685a      	ldr	r2, [r3, #4]
  4045b4:	f042 0201 	orr.w	r2, r2, #1
  4045b8:	3108      	adds	r1, #8
  4045ba:	605a      	str	r2, [r3, #4]
  4045bc:	4648      	mov	r0, r9
  4045be:	f7ff f811 	bl	4035e4 <_free_r>
  4045c2:	e7d7      	b.n	404574 <_realloc_r+0x140>
  4045c4:	4611      	mov	r1, r2
  4045c6:	b003      	add	sp, #12
  4045c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045cc:	f7ff bb24 	b.w	403c18 <_malloc_r>
  4045d0:	f01e 0f01 	tst.w	lr, #1
  4045d4:	f47f af5a 	bne.w	40448c <_realloc_r+0x58>
  4045d8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4045dc:	ebc3 0a08 	rsb	sl, r3, r8
  4045e0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4045e4:	f023 0c03 	bic.w	ip, r3, #3
  4045e8:	eb01 0e0c 	add.w	lr, r1, ip
  4045ec:	4596      	cmp	lr, r2
  4045ee:	db8b      	blt.n	404508 <_realloc_r+0xd4>
  4045f0:	68c3      	ldr	r3, [r0, #12]
  4045f2:	6882      	ldr	r2, [r0, #8]
  4045f4:	4657      	mov	r7, sl
  4045f6:	60d3      	str	r3, [r2, #12]
  4045f8:	609a      	str	r2, [r3, #8]
  4045fa:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4045fe:	f8da 300c 	ldr.w	r3, [sl, #12]
  404602:	60cb      	str	r3, [r1, #12]
  404604:	1f22      	subs	r2, r4, #4
  404606:	2a24      	cmp	r2, #36	; 0x24
  404608:	6099      	str	r1, [r3, #8]
  40460a:	f200 8099 	bhi.w	404740 <_realloc_r+0x30c>
  40460e:	2a13      	cmp	r2, #19
  404610:	d962      	bls.n	4046d8 <_realloc_r+0x2a4>
  404612:	6833      	ldr	r3, [r6, #0]
  404614:	f8ca 3008 	str.w	r3, [sl, #8]
  404618:	6873      	ldr	r3, [r6, #4]
  40461a:	f8ca 300c 	str.w	r3, [sl, #12]
  40461e:	2a1b      	cmp	r2, #27
  404620:	f200 80a0 	bhi.w	404764 <_realloc_r+0x330>
  404624:	3608      	adds	r6, #8
  404626:	f10a 0310 	add.w	r3, sl, #16
  40462a:	e056      	b.n	4046da <_realloc_r+0x2a6>
  40462c:	f021 0b03 	bic.w	fp, r1, #3
  404630:	44a3      	add	fp, r4
  404632:	f105 0010 	add.w	r0, r5, #16
  404636:	4583      	cmp	fp, r0
  404638:	da59      	bge.n	4046ee <_realloc_r+0x2ba>
  40463a:	f01e 0f01 	tst.w	lr, #1
  40463e:	f47f af25 	bne.w	40448c <_realloc_r+0x58>
  404642:	f856 1c08 	ldr.w	r1, [r6, #-8]
  404646:	ebc1 0a08 	rsb	sl, r1, r8
  40464a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40464e:	f021 0c03 	bic.w	ip, r1, #3
  404652:	44e3      	add	fp, ip
  404654:	4558      	cmp	r0, fp
  404656:	f73f af57 	bgt.w	404508 <_realloc_r+0xd4>
  40465a:	4657      	mov	r7, sl
  40465c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404660:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404664:	1f22      	subs	r2, r4, #4
  404666:	2a24      	cmp	r2, #36	; 0x24
  404668:	60c1      	str	r1, [r0, #12]
  40466a:	6088      	str	r0, [r1, #8]
  40466c:	f200 80b4 	bhi.w	4047d8 <_realloc_r+0x3a4>
  404670:	2a13      	cmp	r2, #19
  404672:	f240 80a5 	bls.w	4047c0 <_realloc_r+0x38c>
  404676:	6831      	ldr	r1, [r6, #0]
  404678:	f8ca 1008 	str.w	r1, [sl, #8]
  40467c:	6871      	ldr	r1, [r6, #4]
  40467e:	f8ca 100c 	str.w	r1, [sl, #12]
  404682:	2a1b      	cmp	r2, #27
  404684:	f200 80af 	bhi.w	4047e6 <_realloc_r+0x3b2>
  404688:	3608      	adds	r6, #8
  40468a:	f10a 0210 	add.w	r2, sl, #16
  40468e:	6831      	ldr	r1, [r6, #0]
  404690:	6011      	str	r1, [r2, #0]
  404692:	6871      	ldr	r1, [r6, #4]
  404694:	6051      	str	r1, [r2, #4]
  404696:	68b1      	ldr	r1, [r6, #8]
  404698:	6091      	str	r1, [r2, #8]
  40469a:	eb0a 0105 	add.w	r1, sl, r5
  40469e:	ebc5 020b 	rsb	r2, r5, fp
  4046a2:	f042 0201 	orr.w	r2, r2, #1
  4046a6:	6099      	str	r1, [r3, #8]
  4046a8:	604a      	str	r2, [r1, #4]
  4046aa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4046ae:	f003 0301 	and.w	r3, r3, #1
  4046b2:	431d      	orrs	r5, r3
  4046b4:	4648      	mov	r0, r9
  4046b6:	f8ca 5004 	str.w	r5, [sl, #4]
  4046ba:	f7ff feb9 	bl	404430 <__malloc_unlock>
  4046be:	4638      	mov	r0, r7
  4046c0:	e75c      	b.n	40457c <_realloc_r+0x148>
  4046c2:	6833      	ldr	r3, [r6, #0]
  4046c4:	6003      	str	r3, [r0, #0]
  4046c6:	6873      	ldr	r3, [r6, #4]
  4046c8:	6043      	str	r3, [r0, #4]
  4046ca:	2a1b      	cmp	r2, #27
  4046cc:	d827      	bhi.n	40471e <_realloc_r+0x2ea>
  4046ce:	f100 0308 	add.w	r3, r0, #8
  4046d2:	f106 0208 	add.w	r2, r6, #8
  4046d6:	e6f2      	b.n	4044be <_realloc_r+0x8a>
  4046d8:	463b      	mov	r3, r7
  4046da:	6832      	ldr	r2, [r6, #0]
  4046dc:	601a      	str	r2, [r3, #0]
  4046de:	6872      	ldr	r2, [r6, #4]
  4046e0:	605a      	str	r2, [r3, #4]
  4046e2:	68b2      	ldr	r2, [r6, #8]
  4046e4:	609a      	str	r2, [r3, #8]
  4046e6:	463e      	mov	r6, r7
  4046e8:	4674      	mov	r4, lr
  4046ea:	46d0      	mov	r8, sl
  4046ec:	e733      	b.n	404556 <_realloc_r+0x122>
  4046ee:	eb08 0105 	add.w	r1, r8, r5
  4046f2:	ebc5 0b0b 	rsb	fp, r5, fp
  4046f6:	f04b 0201 	orr.w	r2, fp, #1
  4046fa:	6099      	str	r1, [r3, #8]
  4046fc:	604a      	str	r2, [r1, #4]
  4046fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404702:	f003 0301 	and.w	r3, r3, #1
  404706:	431d      	orrs	r5, r3
  404708:	4648      	mov	r0, r9
  40470a:	f846 5c04 	str.w	r5, [r6, #-4]
  40470e:	f7ff fe8f 	bl	404430 <__malloc_unlock>
  404712:	4630      	mov	r0, r6
  404714:	e732      	b.n	40457c <_realloc_r+0x148>
  404716:	4631      	mov	r1, r6
  404718:	f7ff fe24 	bl	404364 <memmove>
  40471c:	e6d5      	b.n	4044ca <_realloc_r+0x96>
  40471e:	68b3      	ldr	r3, [r6, #8]
  404720:	6083      	str	r3, [r0, #8]
  404722:	68f3      	ldr	r3, [r6, #12]
  404724:	60c3      	str	r3, [r0, #12]
  404726:	2a24      	cmp	r2, #36	; 0x24
  404728:	d028      	beq.n	40477c <_realloc_r+0x348>
  40472a:	f100 0310 	add.w	r3, r0, #16
  40472e:	f106 0210 	add.w	r2, r6, #16
  404732:	e6c4      	b.n	4044be <_realloc_r+0x8a>
  404734:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404738:	f023 0303 	bic.w	r3, r3, #3
  40473c:	441c      	add	r4, r3
  40473e:	e70a      	b.n	404556 <_realloc_r+0x122>
  404740:	4631      	mov	r1, r6
  404742:	4638      	mov	r0, r7
  404744:	4674      	mov	r4, lr
  404746:	46d0      	mov	r8, sl
  404748:	f7ff fe0c 	bl	404364 <memmove>
  40474c:	463e      	mov	r6, r7
  40474e:	e702      	b.n	404556 <_realloc_r+0x122>
  404750:	463a      	mov	r2, r7
  404752:	e6f7      	b.n	404544 <_realloc_r+0x110>
  404754:	4631      	mov	r1, r6
  404756:	4638      	mov	r0, r7
  404758:	461c      	mov	r4, r3
  40475a:	46d0      	mov	r8, sl
  40475c:	f7ff fe02 	bl	404364 <memmove>
  404760:	463e      	mov	r6, r7
  404762:	e6f8      	b.n	404556 <_realloc_r+0x122>
  404764:	68b3      	ldr	r3, [r6, #8]
  404766:	f8ca 3010 	str.w	r3, [sl, #16]
  40476a:	68f3      	ldr	r3, [r6, #12]
  40476c:	f8ca 3014 	str.w	r3, [sl, #20]
  404770:	2a24      	cmp	r2, #36	; 0x24
  404772:	d01b      	beq.n	4047ac <_realloc_r+0x378>
  404774:	3610      	adds	r6, #16
  404776:	f10a 0318 	add.w	r3, sl, #24
  40477a:	e7ae      	b.n	4046da <_realloc_r+0x2a6>
  40477c:	6933      	ldr	r3, [r6, #16]
  40477e:	6103      	str	r3, [r0, #16]
  404780:	6973      	ldr	r3, [r6, #20]
  404782:	6143      	str	r3, [r0, #20]
  404784:	f106 0218 	add.w	r2, r6, #24
  404788:	f100 0318 	add.w	r3, r0, #24
  40478c:	e697      	b.n	4044be <_realloc_r+0x8a>
  40478e:	bf00      	nop
  404790:	20400468 	.word	0x20400468
  404794:	68b1      	ldr	r1, [r6, #8]
  404796:	f8ca 1010 	str.w	r1, [sl, #16]
  40479a:	68f1      	ldr	r1, [r6, #12]
  40479c:	f8ca 1014 	str.w	r1, [sl, #20]
  4047a0:	2a24      	cmp	r2, #36	; 0x24
  4047a2:	d00f      	beq.n	4047c4 <_realloc_r+0x390>
  4047a4:	3610      	adds	r6, #16
  4047a6:	f10a 0218 	add.w	r2, sl, #24
  4047aa:	e6cb      	b.n	404544 <_realloc_r+0x110>
  4047ac:	6933      	ldr	r3, [r6, #16]
  4047ae:	f8ca 3018 	str.w	r3, [sl, #24]
  4047b2:	6973      	ldr	r3, [r6, #20]
  4047b4:	f8ca 301c 	str.w	r3, [sl, #28]
  4047b8:	3618      	adds	r6, #24
  4047ba:	f10a 0320 	add.w	r3, sl, #32
  4047be:	e78c      	b.n	4046da <_realloc_r+0x2a6>
  4047c0:	463a      	mov	r2, r7
  4047c2:	e764      	b.n	40468e <_realloc_r+0x25a>
  4047c4:	6932      	ldr	r2, [r6, #16]
  4047c6:	f8ca 2018 	str.w	r2, [sl, #24]
  4047ca:	6972      	ldr	r2, [r6, #20]
  4047cc:	f8ca 201c 	str.w	r2, [sl, #28]
  4047d0:	3618      	adds	r6, #24
  4047d2:	f10a 0220 	add.w	r2, sl, #32
  4047d6:	e6b5      	b.n	404544 <_realloc_r+0x110>
  4047d8:	4631      	mov	r1, r6
  4047da:	4638      	mov	r0, r7
  4047dc:	9301      	str	r3, [sp, #4]
  4047de:	f7ff fdc1 	bl	404364 <memmove>
  4047e2:	9b01      	ldr	r3, [sp, #4]
  4047e4:	e759      	b.n	40469a <_realloc_r+0x266>
  4047e6:	68b1      	ldr	r1, [r6, #8]
  4047e8:	f8ca 1010 	str.w	r1, [sl, #16]
  4047ec:	68f1      	ldr	r1, [r6, #12]
  4047ee:	f8ca 1014 	str.w	r1, [sl, #20]
  4047f2:	2a24      	cmp	r2, #36	; 0x24
  4047f4:	d003      	beq.n	4047fe <_realloc_r+0x3ca>
  4047f6:	3610      	adds	r6, #16
  4047f8:	f10a 0218 	add.w	r2, sl, #24
  4047fc:	e747      	b.n	40468e <_realloc_r+0x25a>
  4047fe:	6932      	ldr	r2, [r6, #16]
  404800:	f8ca 2018 	str.w	r2, [sl, #24]
  404804:	6972      	ldr	r2, [r6, #20]
  404806:	f8ca 201c 	str.w	r2, [sl, #28]
  40480a:	3618      	adds	r6, #24
  40480c:	f10a 0220 	add.w	r2, sl, #32
  404810:	e73d      	b.n	40468e <_realloc_r+0x25a>
  404812:	bf00      	nop

00404814 <_sbrk_r>:
  404814:	b538      	push	{r3, r4, r5, lr}
  404816:	4c07      	ldr	r4, [pc, #28]	; (404834 <_sbrk_r+0x20>)
  404818:	2300      	movs	r3, #0
  40481a:	4605      	mov	r5, r0
  40481c:	4608      	mov	r0, r1
  40481e:	6023      	str	r3, [r4, #0]
  404820:	f7fc fd74 	bl	40130c <_sbrk>
  404824:	1c43      	adds	r3, r0, #1
  404826:	d000      	beq.n	40482a <_sbrk_r+0x16>
  404828:	bd38      	pop	{r3, r4, r5, pc}
  40482a:	6823      	ldr	r3, [r4, #0]
  40482c:	2b00      	cmp	r3, #0
  40482e:	d0fb      	beq.n	404828 <_sbrk_r+0x14>
  404830:	602b      	str	r3, [r5, #0]
  404832:	bd38      	pop	{r3, r4, r5, pc}
  404834:	20400a18 	.word	0x20400a18

00404838 <__sread>:
  404838:	b510      	push	{r4, lr}
  40483a:	460c      	mov	r4, r1
  40483c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404840:	f000 fa32 	bl	404ca8 <_read_r>
  404844:	2800      	cmp	r0, #0
  404846:	db03      	blt.n	404850 <__sread+0x18>
  404848:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40484a:	4403      	add	r3, r0
  40484c:	6523      	str	r3, [r4, #80]	; 0x50
  40484e:	bd10      	pop	{r4, pc}
  404850:	89a3      	ldrh	r3, [r4, #12]
  404852:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404856:	81a3      	strh	r3, [r4, #12]
  404858:	bd10      	pop	{r4, pc}
  40485a:	bf00      	nop

0040485c <__swrite>:
  40485c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404860:	4616      	mov	r6, r2
  404862:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404866:	461f      	mov	r7, r3
  404868:	05d3      	lsls	r3, r2, #23
  40486a:	460c      	mov	r4, r1
  40486c:	4605      	mov	r5, r0
  40486e:	d507      	bpl.n	404880 <__swrite+0x24>
  404870:	2200      	movs	r2, #0
  404872:	2302      	movs	r3, #2
  404874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404878:	f000 fa00 	bl	404c7c <_lseek_r>
  40487c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404880:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404884:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404888:	81a2      	strh	r2, [r4, #12]
  40488a:	463b      	mov	r3, r7
  40488c:	4632      	mov	r2, r6
  40488e:	4628      	mov	r0, r5
  404890:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404894:	f000 b910 	b.w	404ab8 <_write_r>

00404898 <__sseek>:
  404898:	b510      	push	{r4, lr}
  40489a:	460c      	mov	r4, r1
  40489c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4048a0:	f000 f9ec 	bl	404c7c <_lseek_r>
  4048a4:	89a3      	ldrh	r3, [r4, #12]
  4048a6:	1c42      	adds	r2, r0, #1
  4048a8:	bf0e      	itee	eq
  4048aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4048ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4048b2:	6520      	strne	r0, [r4, #80]	; 0x50
  4048b4:	81a3      	strh	r3, [r4, #12]
  4048b6:	bd10      	pop	{r4, pc}

004048b8 <__sclose>:
  4048b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4048bc:	f000 b964 	b.w	404b88 <_close_r>

004048c0 <strlen>:
  4048c0:	f890 f000 	pld	[r0]
  4048c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4048c8:	f020 0107 	bic.w	r1, r0, #7
  4048cc:	f06f 0c00 	mvn.w	ip, #0
  4048d0:	f010 0407 	ands.w	r4, r0, #7
  4048d4:	f891 f020 	pld	[r1, #32]
  4048d8:	f040 8049 	bne.w	40496e <strlen+0xae>
  4048dc:	f04f 0400 	mov.w	r4, #0
  4048e0:	f06f 0007 	mvn.w	r0, #7
  4048e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4048e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4048ec:	f100 0008 	add.w	r0, r0, #8
  4048f0:	fa82 f24c 	uadd8	r2, r2, ip
  4048f4:	faa4 f28c 	sel	r2, r4, ip
  4048f8:	fa83 f34c 	uadd8	r3, r3, ip
  4048fc:	faa2 f38c 	sel	r3, r2, ip
  404900:	bb4b      	cbnz	r3, 404956 <strlen+0x96>
  404902:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404906:	fa82 f24c 	uadd8	r2, r2, ip
  40490a:	f100 0008 	add.w	r0, r0, #8
  40490e:	faa4 f28c 	sel	r2, r4, ip
  404912:	fa83 f34c 	uadd8	r3, r3, ip
  404916:	faa2 f38c 	sel	r3, r2, ip
  40491a:	b9e3      	cbnz	r3, 404956 <strlen+0x96>
  40491c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404920:	fa82 f24c 	uadd8	r2, r2, ip
  404924:	f100 0008 	add.w	r0, r0, #8
  404928:	faa4 f28c 	sel	r2, r4, ip
  40492c:	fa83 f34c 	uadd8	r3, r3, ip
  404930:	faa2 f38c 	sel	r3, r2, ip
  404934:	b97b      	cbnz	r3, 404956 <strlen+0x96>
  404936:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40493a:	f101 0120 	add.w	r1, r1, #32
  40493e:	fa82 f24c 	uadd8	r2, r2, ip
  404942:	f100 0008 	add.w	r0, r0, #8
  404946:	faa4 f28c 	sel	r2, r4, ip
  40494a:	fa83 f34c 	uadd8	r3, r3, ip
  40494e:	faa2 f38c 	sel	r3, r2, ip
  404952:	2b00      	cmp	r3, #0
  404954:	d0c6      	beq.n	4048e4 <strlen+0x24>
  404956:	2a00      	cmp	r2, #0
  404958:	bf04      	itt	eq
  40495a:	3004      	addeq	r0, #4
  40495c:	461a      	moveq	r2, r3
  40495e:	ba12      	rev	r2, r2
  404960:	fab2 f282 	clz	r2, r2
  404964:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404968:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40496c:	4770      	bx	lr
  40496e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404972:	f004 0503 	and.w	r5, r4, #3
  404976:	f1c4 0000 	rsb	r0, r4, #0
  40497a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40497e:	f014 0f04 	tst.w	r4, #4
  404982:	f891 f040 	pld	[r1, #64]	; 0x40
  404986:	fa0c f505 	lsl.w	r5, ip, r5
  40498a:	ea62 0205 	orn	r2, r2, r5
  40498e:	bf1c      	itt	ne
  404990:	ea63 0305 	ornne	r3, r3, r5
  404994:	4662      	movne	r2, ip
  404996:	f04f 0400 	mov.w	r4, #0
  40499a:	e7a9      	b.n	4048f0 <strlen+0x30>

0040499c <__swbuf_r>:
  40499c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40499e:	460e      	mov	r6, r1
  4049a0:	4614      	mov	r4, r2
  4049a2:	4607      	mov	r7, r0
  4049a4:	b110      	cbz	r0, 4049ac <__swbuf_r+0x10>
  4049a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4049a8:	2b00      	cmp	r3, #0
  4049aa:	d04a      	beq.n	404a42 <__swbuf_r+0xa6>
  4049ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4049b0:	69a3      	ldr	r3, [r4, #24]
  4049b2:	60a3      	str	r3, [r4, #8]
  4049b4:	b291      	uxth	r1, r2
  4049b6:	0708      	lsls	r0, r1, #28
  4049b8:	d538      	bpl.n	404a2c <__swbuf_r+0x90>
  4049ba:	6923      	ldr	r3, [r4, #16]
  4049bc:	2b00      	cmp	r3, #0
  4049be:	d035      	beq.n	404a2c <__swbuf_r+0x90>
  4049c0:	0489      	lsls	r1, r1, #18
  4049c2:	b2f5      	uxtb	r5, r6
  4049c4:	d515      	bpl.n	4049f2 <__swbuf_r+0x56>
  4049c6:	6822      	ldr	r2, [r4, #0]
  4049c8:	6961      	ldr	r1, [r4, #20]
  4049ca:	1ad3      	subs	r3, r2, r3
  4049cc:	428b      	cmp	r3, r1
  4049ce:	da1c      	bge.n	404a0a <__swbuf_r+0x6e>
  4049d0:	3301      	adds	r3, #1
  4049d2:	68a1      	ldr	r1, [r4, #8]
  4049d4:	1c50      	adds	r0, r2, #1
  4049d6:	3901      	subs	r1, #1
  4049d8:	60a1      	str	r1, [r4, #8]
  4049da:	6020      	str	r0, [r4, #0]
  4049dc:	7016      	strb	r6, [r2, #0]
  4049de:	6962      	ldr	r2, [r4, #20]
  4049e0:	429a      	cmp	r2, r3
  4049e2:	d01a      	beq.n	404a1a <__swbuf_r+0x7e>
  4049e4:	89a3      	ldrh	r3, [r4, #12]
  4049e6:	07db      	lsls	r3, r3, #31
  4049e8:	d501      	bpl.n	4049ee <__swbuf_r+0x52>
  4049ea:	2d0a      	cmp	r5, #10
  4049ec:	d015      	beq.n	404a1a <__swbuf_r+0x7e>
  4049ee:	4628      	mov	r0, r5
  4049f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4049f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4049f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4049f8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4049fc:	81a2      	strh	r2, [r4, #12]
  4049fe:	6822      	ldr	r2, [r4, #0]
  404a00:	6661      	str	r1, [r4, #100]	; 0x64
  404a02:	6961      	ldr	r1, [r4, #20]
  404a04:	1ad3      	subs	r3, r2, r3
  404a06:	428b      	cmp	r3, r1
  404a08:	dbe2      	blt.n	4049d0 <__swbuf_r+0x34>
  404a0a:	4621      	mov	r1, r4
  404a0c:	4638      	mov	r0, r7
  404a0e:	f7fe fc8b 	bl	403328 <_fflush_r>
  404a12:	b940      	cbnz	r0, 404a26 <__swbuf_r+0x8a>
  404a14:	6822      	ldr	r2, [r4, #0]
  404a16:	2301      	movs	r3, #1
  404a18:	e7db      	b.n	4049d2 <__swbuf_r+0x36>
  404a1a:	4621      	mov	r1, r4
  404a1c:	4638      	mov	r0, r7
  404a1e:	f7fe fc83 	bl	403328 <_fflush_r>
  404a22:	2800      	cmp	r0, #0
  404a24:	d0e3      	beq.n	4049ee <__swbuf_r+0x52>
  404a26:	f04f 30ff 	mov.w	r0, #4294967295
  404a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404a2c:	4621      	mov	r1, r4
  404a2e:	4638      	mov	r0, r7
  404a30:	f7fe fb62 	bl	4030f8 <__swsetup_r>
  404a34:	2800      	cmp	r0, #0
  404a36:	d1f6      	bne.n	404a26 <__swbuf_r+0x8a>
  404a38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404a3c:	6923      	ldr	r3, [r4, #16]
  404a3e:	b291      	uxth	r1, r2
  404a40:	e7be      	b.n	4049c0 <__swbuf_r+0x24>
  404a42:	f7fe fd05 	bl	403450 <__sinit>
  404a46:	e7b1      	b.n	4049ac <__swbuf_r+0x10>

00404a48 <_wcrtomb_r>:
  404a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a4c:	4605      	mov	r5, r0
  404a4e:	b086      	sub	sp, #24
  404a50:	461e      	mov	r6, r3
  404a52:	460c      	mov	r4, r1
  404a54:	b1a1      	cbz	r1, 404a80 <_wcrtomb_r+0x38>
  404a56:	4b10      	ldr	r3, [pc, #64]	; (404a98 <_wcrtomb_r+0x50>)
  404a58:	4617      	mov	r7, r2
  404a5a:	f8d3 8000 	ldr.w	r8, [r3]
  404a5e:	f7ff f855 	bl	403b0c <__locale_charset>
  404a62:	9600      	str	r6, [sp, #0]
  404a64:	4603      	mov	r3, r0
  404a66:	463a      	mov	r2, r7
  404a68:	4621      	mov	r1, r4
  404a6a:	4628      	mov	r0, r5
  404a6c:	47c0      	blx	r8
  404a6e:	1c43      	adds	r3, r0, #1
  404a70:	d103      	bne.n	404a7a <_wcrtomb_r+0x32>
  404a72:	2200      	movs	r2, #0
  404a74:	238a      	movs	r3, #138	; 0x8a
  404a76:	6032      	str	r2, [r6, #0]
  404a78:	602b      	str	r3, [r5, #0]
  404a7a:	b006      	add	sp, #24
  404a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a80:	4b05      	ldr	r3, [pc, #20]	; (404a98 <_wcrtomb_r+0x50>)
  404a82:	681f      	ldr	r7, [r3, #0]
  404a84:	f7ff f842 	bl	403b0c <__locale_charset>
  404a88:	9600      	str	r6, [sp, #0]
  404a8a:	4603      	mov	r3, r0
  404a8c:	4622      	mov	r2, r4
  404a8e:	a903      	add	r1, sp, #12
  404a90:	4628      	mov	r0, r5
  404a92:	47b8      	blx	r7
  404a94:	e7eb      	b.n	404a6e <_wcrtomb_r+0x26>
  404a96:	bf00      	nop
  404a98:	20400878 	.word	0x20400878

00404a9c <__ascii_wctomb>:
  404a9c:	b121      	cbz	r1, 404aa8 <__ascii_wctomb+0xc>
  404a9e:	2aff      	cmp	r2, #255	; 0xff
  404aa0:	d804      	bhi.n	404aac <__ascii_wctomb+0x10>
  404aa2:	700a      	strb	r2, [r1, #0]
  404aa4:	2001      	movs	r0, #1
  404aa6:	4770      	bx	lr
  404aa8:	4608      	mov	r0, r1
  404aaa:	4770      	bx	lr
  404aac:	238a      	movs	r3, #138	; 0x8a
  404aae:	6003      	str	r3, [r0, #0]
  404ab0:	f04f 30ff 	mov.w	r0, #4294967295
  404ab4:	4770      	bx	lr
  404ab6:	bf00      	nop

00404ab8 <_write_r>:
  404ab8:	b570      	push	{r4, r5, r6, lr}
  404aba:	460d      	mov	r5, r1
  404abc:	4c08      	ldr	r4, [pc, #32]	; (404ae0 <_write_r+0x28>)
  404abe:	4611      	mov	r1, r2
  404ac0:	4606      	mov	r6, r0
  404ac2:	461a      	mov	r2, r3
  404ac4:	4628      	mov	r0, r5
  404ac6:	2300      	movs	r3, #0
  404ac8:	6023      	str	r3, [r4, #0]
  404aca:	f7fb fd4f 	bl	40056c <_write>
  404ace:	1c43      	adds	r3, r0, #1
  404ad0:	d000      	beq.n	404ad4 <_write_r+0x1c>
  404ad2:	bd70      	pop	{r4, r5, r6, pc}
  404ad4:	6823      	ldr	r3, [r4, #0]
  404ad6:	2b00      	cmp	r3, #0
  404ad8:	d0fb      	beq.n	404ad2 <_write_r+0x1a>
  404ada:	6033      	str	r3, [r6, #0]
  404adc:	bd70      	pop	{r4, r5, r6, pc}
  404ade:	bf00      	nop
  404ae0:	20400a18 	.word	0x20400a18

00404ae4 <__register_exitproc>:
  404ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404ae8:	4c25      	ldr	r4, [pc, #148]	; (404b80 <__register_exitproc+0x9c>)
  404aea:	6825      	ldr	r5, [r4, #0]
  404aec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404af0:	4606      	mov	r6, r0
  404af2:	4688      	mov	r8, r1
  404af4:	4692      	mov	sl, r2
  404af6:	4699      	mov	r9, r3
  404af8:	b3c4      	cbz	r4, 404b6c <__register_exitproc+0x88>
  404afa:	6860      	ldr	r0, [r4, #4]
  404afc:	281f      	cmp	r0, #31
  404afe:	dc17      	bgt.n	404b30 <__register_exitproc+0x4c>
  404b00:	1c43      	adds	r3, r0, #1
  404b02:	b176      	cbz	r6, 404b22 <__register_exitproc+0x3e>
  404b04:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404b08:	2201      	movs	r2, #1
  404b0a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404b0e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404b12:	4082      	lsls	r2, r0
  404b14:	4311      	orrs	r1, r2
  404b16:	2e02      	cmp	r6, #2
  404b18:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404b1c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404b20:	d01e      	beq.n	404b60 <__register_exitproc+0x7c>
  404b22:	3002      	adds	r0, #2
  404b24:	6063      	str	r3, [r4, #4]
  404b26:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404b2a:	2000      	movs	r0, #0
  404b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404b30:	4b14      	ldr	r3, [pc, #80]	; (404b84 <__register_exitproc+0xa0>)
  404b32:	b303      	cbz	r3, 404b76 <__register_exitproc+0x92>
  404b34:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404b38:	f7ff f866 	bl	403c08 <malloc>
  404b3c:	4604      	mov	r4, r0
  404b3e:	b1d0      	cbz	r0, 404b76 <__register_exitproc+0x92>
  404b40:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404b44:	2700      	movs	r7, #0
  404b46:	e880 0088 	stmia.w	r0, {r3, r7}
  404b4a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404b4e:	4638      	mov	r0, r7
  404b50:	2301      	movs	r3, #1
  404b52:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404b56:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404b5a:	2e00      	cmp	r6, #0
  404b5c:	d0e1      	beq.n	404b22 <__register_exitproc+0x3e>
  404b5e:	e7d1      	b.n	404b04 <__register_exitproc+0x20>
  404b60:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404b64:	430a      	orrs	r2, r1
  404b66:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404b6a:	e7da      	b.n	404b22 <__register_exitproc+0x3e>
  404b6c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404b70:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404b74:	e7c1      	b.n	404afa <__register_exitproc+0x16>
  404b76:	f04f 30ff 	mov.w	r0, #4294967295
  404b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404b7e:	bf00      	nop
  404b80:	00404d10 	.word	0x00404d10
  404b84:	00403c09 	.word	0x00403c09

00404b88 <_close_r>:
  404b88:	b538      	push	{r3, r4, r5, lr}
  404b8a:	4c07      	ldr	r4, [pc, #28]	; (404ba8 <_close_r+0x20>)
  404b8c:	2300      	movs	r3, #0
  404b8e:	4605      	mov	r5, r0
  404b90:	4608      	mov	r0, r1
  404b92:	6023      	str	r3, [r4, #0]
  404b94:	f7fc fbe6 	bl	401364 <_close>
  404b98:	1c43      	adds	r3, r0, #1
  404b9a:	d000      	beq.n	404b9e <_close_r+0x16>
  404b9c:	bd38      	pop	{r3, r4, r5, pc}
  404b9e:	6823      	ldr	r3, [r4, #0]
  404ba0:	2b00      	cmp	r3, #0
  404ba2:	d0fb      	beq.n	404b9c <_close_r+0x14>
  404ba4:	602b      	str	r3, [r5, #0]
  404ba6:	bd38      	pop	{r3, r4, r5, pc}
  404ba8:	20400a18 	.word	0x20400a18

00404bac <_fclose_r>:
  404bac:	2900      	cmp	r1, #0
  404bae:	d03d      	beq.n	404c2c <_fclose_r+0x80>
  404bb0:	b570      	push	{r4, r5, r6, lr}
  404bb2:	4605      	mov	r5, r0
  404bb4:	460c      	mov	r4, r1
  404bb6:	b108      	cbz	r0, 404bbc <_fclose_r+0x10>
  404bb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404bba:	b37b      	cbz	r3, 404c1c <_fclose_r+0x70>
  404bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404bc0:	b90b      	cbnz	r3, 404bc6 <_fclose_r+0x1a>
  404bc2:	2000      	movs	r0, #0
  404bc4:	bd70      	pop	{r4, r5, r6, pc}
  404bc6:	4621      	mov	r1, r4
  404bc8:	4628      	mov	r0, r5
  404bca:	f7fe fb09 	bl	4031e0 <__sflush_r>
  404bce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404bd0:	4606      	mov	r6, r0
  404bd2:	b133      	cbz	r3, 404be2 <_fclose_r+0x36>
  404bd4:	69e1      	ldr	r1, [r4, #28]
  404bd6:	4628      	mov	r0, r5
  404bd8:	4798      	blx	r3
  404bda:	2800      	cmp	r0, #0
  404bdc:	bfb8      	it	lt
  404bde:	f04f 36ff 	movlt.w	r6, #4294967295
  404be2:	89a3      	ldrh	r3, [r4, #12]
  404be4:	061b      	lsls	r3, r3, #24
  404be6:	d41c      	bmi.n	404c22 <_fclose_r+0x76>
  404be8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404bea:	b141      	cbz	r1, 404bfe <_fclose_r+0x52>
  404bec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404bf0:	4299      	cmp	r1, r3
  404bf2:	d002      	beq.n	404bfa <_fclose_r+0x4e>
  404bf4:	4628      	mov	r0, r5
  404bf6:	f7fe fcf5 	bl	4035e4 <_free_r>
  404bfa:	2300      	movs	r3, #0
  404bfc:	6323      	str	r3, [r4, #48]	; 0x30
  404bfe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404c00:	b121      	cbz	r1, 404c0c <_fclose_r+0x60>
  404c02:	4628      	mov	r0, r5
  404c04:	f7fe fcee 	bl	4035e4 <_free_r>
  404c08:	2300      	movs	r3, #0
  404c0a:	6463      	str	r3, [r4, #68]	; 0x44
  404c0c:	f7fe fc26 	bl	40345c <__sfp_lock_acquire>
  404c10:	2300      	movs	r3, #0
  404c12:	81a3      	strh	r3, [r4, #12]
  404c14:	f7fe fc24 	bl	403460 <__sfp_lock_release>
  404c18:	4630      	mov	r0, r6
  404c1a:	bd70      	pop	{r4, r5, r6, pc}
  404c1c:	f7fe fc18 	bl	403450 <__sinit>
  404c20:	e7cc      	b.n	404bbc <_fclose_r+0x10>
  404c22:	6921      	ldr	r1, [r4, #16]
  404c24:	4628      	mov	r0, r5
  404c26:	f7fe fcdd 	bl	4035e4 <_free_r>
  404c2a:	e7dd      	b.n	404be8 <_fclose_r+0x3c>
  404c2c:	2000      	movs	r0, #0
  404c2e:	4770      	bx	lr

00404c30 <_fstat_r>:
  404c30:	b538      	push	{r3, r4, r5, lr}
  404c32:	460b      	mov	r3, r1
  404c34:	4c07      	ldr	r4, [pc, #28]	; (404c54 <_fstat_r+0x24>)
  404c36:	4605      	mov	r5, r0
  404c38:	4611      	mov	r1, r2
  404c3a:	4618      	mov	r0, r3
  404c3c:	2300      	movs	r3, #0
  404c3e:	6023      	str	r3, [r4, #0]
  404c40:	f7fc fb9c 	bl	40137c <_fstat>
  404c44:	1c43      	adds	r3, r0, #1
  404c46:	d000      	beq.n	404c4a <_fstat_r+0x1a>
  404c48:	bd38      	pop	{r3, r4, r5, pc}
  404c4a:	6823      	ldr	r3, [r4, #0]
  404c4c:	2b00      	cmp	r3, #0
  404c4e:	d0fb      	beq.n	404c48 <_fstat_r+0x18>
  404c50:	602b      	str	r3, [r5, #0]
  404c52:	bd38      	pop	{r3, r4, r5, pc}
  404c54:	20400a18 	.word	0x20400a18

00404c58 <_isatty_r>:
  404c58:	b538      	push	{r3, r4, r5, lr}
  404c5a:	4c07      	ldr	r4, [pc, #28]	; (404c78 <_isatty_r+0x20>)
  404c5c:	2300      	movs	r3, #0
  404c5e:	4605      	mov	r5, r0
  404c60:	4608      	mov	r0, r1
  404c62:	6023      	str	r3, [r4, #0]
  404c64:	f7fc fb9a 	bl	40139c <_isatty>
  404c68:	1c43      	adds	r3, r0, #1
  404c6a:	d000      	beq.n	404c6e <_isatty_r+0x16>
  404c6c:	bd38      	pop	{r3, r4, r5, pc}
  404c6e:	6823      	ldr	r3, [r4, #0]
  404c70:	2b00      	cmp	r3, #0
  404c72:	d0fb      	beq.n	404c6c <_isatty_r+0x14>
  404c74:	602b      	str	r3, [r5, #0]
  404c76:	bd38      	pop	{r3, r4, r5, pc}
  404c78:	20400a18 	.word	0x20400a18

00404c7c <_lseek_r>:
  404c7c:	b570      	push	{r4, r5, r6, lr}
  404c7e:	460d      	mov	r5, r1
  404c80:	4c08      	ldr	r4, [pc, #32]	; (404ca4 <_lseek_r+0x28>)
  404c82:	4611      	mov	r1, r2
  404c84:	4606      	mov	r6, r0
  404c86:	461a      	mov	r2, r3
  404c88:	4628      	mov	r0, r5
  404c8a:	2300      	movs	r3, #0
  404c8c:	6023      	str	r3, [r4, #0]
  404c8e:	f7fc fb91 	bl	4013b4 <_lseek>
  404c92:	1c43      	adds	r3, r0, #1
  404c94:	d000      	beq.n	404c98 <_lseek_r+0x1c>
  404c96:	bd70      	pop	{r4, r5, r6, pc}
  404c98:	6823      	ldr	r3, [r4, #0]
  404c9a:	2b00      	cmp	r3, #0
  404c9c:	d0fb      	beq.n	404c96 <_lseek_r+0x1a>
  404c9e:	6033      	str	r3, [r6, #0]
  404ca0:	bd70      	pop	{r4, r5, r6, pc}
  404ca2:	bf00      	nop
  404ca4:	20400a18 	.word	0x20400a18

00404ca8 <_read_r>:
  404ca8:	b570      	push	{r4, r5, r6, lr}
  404caa:	460d      	mov	r5, r1
  404cac:	4c08      	ldr	r4, [pc, #32]	; (404cd0 <_read_r+0x28>)
  404cae:	4611      	mov	r1, r2
  404cb0:	4606      	mov	r6, r0
  404cb2:	461a      	mov	r2, r3
  404cb4:	4628      	mov	r0, r5
  404cb6:	2300      	movs	r3, #0
  404cb8:	6023      	str	r3, [r4, #0]
  404cba:	f7fb fc2d 	bl	400518 <_read>
  404cbe:	1c43      	adds	r3, r0, #1
  404cc0:	d000      	beq.n	404cc4 <_read_r+0x1c>
  404cc2:	bd70      	pop	{r4, r5, r6, pc}
  404cc4:	6823      	ldr	r3, [r4, #0]
  404cc6:	2b00      	cmp	r3, #0
  404cc8:	d0fb      	beq.n	404cc2 <_read_r+0x1a>
  404cca:	6033      	str	r3, [r6, #0]
  404ccc:	bd70      	pop	{r4, r5, r6, pc}
  404cce:	bf00      	nop
  404cd0:	20400a18 	.word	0x20400a18
  404cd4:	0001c200 	.word	0x0001c200
  404cd8:	000000c0 	.word	0x000000c0
  404cdc:	00000800 	.word	0x00000800
  404ce0:	00000000 	.word	0x00000000
  404ce4:	4d2b5441 	.word	0x4d2b5441
  404ce8:	3145444f 	.word	0x3145444f
  404cec:	00000a0d 	.word	0x00000a0d
  404cf0:	432b5441 	.word	0x432b5441
  404cf4:	38414e4f 	.word	0x38414e4f
  404cf8:	41364231 	.word	0x41364231
  404cfc:	42344241 	.word	0x42344241
  404d00:	00003638 	.word	0x00003638
  404d04:	0a206425 	.word	0x0a206425
  404d08:	00000000 	.word	0x00000000
  404d0c:	00000043 	.word	0x00000043

00404d10 <_global_impure_ptr>:
  404d10:	20400018                                ..@ 

00404d14 <zeroes.6993>:
  404d14:	30303030 30303030 30303030 30303030     0000000000000000
  404d24:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404d34:	00000000 33323130 37363534 62613938     ....0123456789ab
  404d44:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404d54 <blanks.6992>:
  404d54:	20202020 20202020 20202020 20202020                     

00404d64 <_init>:
  404d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d66:	bf00      	nop
  404d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404d6a:	bc08      	pop	{r3}
  404d6c:	469e      	mov	lr, r3
  404d6e:	4770      	bx	lr

00404d70 <__init_array_start>:
  404d70:	004031c1 	.word	0x004031c1

00404d74 <__frame_dummy_init_array_entry>:
  404d74:	00400165                                e.@.

00404d78 <_fini>:
  404d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d7a:	bf00      	nop
  404d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404d7e:	bc08      	pop	{r3}
  404d80:	469e      	mov	lr, r3
  404d82:	4770      	bx	lr

00404d84 <__fini_array_start>:
  404d84:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	4d0c 0040 0000 0000 0000 0000 0000 0000     .M@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lc_ctype_charset>:
20400444:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20400464 <__mb_cur_max>:
20400464:	0001 0000                                   ....

20400468 <__malloc_av_>:
	...
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 

20400870 <__malloc_trim_threshold>:
20400870:	0000 0002                                   ....

20400874 <__malloc_sbrk_base>:
20400874:	ffff ffff                                   ....

20400878 <__wctomb>:
20400878:	4a9d 0040                                   .J@.
