params:
  - { name: SCR_OFFSET, value: "`SCR_START >> 1" }
  - { name: OBJ_OFFSET, value: "`OBJ_START >> 1" }

clocks:
  clk24:
    - mul: 1
      div: 4
      outputs:
        - cpu4
        - ti1
        - ti2
audio:
  rsum: 220
  rc: { r: 1k, c: 100n }
  channels:
    # equivalent filter
    - { name: ti1, module: jt89, rsum: 220, rc: [{ r: 2k, c: 100n }, { r: 1.25k, c: 47n }] }
download:
  pre_addr: true
sdram:
  banks:
    -
      buses:
        -
          name: scr
          # 32-bit buses are indexed like
          # scr_addr[13:1], the LSB (index 0)
          # is always zero
          addr_width: 13
          data_width: 16
          offset: SCR_OFFSET
          cs: LVBL
        -
          name: objrom
          addr_width: 13
          data_width: 32
          offset: OBJ_OFFSET
        -
          name: main
          addr_width: 15
          data_width: 8