Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Dec 10 18:29:43 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.300        0.000                      0                  228        0.264        0.000                      0                  228        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.300        0.000                      0                  228        0.264        0.000                      0                  228        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_bit_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.669ns  (logic 0.707ns (9.218%)  route 6.962ns (90.782%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 19.846 - 15.000 ) 
    Source Clock Delay      (SCD):    5.145ns = ( 10.145 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.624    10.145    JA_OBUF_BUFG[2]
    SLICE_X62Y89         FDRE                                         r  counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.459    10.604 r  counter_reg[0]/Q
                         net (fo=5, routed)           3.212    13.816    counter_reg_n_0_[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.124    13.940 f  spi_bit_i_3/O
                         net (fo=1, routed)           3.750    17.690    spi_bit_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I2_O)        0.124    17.814 r  spi_bit_i_2/O
                         net (fo=1, routed)           0.000    17.814    spi_bit_i_2_n_0
    SLICE_X63Y87         FDRE                                         r  spi_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.505    19.846    JA_OBUF_BUFG[2]
    SLICE_X63Y87         FDRE                                         r  spi_bit_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.118    
                         clock uncertainty           -0.035    20.083    
    SLICE_X63Y87         FDRE (Setup_fdre_C_D)        0.032    20.115    spi_bit_reg
  -------------------------------------------------------------------
                         required time                         20.115    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.485%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.790    14.486    counter[31]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  counter_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.519    19.567    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         19.567    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.485%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.790    14.486    counter[31]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  counter_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.519    19.567    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         19.567    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.485%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.790    14.486    counter[31]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  counter_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.519    19.567    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         19.567    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.485%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.790    14.486    counter[31]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  counter_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.519    19.567    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         19.567    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.485%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.790    14.486    counter[31]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  counter_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.519    19.567    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         19.567    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.485%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.790    14.486    counter[31]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.519    19.567    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.567    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.357ns  (logic 1.020ns (23.409%)  route 3.337ns (76.591%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.804    14.500    counter[31]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X63Y91         FDRE                                         r  counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.426    19.660    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.357ns  (logic 1.020ns (23.409%)  route 3.337ns (76.591%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.804    14.500    counter[31]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X63Y91         FDRE                                         r  counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.426    19.660    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.357ns  (logic 1.020ns (23.409%)  route 3.337ns (76.591%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.524    10.667 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.968    11.635    delay_reg[24]
    SLICE_X65Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  counter[31]_i_17/O
                         net (fo=1, routed)           0.665    12.424    counter[31]_i_17_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.548 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.406    12.955    counter[31]_i_8_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  counter[31]_i_4/O
                         net (fo=37, routed)          0.493    13.572    eqOp
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.696 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.804    14.500    counter[31]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X63Y91         FDRE                                         r  counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.426    19.660    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  5.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_2_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.591     6.474    JA_OBUF_BUFG[2]
    SLICE_X60Y90         FDRE                                         r  delay_2_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.167     6.641 r  delay_2_reg[18]/Q
                         net (fo=2, routed)           0.125     6.767    delay_2_reg[18]
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.877 r  delay_2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.877    delay_2_reg[16]_i_1_n_5
    SLICE_X60Y90         FDRE                                         r  delay_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.860     6.988    JA_OBUF_BUFG[2]
    SLICE_X60Y90         FDRE                                         r  delay_2_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.138     6.612    delay_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_2_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.403ns  (logic 0.277ns (68.758%)  route 0.126ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.590     6.473    JA_OBUF_BUFG[2]
    SLICE_X60Y88         FDRE                                         r  delay_2_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.167     6.640 r  delay_2_reg[10]/Q
                         net (fo=2, routed)           0.126     6.766    delay_2_reg[10]
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.876 r  delay_2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.876    delay_2_reg[8]_i_1_n_5
    SLICE_X60Y88         FDRE                                         r  delay_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.860     6.987    JA_OBUF_BUFG[2]
    SLICE_X60Y88         FDRE                                         r  delay_2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.473    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.138     6.611    delay_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.403ns  (logic 0.277ns (68.758%)  route 0.126ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.589     6.472    JA_OBUF_BUFG[2]
    SLICE_X60Y87         FDRE                                         r  delay_2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.167     6.639 r  delay_2_reg[6]/Q
                         net (fo=2, routed)           0.126     6.765    delay_2_reg[6]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.875 r  delay_2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.875    delay_2_reg[4]_i_1_n_5
    SLICE_X60Y87         FDRE                                         r  delay_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.858     6.985    JA_OBUF_BUFG[2]
    SLICE_X60Y87         FDRE                                         r  delay_2_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.472    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.138     6.610    delay_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_2_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.591     6.474    JA_OBUF_BUFG[2]
    SLICE_X60Y91         FDRE                                         r  delay_2_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.167     6.641 r  delay_2_reg[22]/Q
                         net (fo=2, routed)           0.127     6.768    delay_2_reg[22]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.878 r  delay_2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    delay_2_reg[20]_i_1_n_5
    SLICE_X60Y91         FDRE                                         r  delay_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.860     6.988    JA_OBUF_BUFG[2]
    SLICE_X60Y91         FDRE                                         r  delay_2_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.138     6.612    delay_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_2_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.591     6.474    JA_OBUF_BUFG[2]
    SLICE_X60Y92         FDRE                                         r  delay_2_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.167     6.641 r  delay_2_reg[26]/Q
                         net (fo=2, routed)           0.127     6.768    delay_2_reg[26]
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.878 r  delay_2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    delay_2_reg[24]_i_1_n_5
    SLICE_X60Y92         FDRE                                         r  delay_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.860     6.988    JA_OBUF_BUFG[2]
    SLICE_X60Y92         FDRE                                         r  delay_2_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X60Y92         FDRE (Hold_fdre_C_D)         0.138     6.612    delay_2_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_2_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.590     6.473    JA_OBUF_BUFG[2]
    SLICE_X60Y89         FDRE                                         r  delay_2_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.167     6.640 r  delay_2_reg[14]/Q
                         net (fo=2, routed)           0.127     6.767    delay_2_reg[14]
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.877 r  delay_2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.877    delay_2_reg[12]_i_1_n_5
    SLICE_X60Y89         FDRE                                         r  delay_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.860     6.987    JA_OBUF_BUFG[2]
    SLICE_X60Y89         FDRE                                         r  delay_2_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.473    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.138     6.611    delay_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.589     6.472    JA_OBUF_BUFG[2]
    SLICE_X64Y85         FDRE                                         r  delay_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.167     6.639 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.127     6.766    delay_reg[18]
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.876 r  delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.876    delay_reg[16]_i_1_n_5
    SLICE_X64Y85         FDRE                                         r  delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.858     6.986    JA_OBUF_BUFG[2]
    SLICE_X64Y85         FDRE                                         r  delay_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.472    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.138     6.610    delay_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.587     6.470    JA_OBUF_BUFG[2]
    SLICE_X64Y82         FDRE                                         r  delay_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.167     6.637 r  delay_reg[6]/Q
                         net (fo=2, routed)           0.127     6.764    delay_reg[6]
    SLICE_X64Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.874 r  delay_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.874    delay_reg[4]_i_1_n_5
    SLICE_X64Y82         FDRE                                         r  delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.855     6.983    JA_OBUF_BUFG[2]
    SLICE_X64Y82         FDRE                                         r  delay_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.138     6.608    delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_2_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.592     6.475    JA_OBUF_BUFG[2]
    SLICE_X60Y93         FDRE                                         r  delay_2_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.167     6.642 r  delay_2_reg[30]/Q
                         net (fo=2, routed)           0.127     6.769    delay_2_reg[30]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.879 r  delay_2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.879    delay_2_reg[28]_i_1_n_5
    SLICE_X60Y93         FDRE                                         r  delay_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.861     6.989    JA_OBUF_BUFG[2]
    SLICE_X60Y93         FDRE                                         r  delay_2_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.475    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.138     6.613    delay_2_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.589     6.472    JA_OBUF_BUFG[2]
    SLICE_X64Y84         FDRE                                         r  delay_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167     6.639 r  delay_reg[14]/Q
                         net (fo=2, routed)           0.127     6.766    delay_reg[14]
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.876 r  delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.876    delay_reg[12]_i_1_n_5
    SLICE_X64Y84         FDRE                                         r  delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=100, routed)         0.857     6.985    JA_OBUF_BUFG[2]
    SLICE_X64Y84         FDRE                                         r  delay_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.472    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.138     6.610    delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.876    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  JA_OBUF_BUFG[2]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   check_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   check_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   delay_2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   delay_2_reg[11]/C



