{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:18:05 2016 " "Info: Processing started: Wed Feb 03 15:18:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1b -c lab1b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1b -c lab1b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:inst1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:inst1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot register taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush 6.364 ns " "Info: Slack time is 6.364 ns for clock \"CLOCK_50\" between source register \"taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot\" and destination register \"taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "73.34 MHz 13.636 ns " "Info: Fmax is 73.34 MHz (period= 13.636 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.785 ns + Largest register register " "Info: + Largest register to register requirement is 19.785 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.695 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2447; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush 3 REG LCFF_X28_Y17_N19 10 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X28_Y17_N19; Fanout = 10; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.696 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2447; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot 3 REG LCFF_X32_Y20_N15 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X32_Y20_N15; Fanout = 2; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4394 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.421 ns - Longest register register " "Info: - Longest register to register delay is 13.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot 1 REG LCFF_X32_Y20_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y20_N15; Fanout = 2; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.393 ns) 0.717 ns taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[19\]~0 2 COMB LCCOMB_X32_Y20_N4 48 " "Info: 2: + IC(0.324 ns) + CELL(0.393 ns) = 0.717 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 48; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[19\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.150 ns) 2.666 ns taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~8 3 COMB LCCOMB_X28_Y18_N14 1 " "Info: 3: + IC(1.799 ns) + CELL(0.150 ns) = 2.666 ns; Loc. = LCCOMB_X28_Y18_N14; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~0 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~8 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.196 ns taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~9 4 COMB LCCOMB_X28_Y18_N0 10 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.196 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 10; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~8 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(0.271 ns) 5.508 ns taj_c:inst\|cpu_0:the_cpu_0\|E_src1\[2\]~3 5 COMB LCCOMB_X34_Y20_N14 9 " "Info: 5: + IC(2.041 ns) + CELL(0.271 ns) = 5.508 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 9; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|E_src1\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~9 taj_c:inst|cpu_0:the_cpu_0|E_src1[2]~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 3863 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.414 ns) 6.709 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~5 6 COMB LCCOMB_X32_Y20_N20 2 " "Info: 6: + IC(0.787 ns) + CELL(0.414 ns) = 6.709 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { taj_c:inst|cpu_0:the_cpu_0|E_src1[2]~3 taj_c:inst|cpu_0:the_cpu_0|Add8~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.780 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~7 7 COMB LCCOMB_X32_Y20_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.780 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~5 taj_c:inst|cpu_0:the_cpu_0|Add8~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.851 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~9 8 COMB LCCOMB_X32_Y20_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.851 ns; Loc. = LCCOMB_X32_Y20_N24; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~7 taj_c:inst|cpu_0:the_cpu_0|Add8~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.922 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~11 9 COMB LCCOMB_X32_Y20_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.922 ns; Loc. = LCCOMB_X32_Y20_N26; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~9 taj_c:inst|cpu_0:the_cpu_0|Add8~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.993 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~13 10 COMB LCCOMB_X32_Y20_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.993 ns; Loc. = LCCOMB_X32_Y20_N28; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~11 taj_c:inst|cpu_0:the_cpu_0|Add8~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.139 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~15 11 COMB LCCOMB_X32_Y20_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 7.139 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~13 taj_c:inst|cpu_0:the_cpu_0|Add8~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.210 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~17 12 COMB LCCOMB_X32_Y19_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.210 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~15 taj_c:inst|cpu_0:the_cpu_0|Add8~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.281 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~19 13 COMB LCCOMB_X32_Y19_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.281 ns; Loc. = LCCOMB_X32_Y19_N2; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~17 taj_c:inst|cpu_0:the_cpu_0|Add8~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.352 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~21 14 COMB LCCOMB_X32_Y19_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.352 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~19 taj_c:inst|cpu_0:the_cpu_0|Add8~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.423 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~23 15 COMB LCCOMB_X32_Y19_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.423 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~21 taj_c:inst|cpu_0:the_cpu_0|Add8~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.494 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~25 16 COMB LCCOMB_X32_Y19_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.494 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~23 taj_c:inst|cpu_0:the_cpu_0|Add8~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.565 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~27 17 COMB LCCOMB_X32_Y19_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.565 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~25 taj_c:inst|cpu_0:the_cpu_0|Add8~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.636 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~29 18 COMB LCCOMB_X32_Y19_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.636 ns; Loc. = LCCOMB_X32_Y19_N12; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~27 taj_c:inst|cpu_0:the_cpu_0|Add8~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.795 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~31 19 COMB LCCOMB_X32_Y19_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 7.795 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~29 taj_c:inst|cpu_0:the_cpu_0|Add8~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.866 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~33 20 COMB LCCOMB_X32_Y19_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.866 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~31 taj_c:inst|cpu_0:the_cpu_0|Add8~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.937 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~35 21 COMB LCCOMB_X32_Y19_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.937 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~33 taj_c:inst|cpu_0:the_cpu_0|Add8~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.008 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~37 22 COMB LCCOMB_X32_Y19_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.008 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~35 taj_c:inst|cpu_0:the_cpu_0|Add8~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.079 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~39 23 COMB LCCOMB_X32_Y19_N22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.079 ns; Loc. = LCCOMB_X32_Y19_N22; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~37 taj_c:inst|cpu_0:the_cpu_0|Add8~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.150 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~41 24 COMB LCCOMB_X32_Y19_N24 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.150 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~39 taj_c:inst|cpu_0:the_cpu_0|Add8~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.221 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~43 25 COMB LCCOMB_X32_Y19_N26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.221 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~41 taj_c:inst|cpu_0:the_cpu_0|Add8~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.292 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~45 26 COMB LCCOMB_X32_Y19_N28 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.292 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~43 taj_c:inst|cpu_0:the_cpu_0|Add8~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.438 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~47 27 COMB LCCOMB_X32_Y19_N30 2 " "Info: 27: + IC(0.000 ns) + CELL(0.146 ns) = 8.438 ns; Loc. = LCCOMB_X32_Y19_N30; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~45 taj_c:inst|cpu_0:the_cpu_0|Add8~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.509 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~49 28 COMB LCCOMB_X32_Y18_N0 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.509 ns; Loc. = LCCOMB_X32_Y18_N0; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~47 taj_c:inst|cpu_0:the_cpu_0|Add8~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.580 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~51 29 COMB LCCOMB_X32_Y18_N2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.580 ns; Loc. = LCCOMB_X32_Y18_N2; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~49 taj_c:inst|cpu_0:the_cpu_0|Add8~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.651 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~53 30 COMB LCCOMB_X32_Y18_N4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.651 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~51 taj_c:inst|cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.722 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~55 31 COMB LCCOMB_X32_Y18_N6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.722 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~53 taj_c:inst|cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.793 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~57 32 COMB LCCOMB_X32_Y18_N8 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.793 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~55 taj_c:inst|cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.864 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~59 33 COMB LCCOMB_X32_Y18_N10 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 8.864 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~57 taj_c:inst|cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.935 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~61 34 COMB LCCOMB_X32_Y18_N12 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 8.935 ns; Loc. = LCCOMB_X32_Y18_N12; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~59 taj_c:inst|cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.094 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~63 35 COMB LCCOMB_X32_Y18_N14 1 " "Info: 35: + IC(0.000 ns) + CELL(0.159 ns) = 9.094 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~61 taj_c:inst|cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.504 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~64 36 COMB LCCOMB_X32_Y18_N16 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 9.504 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~63 taj_c:inst|cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.275 ns) 10.482 ns taj_c:inst\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 37 COMB LCCOMB_X34_Y18_N18 1 " "Info: 37: + IC(0.703 ns) + CELL(0.275 ns) = 10.482 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~64 taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 3592 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.875 ns taj_c:inst\|cpu_0:the_cpu_0\|E_br_result~0 38 COMB LCCOMB_X34_Y18_N28 3 " "Info: 38: + IC(0.243 ns) + CELL(0.150 ns) = 10.875 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 3; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.437 ns) 12.636 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~2 39 COMB LCCOMB_X28_Y17_N16 1 " "Info: 39: + IC(1.324 ns) + CELL(0.437 ns) = 12.636 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 13.337 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~3 40 COMB LCCOMB_X28_Y17_N18 1 " "Info: 40: + IC(0.263 ns) + CELL(0.438 ns) = 13.337 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.421 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush 41 REG LCFF_X28_Y17_N19 10 " "Info: 41: + IC(0.000 ns) + CELL(0.084 ns) = 13.421 ns; Loc. = LCFF_X28_Y17_N19; Fanout = 10; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 4394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.682 ns ( 42.34 % ) " "Info: Total cell delay = 5.682 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.739 ns ( 57.66 % ) " "Info: Total interconnect delay = 7.739 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.421 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~0 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~8 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~9 taj_c:inst|cpu_0:the_cpu_0|E_src1[2]~3 taj_c:inst|cpu_0:the_cpu_0|Add8~5 taj_c:inst|cpu_0:the_cpu_0|Add8~7 taj_c:inst|cpu_0:the_cpu_0|Add8~9 taj_c:inst|cpu_0:the_cpu_0|Add8~11 taj_c:inst|cpu_0:the_cpu_0|Add8~13 taj_c:inst|cpu_0:the_cpu_0|Add8~15 taj_c:inst|cpu_0:the_cpu_0|Add8~17 taj_c:inst|cpu_0:the_cpu_0|Add8~19 taj_c:inst|cpu_0:the_cpu_0|Add8~21 taj_c:inst|cpu_0:the_cpu_0|Add8~23 taj_c:inst|cpu_0:the_cpu_0|Add8~25 taj_c:inst|cpu_0:the_cpu_0|Add8~27 taj_c:inst|cpu_0:the_cpu_0|Add8~29 taj_c:inst|cpu_0:the_cpu_0|Add8~31 taj_c:inst|cpu_0:the_cpu_0|Add8~33 taj_c:inst|cpu_0:the_cpu_0|Add8~35 taj_c:inst|cpu_0:the_cpu_0|Add8~37 taj_c:inst|cpu_0:the_cpu_0|Add8~39 taj_c:inst|cpu_0:the_cpu_0|Add8~41 taj_c:inst|cpu_0:the_cpu_0|Add8~43 taj_c:inst|cpu_0:the_cpu_0|Add8~45 taj_c:inst|cpu_0:the_cpu_0|Add8~47 taj_c:inst|cpu_0:the_cpu_0|Add8~49 taj_c:inst|cpu_0:the_cpu_0|Add8~51 taj_c:inst|cpu_0:the_cpu_0|Add8~53 taj_c:inst|cpu_0:the_cpu_0|Add8~55 taj_c:inst|cpu_0:the_cpu_0|Add8~57 taj_c:inst|cpu_0:the_cpu_0|Add8~59 taj_c:inst|cpu_0:the_cpu_0|Add8~61 taj_c:inst|cpu_0:the_cpu_0|Add8~63 taj_c:inst|cpu_0:the_cpu_0|Add8~64 taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.421 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~0 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~8 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~9 {} taj_c:inst|cpu_0:the_cpu_0|E_src1[2]~3 {} taj_c:inst|cpu_0:the_cpu_0|Add8~5 {} taj_c:inst|cpu_0:the_cpu_0|Add8~7 {} taj_c:inst|cpu_0:the_cpu_0|Add8~9 {} taj_c:inst|cpu_0:the_cpu_0|Add8~11 {} taj_c:inst|cpu_0:the_cpu_0|Add8~13 {} taj_c:inst|cpu_0:the_cpu_0|Add8~15 {} taj_c:inst|cpu_0:the_cpu_0|Add8~17 {} taj_c:inst|cpu_0:the_cpu_0|Add8~19 {} taj_c:inst|cpu_0:the_cpu_0|Add8~21 {} taj_c:inst|cpu_0:the_cpu_0|Add8~23 {} taj_c:inst|cpu_0:the_cpu_0|Add8~25 {} taj_c:inst|cpu_0:the_cpu_0|Add8~27 {} taj_c:inst|cpu_0:the_cpu_0|Add8~29 {} taj_c:inst|cpu_0:the_cpu_0|Add8~31 {} taj_c:inst|cpu_0:the_cpu_0|Add8~33 {} taj_c:inst|cpu_0:the_cpu_0|Add8~35 {} taj_c:inst|cpu_0:the_cpu_0|Add8~37 {} taj_c:inst|cpu_0:the_cpu_0|Add8~39 {} taj_c:inst|cpu_0:the_cpu_0|Add8~41 {} taj_c:inst|cpu_0:the_cpu_0|Add8~43 {} taj_c:inst|cpu_0:the_cpu_0|Add8~45 {} taj_c:inst|cpu_0:the_cpu_0|Add8~47 {} taj_c:inst|cpu_0:the_cpu_0|Add8~49 {} taj_c:inst|cpu_0:the_cpu_0|Add8~51 {} taj_c:inst|cpu_0:the_cpu_0|Add8~53 {} taj_c:inst|cpu_0:the_cpu_0|Add8~55 {} taj_c:inst|cpu_0:the_cpu_0|Add8~57 {} taj_c:inst|cpu_0:the_cpu_0|Add8~59 {} taj_c:inst|cpu_0:the_cpu_0|Add8~61 {} taj_c:inst|cpu_0:the_cpu_0|Add8~63 {} taj_c:inst|cpu_0:the_cpu_0|Add8~64 {} taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 {} taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.324ns 1.799ns 0.255ns 2.041ns 0.787ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.703ns 0.243ns 1.324ns 0.263ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.275ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.437ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.421 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~0 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~8 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~9 taj_c:inst|cpu_0:the_cpu_0|E_src1[2]~3 taj_c:inst|cpu_0:the_cpu_0|Add8~5 taj_c:inst|cpu_0:the_cpu_0|Add8~7 taj_c:inst|cpu_0:the_cpu_0|Add8~9 taj_c:inst|cpu_0:the_cpu_0|Add8~11 taj_c:inst|cpu_0:the_cpu_0|Add8~13 taj_c:inst|cpu_0:the_cpu_0|Add8~15 taj_c:inst|cpu_0:the_cpu_0|Add8~17 taj_c:inst|cpu_0:the_cpu_0|Add8~19 taj_c:inst|cpu_0:the_cpu_0|Add8~21 taj_c:inst|cpu_0:the_cpu_0|Add8~23 taj_c:inst|cpu_0:the_cpu_0|Add8~25 taj_c:inst|cpu_0:the_cpu_0|Add8~27 taj_c:inst|cpu_0:the_cpu_0|Add8~29 taj_c:inst|cpu_0:the_cpu_0|Add8~31 taj_c:inst|cpu_0:the_cpu_0|Add8~33 taj_c:inst|cpu_0:the_cpu_0|Add8~35 taj_c:inst|cpu_0:the_cpu_0|Add8~37 taj_c:inst|cpu_0:the_cpu_0|Add8~39 taj_c:inst|cpu_0:the_cpu_0|Add8~41 taj_c:inst|cpu_0:the_cpu_0|Add8~43 taj_c:inst|cpu_0:the_cpu_0|Add8~45 taj_c:inst|cpu_0:the_cpu_0|Add8~47 taj_c:inst|cpu_0:the_cpu_0|Add8~49 taj_c:inst|cpu_0:the_cpu_0|Add8~51 taj_c:inst|cpu_0:the_cpu_0|Add8~53 taj_c:inst|cpu_0:the_cpu_0|Add8~55 taj_c:inst|cpu_0:the_cpu_0|Add8~57 taj_c:inst|cpu_0:the_cpu_0|Add8~59 taj_c:inst|cpu_0:the_cpu_0|Add8~61 taj_c:inst|cpu_0:the_cpu_0|Add8~63 taj_c:inst|cpu_0:the_cpu_0|Add8~64 taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.421 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~0 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~8 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~9 {} taj_c:inst|cpu_0:the_cpu_0|E_src1[2]~3 {} taj_c:inst|cpu_0:the_cpu_0|Add8~5 {} taj_c:inst|cpu_0:the_cpu_0|Add8~7 {} taj_c:inst|cpu_0:the_cpu_0|Add8~9 {} taj_c:inst|cpu_0:the_cpu_0|Add8~11 {} taj_c:inst|cpu_0:the_cpu_0|Add8~13 {} taj_c:inst|cpu_0:the_cpu_0|Add8~15 {} taj_c:inst|cpu_0:the_cpu_0|Add8~17 {} taj_c:inst|cpu_0:the_cpu_0|Add8~19 {} taj_c:inst|cpu_0:the_cpu_0|Add8~21 {} taj_c:inst|cpu_0:the_cpu_0|Add8~23 {} taj_c:inst|cpu_0:the_cpu_0|Add8~25 {} taj_c:inst|cpu_0:the_cpu_0|Add8~27 {} taj_c:inst|cpu_0:the_cpu_0|Add8~29 {} taj_c:inst|cpu_0:the_cpu_0|Add8~31 {} taj_c:inst|cpu_0:the_cpu_0|Add8~33 {} taj_c:inst|cpu_0:the_cpu_0|Add8~35 {} taj_c:inst|cpu_0:the_cpu_0|Add8~37 {} taj_c:inst|cpu_0:the_cpu_0|Add8~39 {} taj_c:inst|cpu_0:the_cpu_0|Add8~41 {} taj_c:inst|cpu_0:the_cpu_0|Add8~43 {} taj_c:inst|cpu_0:the_cpu_0|Add8~45 {} taj_c:inst|cpu_0:the_cpu_0|Add8~47 {} taj_c:inst|cpu_0:the_cpu_0|Add8~49 {} taj_c:inst|cpu_0:the_cpu_0|Add8~51 {} taj_c:inst|cpu_0:the_cpu_0|Add8~53 {} taj_c:inst|cpu_0:the_cpu_0|Add8~55 {} taj_c:inst|cpu_0:the_cpu_0|Add8~57 {} taj_c:inst|cpu_0:the_cpu_0|Add8~59 {} taj_c:inst|cpu_0:the_cpu_0|Add8~61 {} taj_c:inst|cpu_0:the_cpu_0|Add8~63 {} taj_c:inst|cpu_0:the_cpu_0|Add8~64 {} taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 {} taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.324ns 1.799ns 0.255ns 2.041ns 0.787ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.703ns 0.243ns 1.324ns 0.263ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.275ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.437ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[2\] register sld_hub:auto_hub\|tdo 125.28 MHz 7.982 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 125.28 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[2\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.982 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.777 ns + Longest register register " "Info: + Longest register to register delay is 3.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[2\] 1 REG LCFF_X19_Y23_N13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N13; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.398 ns) 0.732 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X19_Y23_N24 2 " "Info: 2: + IC(0.334 ns) + CELL(0.398 ns) = 0.732 ns; Loc. = LCCOMB_X19_Y23_N24; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 1.268 ns sld_hub:auto_hub\|tdo~5 3 COMB LCCOMB_X19_Y23_N2 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 1.268 ns; Loc. = LCCOMB_X19_Y23_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.676 ns sld_hub:auto_hub\|tdo~8 4 COMB LCCOMB_X19_Y23_N28 1 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.676 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 2.348 ns sld_hub:auto_hub\|tdo~9 5 COMB LCCOMB_X19_Y23_N30 1 " "Info: 5: + IC(0.253 ns) + CELL(0.419 ns) = 2.348 ns; Loc. = LCCOMB_X19_Y23_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 3.022 ns sld_hub:auto_hub\|tdo~6 6 COMB LCCOMB_X19_Y23_N4 1 " "Info: 6: + IC(0.254 ns) + CELL(0.420 ns) = 3.022 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.415 ns) 3.693 ns sld_hub:auto_hub\|tdo~7 7 COMB LCCOMB_X19_Y23_N16 1 " "Info: 7: + IC(0.256 ns) + CELL(0.415 ns) = 3.693 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.777 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X19_Y23_N17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.777 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.161 ns ( 57.21 % ) " "Info: Total cell delay = 2.161 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.616 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.616 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.777 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.777 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.334ns 0.261ns 0.258ns 0.253ns 0.254ns 0.256ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.419ns 0.420ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.430 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 4.430 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X19_Y23_N17 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 4.430 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.893 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.430 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 4.430 ns sld_hub:auto_hub\|irsr_reg\[2\] 3 REG LCFF_X19_Y23_N13 12 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 4.430 ns; Loc. = LCFF_X19_Y23_N13; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.893 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.777 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.777 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.334ns 0.261ns 0.258ns 0.253ns 0.254ns 0.256ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.419ns 0.420ns 0.415ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.951 ns + Longest register register " "Info: + Longest register to register delay is 0.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X21_Y24_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y24_N7; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.660 ns) 0.951 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X21_Y24_N5 2 " "Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X21_Y24_N5; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.40 % ) " "Info: Total cell delay = 0.660 ns ( 69.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.291 ns ( 30.60 % ) " "Info: Total interconnect delay = 0.291 ns ( 30.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 5.083 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G0 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 5.083 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X21_Y24_N5 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 5.083 ns; Loc. = LCFF_X21_Y24_N5; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.56 % ) " "Info: Total cell delay = 0.537 ns ( 10.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.546 ns ( 89.44 % ) " "Info: Total interconnect delay = 4.546 ns ( 89.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 5.083 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G0 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 5.083 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X21_Y24_N7 5 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 5.083 ns; Loc. = LCFF_X21_Y24_N7; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.56 % ) " "Info: Total cell delay = 0.537 ns ( 10.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.546 ns ( 89.44 % ) " "Info: Total interconnect delay = 4.546 ns ( 89.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 399.2 MHz 2.505 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 399.2 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]\" (period= 2.505 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.289 ns + Longest register register " "Info: + Longest register to register delay is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 1 REG LCFF_X19_Y25_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N31; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.393 ns) 0.906 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~1 2 COMB LCCOMB_X18_Y25_N22 2 " "Info: 2: + IC(0.513 ns) + CELL(0.393 ns) = 0.906 ns; Loc. = LCCOMB_X18_Y25_N22; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.977 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~3 3 COMB LCCOMB_X18_Y25_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.977 ns; Loc. = LCCOMB_X18_Y25_N24; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.048 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~5 4 COMB LCCOMB_X18_Y25_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.048 ns; Loc. = LCCOMB_X18_Y25_N26; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.119 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~7 5 COMB LCCOMB_X18_Y25_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.119 ns; Loc. = LCCOMB_X18_Y25_N28; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.529 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~8 6 COMB LCCOMB_X18_Y25_N30 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.529 ns; Loc. = LCCOMB_X18_Y25_N30; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.271 ns) 2.205 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~3 7 COMB LCCOMB_X18_Y25_N4 1 " "Info: 7: + IC(0.405 ns) + CELL(0.271 ns) = 2.205 ns; Loc. = LCCOMB_X18_Y25_N4; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 983 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.289 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 8 REG LCFF_X18_Y25_N5 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.289 ns; Loc. = LCFF_X18_Y25_N5; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 59.90 % ) " "Info: Total cell delay = 1.371 ns ( 59.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.918 ns ( 40.10 % ) " "Info: Total interconnect delay = 0.918 ns ( 40.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.513ns 0.000ns 0.000ns 0.000ns 0.000ns 0.405ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.704 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.704 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X18_Y25_N5 6 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.704 ns; Loc. = LCFF_X18_Y25_N5; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.42 % ) " "Info: Total cell delay = 0.537 ns ( 11.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 88.58 % ) " "Info: Total interconnect delay = 4.167 ns ( 88.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 4.706 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 4.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.706 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 3 REG LCFF_X19_Y25_N31 9 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 4.706 ns; Loc. = LCFF_X19_Y25_N31; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.41 % ) " "Info: Total cell delay = 0.537 ns ( 11.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.169 ns ( 88.59 % ) " "Info: Total interconnect delay = 4.169 ns ( 88.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.706 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.706 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.513ns 0.000ns 0.000ns 0.000ns 0.000ns 0.405ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.706 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] register taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X18_Y11_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns taj_c:inst\|sdram_0:the_sdram_0\|Selector0~0 2 COMB LCCOMB_X18_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 1; COMB Node = 'taj_c:inst\|sdram_0:the_sdram_0\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] taj_c:inst|sdram_0:the_sdram_0|Selector0~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X18_Y11_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|sdram_0:the_sdram_0|Selector0~0 taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] taj_c:inst|sdram_0:the_sdram_0|Selector0~0 taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} taj_c:inst|sdram_0:the_sdram_0|Selector0~0 {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2447; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X18_Y11_N9 2 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2447; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X18_Y11_N9 2 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] taj_c:inst|sdram_0:the_sdram_0|Selector0~0 taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} taj_c:inst|sdram_0:the_sdram_0|Selector0~0 {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[3\] LCD_DATA\[3\] CLOCK_50 6.619 ns register " "Info: tsu for register \"taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[3\]\" (data pin = \"LCD_DATA\[3\]\", clock pin = \"CLOCK_50\") is 6.619 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.340 ns + Longest pin register " "Info: + Longest pin to register delay is 9.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA\[3\] 1 PIN PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'LCD_DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 504 1544 1720 520 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns LCD_DATA~4 2 COMB IOC_X0_Y27_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y27_N3; Fanout = 1; COMB Node = 'LCD_DATA~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { LCD_DATA[3] LCD_DATA~4 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 504 1544 1720 520 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.199 ns) + CELL(0.438 ns) 7.499 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[3\]~55 3 COMB LCCOMB_X24_Y16_N18 1 " "Info: 3: + IC(6.199 ns) + CELL(0.438 ns) = 7.499 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[3\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { LCD_DATA~4 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~55 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 8.314 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[3\]~56 4 COMB LCCOMB_X20_Y16_N2 1 " "Info: 4: + IC(0.665 ns) + CELL(0.150 ns) = 8.314 ns; Loc. = LCCOMB_X20_Y16_N2; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[3\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~55 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~56 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.275 ns) 9.256 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[3\] 5 COMB LCCOMB_X21_Y16_N2 1 " "Info: 5: + IC(0.667 ns) + CELL(0.275 ns) = 9.256 ns; Loc. = LCCOMB_X21_Y16_N2; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~56 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3] } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.340 ns taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[3\] 6 REG LCFF_X21_Y16_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.340 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 1; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3] taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6687 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 19.37 % ) " "Info: Total cell delay = 1.809 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.531 ns ( 80.63 % ) " "Info: Total interconnect delay = 7.531 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { LCD_DATA[3] LCD_DATA~4 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~55 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~56 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3] taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.340 ns" { LCD_DATA[3] {} LCD_DATA~4 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~55 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~56 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3] {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] {} } { 0.000ns 0.000ns 6.199ns 0.665ns 0.667ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6687 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2447; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[3\] 3 REG LCFF_X21_Y16_N3 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 1; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6687 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { LCD_DATA[3] LCD_DATA~4 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~55 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~56 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3] taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.340 ns" { LCD_DATA[3] {} LCD_DATA~4 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~55 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3]~56 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[3] {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] {} } { 0.000ns 0.000ns 6.199ns 0.665ns 0.667ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[3] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_EN taj_c:inst\|cpu_0:the_cpu_0\|d_read~reg0 14.859 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_EN\" through register \"taj_c:inst\|cpu_0:the_cpu_0\|d_read~reg0\" is 14.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.671 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2447; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns taj_c:inst\|cpu_0:the_cpu_0\|d_read~reg0 3 REG LCFF_X25_Y12_N13 15 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X25_Y12_N13; Fanout = 15; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|d_read~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6678 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6678 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.938 ns + Longest register pin " "Info: + Longest register to pin delay is 11.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns taj_c:inst\|cpu_0:the_cpu_0\|d_read~reg0 1 REG LCFF_X25_Y12_N13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N13; Fanout = 15; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|d_read~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0.v" 6678 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.419 ns) 2.082 ns taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 2 COMB LCCOMB_X32_Y18_N22 1 " "Info: 2: + IC(1.663 ns) + CELL(0.419 ns) = 2.082 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 2.723 ns taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 3 COMB LCCOMB_X32_Y18_N20 3 " "Info: 3: + IC(0.248 ns) + CELL(0.393 ns) = 2.723 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 3; COMB Node = 'taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.275 ns) 4.525 ns taj_c:inst\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~1 4 COMB LCCOMB_X24_Y15_N8 9 " "Info: 4: + IC(1.527 ns) + CELL(0.275 ns) = 4.525 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 9; COMB Node = 'taj_c:inst\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 3720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.415 ns) 5.251 ns taj_c:inst\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_0_data_master_granted_lcd_display_control_slave~0 5 COMB LCCOMB_X24_Y15_N26 12 " "Info: 5: + IC(0.311 ns) + CELL(0.415 ns) = 5.251 ns; Loc. = LCCOMB_X24_Y15_N26; Fanout = 12; COMB Node = 'taj_c:inst\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_0_data_master_granted_lcd_display_control_slave~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/taj_c.v" 1667 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.275 ns) 6.334 ns taj_c:inst\|lcd_display:the_lcd_display\|LCD_E~2 6 COMB LCCOMB_X24_Y12_N24 1 " "Info: 6: + IC(0.808 ns) + CELL(0.275 ns) = 6.334 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 1; COMB Node = 'taj_c:inst\|lcd_display:the_lcd_display\|LCD_E~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 } "NODE_NAME" } } { "lcd_display.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lcd_display.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.972 ns) + CELL(2.632 ns) 11.938 ns LCD_EN 7 PIN PIN_K3 0 " "Info: 7: + IC(2.972 ns) + CELL(2.632 ns) = 11.938 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 LCD_EN } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/lab1b.bdf" { { 456 1544 1720 472 "LCD_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.409 ns ( 36.93 % ) " "Info: Total cell delay = 4.409 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.529 ns ( 63.07 % ) " "Info: Total interconnect delay = 7.529 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.938 ns" { taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.938 ns" { taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 {} taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 {} taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 {} taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 {} LCD_EN {} } { 0.000ns 1.663ns 0.248ns 1.527ns 0.311ns 0.808ns 2.972ns } { 0.000ns 0.419ns 0.393ns 0.275ns 0.415ns 0.275ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.938 ns" { taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.938 ns" { taj_c:inst|cpu_0:the_cpu_0|d_read~reg0 {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 {} taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 {} taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 {} taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 {} LCD_EN {} } { 0.000ns 1.663ns 0.248ns 1.527ns 0.311ns 0.808ns 2.972ns } { 0.000ns 0.419ns 0.393ns 0.275ns 0.415ns 0.275ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.438 ns register " "Info: th for register \"taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.433 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.433 ns taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\] 3 REG LCFF_X17_Y21_N11 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 4.433 ns; Loc. = LCFF_X17_Y21_N11; Fanout = 3; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altera_internal_jtag~TCKUTAPclkctrl taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.896 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.261 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.437 ns) 2.177 ns taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\]~6 2 COMB LCCOMB_X17_Y21_N10 1 " "Info: 2: + IC(1.740 ns) + CELL(0.437 ns) = 2.177 ns; Loc. = LCCOMB_X17_Y21_N10; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { altera_internal_jtag~TDIUTAP taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]~6 } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.261 ns taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\] 3 REG LCFF_X17_Y21_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.261 ns; Loc. = LCFF_X17_Y21_N11; Fanout = 3; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[35\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]~6 taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/Desktop/GitPortable/Data/home/code/ECE354/lab1b/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 23.04 % ) " "Info: Total cell delay = 0.521 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.740 ns ( 76.96 % ) " "Info: Total interconnect delay = 1.740 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { altera_internal_jtag~TDIUTAP taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]~6 taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { altera_internal_jtag~TDIUTAP {} taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]~6 {} taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] {} } { 0.000ns 1.740ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { altera_internal_jtag~TDIUTAP taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]~6 taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { altera_internal_jtag~TDIUTAP {} taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]~6 {} taj_c:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] {} } { 0.000ns 1.740ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:18:08 2016 " "Info: Processing ended: Wed Feb 03 15:18:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
