# Summary

Date : 2024-12-12 15:17:57

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 39 files,  1902 codes, 777 comments, 524 blanks, all 3203 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 24 | 1,453 | 593 | 400 | 2,446 |
| Verilog | 7 | 383 | 184 | 99 | 666 |
| Markdown | 7 | 54 | 0 | 25 | 79 |
| JSON with Comments | 1 | 12 | 0 | 0 | 12 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 39 | 1,902 | 777 | 524 | 3,203 |
| . (Files) | 2 | 60 | 0 | 15 | 75 |
| design source | 25 | 1,455 | 612 | 432 | 2,499 |
| design source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| design source/system_verilog | 18 | 1,076 | 449 | 332 | 1,857 |
| design source/system_verilog (Files) | 13 | 803 | 286 | 238 | 1,327 |
| design source/system_verilog/dummy_pe | 5 | 273 | 163 | 94 | 530 |
| design source/verilog | 6 | 378 | 163 | 98 | 639 |
| design source/verilog (Files) | 3 | 106 | 26 | 26 | 158 |
| design source/verilog/axi_example | 3 | 272 | 137 | 72 | 481 |
| design source/verilog/axi_example/sample_generator | 3 | 272 | 137 | 72 | 481 |
| simulation source | 12 | 387 | 165 | 77 | 629 |
| simulation source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| simulation source/system_verilog | 8 | 379 | 144 | 71 | 594 |
| simulation source/verilog | 3 | 7 | 21 | 4 | 32 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)