# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do VGA_Controller_run_msim_rtl_verilog.do
# if ![file isdirectory VGA_Controller_iputf_libs] {
# 	file mkdir VGA_Controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/myPLL_sim/myPLL.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:16 on Nov 23,2023
# vcom -reportprogress 300 C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/myPLL_sim/myPLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity myPLL
# -- Compiling architecture RTL of myPLL
# End time: 22:46:16 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/VGA_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:16 on Nov 23,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/VGA_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Controller
# -- Compiling architecture beh of VGA_Controller
# End time: 22:46:16 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/VGA_Controller_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:16 on Nov 23,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/VGA_Controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Controller_tb
# -- Compiling architecture beh of VGA_Controller_tb
# End time: 22:46:16 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:46:16 on Nov 23,2023
# ** Error: (vsim-3170) Could not find 'tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/simulation/modelsim/rtl_work
#             C:/Users/Administrator/Downloads/Polito/DE/Lab03/VGA_Controller/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./VGA_Controller_run_msim_rtl_verilog.do PAUSED at line 23
vsim work.vga_controller_tb
# vsim work.vga_controller_tb 
# Start time: 22:46:16 on Nov 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_controller_tb(beh)
# Loading work.vga_controller(beh)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.mypll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Load canceled
vsim work.vga_controller_tb
# End time: 22:47:32 on Nov 23,2023, Elapsed time: 0:01:16
# Errors: 2, Warnings: 0
# vsim work.vga_controller_tb 
# Start time: 22:47:32 on Nov 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_controller_tb(beh)
# Loading work.vga_controller(beh)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.mypll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (vga_controller_tb.UnitUnderTesting.CLK0.mypll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = vga_controller_tb.UnitUnderTesting.CLK0.mypll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# Info: hierarchical_name = vga_controller_tb.UnitUnderTesting.CLK0.mypll_altera_pll_altera_pll_i_1098.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
add wave -r /*
run -all
# Load canceled
run
vsim work.vga_controller_tb
# End time: 22:52:27 on Nov 23,2023, Elapsed time: 0:04:55
# Errors: 1, Warnings: 0
# vsim work.vga_controller_tb 
# Start time: 22:52:27 on Nov 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_controller_tb(beh)
# Loading work.vga_controller(beh)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.mypll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
add wave -position insertpoint  \
sim:/vga_controller_tb/CLOCK_50 \
sim:/vga_controller_tb/KEY \
sim:/vga_controller_tb/VGA_CLK \
sim:/vga_controller_tb/VGA_HS \
sim:/vga_controller_tb/VGA_VS \
sim:/vga_controller_tb/VGA_BLANK_N \
sim:/vga_controller_tb/VGA_SYNC_N \
sim:/vga_controller_tb/VGA_R \
sim:/vga_controller_tb/VGA_G \
sim:/vga_controller_tb/VGA_B
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (vga_controller_tb.UnitUnderTesting.CLK0.mypll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = vga_controller_tb.UnitUnderTesting.CLK0.mypll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# Info: hierarchical_name = vga_controller_tb.UnitUnderTesting.CLK0.mypll_altera_pll_altera_pll_i_1098.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# End time: 22:59:12 on Nov 23,2023, Elapsed time: 0:06:45
# Errors: 0, Warnings: 0
