<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › include › mach › iommu.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>iommu.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 and</span>
<span class="cm"> * only version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef MSM_IOMMU_H</span>
<span class="cp">#define MSM_IOMMU_H</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cm">/* Sharability attributes of MSM IOMMU mappings */</span>
<span class="cp">#define MSM_IOMMU_ATTR_NON_SH		0x0</span>
<span class="cp">#define MSM_IOMMU_ATTR_SH		0x4</span>

<span class="cm">/* Cacheability attributes of MSM IOMMU mappings */</span>
<span class="cp">#define MSM_IOMMU_ATTR_NONCACHED	0x0</span>
<span class="cp">#define MSM_IOMMU_ATTR_CACHED_WB_WA	0x1</span>
<span class="cp">#define MSM_IOMMU_ATTR_CACHED_WB_NWA	0x2</span>
<span class="cp">#define MSM_IOMMU_ATTR_CACHED_WT	0x3</span>

<span class="cm">/* Mask for the cache policy attribute */</span>
<span class="cp">#define MSM_IOMMU_CP_MASK		0x03</span>

<span class="cm">/* Maximum number of Machine IDs that we are allowing to be mapped to the same</span>
<span class="cm"> * context bank. The number of MIDs mapped to the same CB does not affect</span>
<span class="cm"> * performance, but there is a practical limit on how many distinct MIDs may</span>
<span class="cm"> * be present. These mappings are typically determined at design time and are</span>
<span class="cm"> * not expected to change at run time.</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_NUM_MIDS	32</span>

<span class="cm">/**</span>
<span class="cm"> * struct msm_iommu_dev - a single IOMMU hardware instance</span>
<span class="cm"> * name		Human-readable name given to this IOMMU HW instance</span>
<span class="cm"> * ncb		Number of context banks present on this IOMMU HW instance</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">msm_iommu_dev</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ncb</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct msm_iommu_ctx_dev - an IOMMU context bank instance</span>
<span class="cm"> * name		Human-readable name given to this context bank</span>
<span class="cm"> * num		Index of this context bank within the hardware</span>
<span class="cm"> * mids		List of Machine IDs that are to be mapped into this context</span>
<span class="cm"> *		bank, terminated by -1. The MID is a set of signals on the</span>
<span class="cm"> *		AXI bus that identifies the function associated with a specific</span>
<span class="cm"> *		memory request. (See ARM spec).</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">msm_iommu_ctx_dev</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mids</span><span class="p">[</span><span class="n">MAX_NUM_MIDS</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/**</span>
<span class="cm"> * struct msm_iommu_drvdata - A single IOMMU hardware instance</span>
<span class="cm"> * @base:	IOMMU config port base address (VA)</span>
<span class="cm"> * @ncb		The number of contexts on this IOMMU</span>
<span class="cm"> * @irq:	Interrupt number</span>
<span class="cm"> * @clk:	The bus clock for this IOMMU hardware instance</span>
<span class="cm"> * @pclk:	The clock for the IOMMU bus interconnect</span>
<span class="cm"> *</span>
<span class="cm"> * A msm_iommu_drvdata holds the global driver data about a single piece</span>
<span class="cm"> * of an IOMMU hardware instance.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ncb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pclk</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct msm_iommu_ctx_drvdata - an IOMMU context bank instance</span>
<span class="cm"> * @num:		Hardware context number of this context</span>
<span class="cm"> * @pdev:		Platform device associated wit this HW instance</span>
<span class="cm"> * @attached_elm:	List element for domains to track which devices are</span>
<span class="cm"> *			attached to them</span>
<span class="cm"> *</span>
<span class="cm"> * A msm_iommu_ctx_drvdata holds the driver data for a single context bank</span>
<span class="cm"> * within each IOMMU hardware instance</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">num</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">attached_elm</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Look up an IOMMU context device by its context name. NULL if none found.</span>
<span class="cm"> * Useful for testing and drivers that do not yet fully have IOMMU stuff in</span>
<span class="cm"> * their platform devices.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">msm_iommu_get_ctx</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ctx_name</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt handler for the IOMMU context fault interrupt. Hooking the</span>
<span class="cm"> * interrupt is not supported in the API yet, but this will print an error</span>
<span class="cm"> * message and dump useful IOMMU registers.</span>
<span class="cm"> */</span>
<span class="n">irqreturn_t</span> <span class="n">msm_iommu_fault_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
