;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; d
d__0__AG EQU CYREG_PRT4_AG
d__0__AMUX EQU CYREG_PRT4_AMUX
d__0__BIE EQU CYREG_PRT4_BIE
d__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
d__0__BYP EQU CYREG_PRT4_BYP
d__0__CTL EQU CYREG_PRT4_CTL
d__0__DM0 EQU CYREG_PRT4_DM0
d__0__DM1 EQU CYREG_PRT4_DM1
d__0__DM2 EQU CYREG_PRT4_DM2
d__0__DR EQU CYREG_PRT4_DR
d__0__INP_DIS EQU CYREG_PRT4_INP_DIS
d__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
d__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
d__0__LCD_EN EQU CYREG_PRT4_LCD_EN
d__0__MASK EQU 0x08
d__0__PC EQU CYREG_PRT4_PC3
d__0__PORT EQU 4
d__0__PRT EQU CYREG_PRT4_PRT
d__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
d__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
d__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
d__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
d__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
d__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
d__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
d__0__PS EQU CYREG_PRT4_PS
d__0__SHIFT EQU 3
d__0__SLW EQU CYREG_PRT4_SLW
d__1__AG EQU CYREG_PRT4_AG
d__1__AMUX EQU CYREG_PRT4_AMUX
d__1__BIE EQU CYREG_PRT4_BIE
d__1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
d__1__BYP EQU CYREG_PRT4_BYP
d__1__CTL EQU CYREG_PRT4_CTL
d__1__DM0 EQU CYREG_PRT4_DM0
d__1__DM1 EQU CYREG_PRT4_DM1
d__1__DM2 EQU CYREG_PRT4_DM2
d__1__DR EQU CYREG_PRT4_DR
d__1__INP_DIS EQU CYREG_PRT4_INP_DIS
d__1__INTTYPE EQU CYREG_PICU4_INTTYPE2
d__1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
d__1__LCD_EN EQU CYREG_PRT4_LCD_EN
d__1__MASK EQU 0x04
d__1__PC EQU CYREG_PRT4_PC2
d__1__PORT EQU 4
d__1__PRT EQU CYREG_PRT4_PRT
d__1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
d__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
d__1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
d__1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
d__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
d__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
d__1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
d__1__PS EQU CYREG_PRT4_PS
d__1__SHIFT EQU 2
d__1__SLW EQU CYREG_PRT4_SLW
d__2__AG EQU CYREG_PRT0_AG
d__2__AMUX EQU CYREG_PRT0_AMUX
d__2__BIE EQU CYREG_PRT0_BIE
d__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d__2__BYP EQU CYREG_PRT0_BYP
d__2__CTL EQU CYREG_PRT0_CTL
d__2__DM0 EQU CYREG_PRT0_DM0
d__2__DM1 EQU CYREG_PRT0_DM1
d__2__DM2 EQU CYREG_PRT0_DM2
d__2__DR EQU CYREG_PRT0_DR
d__2__INP_DIS EQU CYREG_PRT0_INP_DIS
d__2__INTTYPE EQU CYREG_PICU0_INTTYPE7
d__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d__2__LCD_EN EQU CYREG_PRT0_LCD_EN
d__2__MASK EQU 0x80
d__2__PC EQU CYREG_PRT0_PC7
d__2__PORT EQU 0
d__2__PRT EQU CYREG_PRT0_PRT
d__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d__2__PS EQU CYREG_PRT0_PS
d__2__SHIFT EQU 7
d__2__SLW EQU CYREG_PRT0_SLW
d__3__AG EQU CYREG_PRT0_AG
d__3__AMUX EQU CYREG_PRT0_AMUX
d__3__BIE EQU CYREG_PRT0_BIE
d__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d__3__BYP EQU CYREG_PRT0_BYP
d__3__CTL EQU CYREG_PRT0_CTL
d__3__DM0 EQU CYREG_PRT0_DM0
d__3__DM1 EQU CYREG_PRT0_DM1
d__3__DM2 EQU CYREG_PRT0_DM2
d__3__DR EQU CYREG_PRT0_DR
d__3__INP_DIS EQU CYREG_PRT0_INP_DIS
d__3__INTTYPE EQU CYREG_PICU0_INTTYPE6
d__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d__3__LCD_EN EQU CYREG_PRT0_LCD_EN
d__3__MASK EQU 0x40
d__3__PC EQU CYREG_PRT0_PC6
d__3__PORT EQU 0
d__3__PRT EQU CYREG_PRT0_PRT
d__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d__3__PS EQU CYREG_PRT0_PS
d__3__SHIFT EQU 6
d__3__SLW EQU CYREG_PRT0_SLW
d__4__AG EQU CYREG_PRT0_AG
d__4__AMUX EQU CYREG_PRT0_AMUX
d__4__BIE EQU CYREG_PRT0_BIE
d__4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d__4__BYP EQU CYREG_PRT0_BYP
d__4__CTL EQU CYREG_PRT0_CTL
d__4__DM0 EQU CYREG_PRT0_DM0
d__4__DM1 EQU CYREG_PRT0_DM1
d__4__DM2 EQU CYREG_PRT0_DM2
d__4__DR EQU CYREG_PRT0_DR
d__4__INP_DIS EQU CYREG_PRT0_INP_DIS
d__4__INTTYPE EQU CYREG_PICU0_INTTYPE5
d__4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d__4__LCD_EN EQU CYREG_PRT0_LCD_EN
d__4__MASK EQU 0x20
d__4__PC EQU CYREG_PRT0_PC5
d__4__PORT EQU 0
d__4__PRT EQU CYREG_PRT0_PRT
d__4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d__4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d__4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d__4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d__4__PS EQU CYREG_PRT0_PS
d__4__SHIFT EQU 5
d__4__SLW EQU CYREG_PRT0_SLW
d__5__AG EQU CYREG_PRT0_AG
d__5__AMUX EQU CYREG_PRT0_AMUX
d__5__BIE EQU CYREG_PRT0_BIE
d__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d__5__BYP EQU CYREG_PRT0_BYP
d__5__CTL EQU CYREG_PRT0_CTL
d__5__DM0 EQU CYREG_PRT0_DM0
d__5__DM1 EQU CYREG_PRT0_DM1
d__5__DM2 EQU CYREG_PRT0_DM2
d__5__DR EQU CYREG_PRT0_DR
d__5__INP_DIS EQU CYREG_PRT0_INP_DIS
d__5__INTTYPE EQU CYREG_PICU0_INTTYPE4
d__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d__5__LCD_EN EQU CYREG_PRT0_LCD_EN
d__5__MASK EQU 0x10
d__5__PC EQU CYREG_PRT0_PC4
d__5__PORT EQU 0
d__5__PRT EQU CYREG_PRT0_PRT
d__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d__5__PS EQU CYREG_PRT0_PS
d__5__SHIFT EQU 4
d__5__SLW EQU CYREG_PRT0_SLW
d__6__AG EQU CYREG_PRT0_AG
d__6__AMUX EQU CYREG_PRT0_AMUX
d__6__BIE EQU CYREG_PRT0_BIE
d__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d__6__BYP EQU CYREG_PRT0_BYP
d__6__CTL EQU CYREG_PRT0_CTL
d__6__DM0 EQU CYREG_PRT0_DM0
d__6__DM1 EQU CYREG_PRT0_DM1
d__6__DM2 EQU CYREG_PRT0_DM2
d__6__DR EQU CYREG_PRT0_DR
d__6__INP_DIS EQU CYREG_PRT0_INP_DIS
d__6__INTTYPE EQU CYREG_PICU0_INTTYPE3
d__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d__6__LCD_EN EQU CYREG_PRT0_LCD_EN
d__6__MASK EQU 0x08
d__6__PC EQU CYREG_PRT0_PC3
d__6__PORT EQU 0
d__6__PRT EQU CYREG_PRT0_PRT
d__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d__6__PS EQU CYREG_PRT0_PS
d__6__SHIFT EQU 3
d__6__SLW EQU CYREG_PRT0_SLW
d__7__AG EQU CYREG_PRT0_AG
d__7__AMUX EQU CYREG_PRT0_AMUX
d__7__BIE EQU CYREG_PRT0_BIE
d__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d__7__BYP EQU CYREG_PRT0_BYP
d__7__CTL EQU CYREG_PRT0_CTL
d__7__DM0 EQU CYREG_PRT0_DM0
d__7__DM1 EQU CYREG_PRT0_DM1
d__7__DM2 EQU CYREG_PRT0_DM2
d__7__DR EQU CYREG_PRT0_DR
d__7__INP_DIS EQU CYREG_PRT0_INP_DIS
d__7__INTTYPE EQU CYREG_PICU0_INTTYPE2
d__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d__7__LCD_EN EQU CYREG_PRT0_LCD_EN
d__7__MASK EQU 0x04
d__7__PC EQU CYREG_PRT0_PC2
d__7__PORT EQU 0
d__7__PRT EQU CYREG_PRT0_PRT
d__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d__7__PS EQU CYREG_PRT0_PS
d__7__SHIFT EQU 2
d__7__SLW EQU CYREG_PRT0_SLW

; HV
HV__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
HV__0__MASK EQU 0x02
HV__0__PC EQU CYREG_PRT3_PC1
HV__0__PORT EQU 3
HV__0__SHIFT EQU 1
HV__AG EQU CYREG_PRT3_AG
HV__AMUX EQU CYREG_PRT3_AMUX
HV__BIE EQU CYREG_PRT3_BIE
HV__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HV__BYP EQU CYREG_PRT3_BYP
HV__CTL EQU CYREG_PRT3_CTL
HV__DM0 EQU CYREG_PRT3_DM0
HV__DM1 EQU CYREG_PRT3_DM1
HV__DM2 EQU CYREG_PRT3_DM2
HV__DR EQU CYREG_PRT3_DR
HV__INP_DIS EQU CYREG_PRT3_INP_DIS
HV__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
HV__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HV__LCD_EN EQU CYREG_PRT3_LCD_EN
HV__MASK EQU 0x02
HV__PORT EQU 3
HV__PRT EQU CYREG_PRT3_PRT
HV__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HV__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HV__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HV__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HV__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HV__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HV__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HV__PS EQU CYREG_PRT3_PS
HV__SHIFT EQU 1
HV__SLW EQU CYREG_PRT3_SLW

; RX
RX__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
RX__0__MASK EQU 0x10
RX__0__PC EQU CYREG_PRT3_PC4
RX__0__PORT EQU 3
RX__0__SHIFT EQU 4
RX__AG EQU CYREG_PRT3_AG
RX__AMUX EQU CYREG_PRT3_AMUX
RX__BIE EQU CYREG_PRT3_BIE
RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RX__BYP EQU CYREG_PRT3_BYP
RX__CTL EQU CYREG_PRT3_CTL
RX__DM0 EQU CYREG_PRT3_DM0
RX__DM1 EQU CYREG_PRT3_DM1
RX__DM2 EQU CYREG_PRT3_DM2
RX__DR EQU CYREG_PRT3_DR
RX__INP_DIS EQU CYREG_PRT3_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RX__LCD_EN EQU CYREG_PRT3_LCD_EN
RX__MASK EQU 0x10
RX__PORT EQU 3
RX__PRT EQU CYREG_PRT3_PRT
RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RX__PS EQU CYREG_PRT3_PS
RX__SHIFT EQU 4
RX__SLW EQU CYREG_PRT3_SLW

; SD
SD__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
SD__0__MASK EQU 0x01
SD__0__PC EQU CYREG_PRT6_PC0
SD__0__PORT EQU 6
SD__0__SHIFT EQU 0
SD__1__INTTYPE EQU CYREG_PICU6_INTTYPE1
SD__1__MASK EQU 0x02
SD__1__PC EQU CYREG_PRT6_PC1
SD__1__PORT EQU 6
SD__1__SHIFT EQU 1
SD__2__INTTYPE EQU CYREG_PICU6_INTTYPE2
SD__2__MASK EQU 0x04
SD__2__PC EQU CYREG_PRT6_PC2
SD__2__PORT EQU 6
SD__2__SHIFT EQU 2
SD__3__INTTYPE EQU CYREG_PICU6_INTTYPE3
SD__3__MASK EQU 0x08
SD__3__PC EQU CYREG_PRT6_PC3
SD__3__PORT EQU 6
SD__3__SHIFT EQU 3
SD__4__INTTYPE EQU CYREG_PICU6_INTTYPE4
SD__4__MASK EQU 0x10
SD__4__PC EQU CYREG_PRT6_PC4
SD__4__PORT EQU 6
SD__4__SHIFT EQU 4
SD__5__INTTYPE EQU CYREG_PICU6_INTTYPE5
SD__5__MASK EQU 0x20
SD__5__PC EQU CYREG_PRT6_PC5
SD__5__PORT EQU 6
SD__5__SHIFT EQU 5
SD__6__INTTYPE EQU CYREG_PICU6_INTTYPE6
SD__6__MASK EQU 0x40
SD__6__PC EQU CYREG_PRT6_PC6
SD__6__PORT EQU 6
SD__6__SHIFT EQU 6
SD__7__INTTYPE EQU CYREG_PICU6_INTTYPE7
SD__7__MASK EQU 0x80
SD__7__PC EQU CYREG_PRT6_PC7
SD__7__PORT EQU 6
SD__7__SHIFT EQU 7
SD__AG EQU CYREG_PRT6_AG
SD__AMUX EQU CYREG_PRT6_AMUX
SD__BIE EQU CYREG_PRT6_BIE
SD__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SD__BYP EQU CYREG_PRT6_BYP
SD__CTL EQU CYREG_PRT6_CTL
SD__DM0 EQU CYREG_PRT6_DM0
SD__DM1 EQU CYREG_PRT6_DM1
SD__DM2 EQU CYREG_PRT6_DM2
SD__DR EQU CYREG_PRT6_DR
SD__INP_DIS EQU CYREG_PRT6_INP_DIS
SD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SD__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SD__LCD_EN EQU CYREG_PRT6_LCD_EN
SD__MASK EQU 0xFF
SD__PORT EQU 6
SD__PRT EQU CYREG_PRT6_PRT
SD__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SD__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SD__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SD__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SD__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SD__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SD__PS EQU CYREG_PRT6_PS
SD__SHIFT EQU 0
SD__SLW EQU CYREG_PRT6_SLW

; TX
TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
TX__0__MASK EQU 0x20
TX__0__PC EQU CYREG_PRT3_PC5
TX__0__PORT EQU 3
TX__0__SHIFT EQU 5
TX__AG EQU CYREG_PRT3_AG
TX__AMUX EQU CYREG_PRT3_AMUX
TX__BIE EQU CYREG_PRT3_BIE
TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TX__BYP EQU CYREG_PRT3_BYP
TX__CTL EQU CYREG_PRT3_CTL
TX__DM0 EQU CYREG_PRT3_DM0
TX__DM1 EQU CYREG_PRT3_DM1
TX__DM2 EQU CYREG_PRT3_DM2
TX__DR EQU CYREG_PRT3_DR
TX__INP_DIS EQU CYREG_PRT3_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TX__LCD_EN EQU CYREG_PRT3_LCD_EN
TX__MASK EQU 0x20
TX__PORT EQU 3
TX__PRT EQU CYREG_PRT3_PRT
TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TX__PS EQU CYREG_PRT3_PS
TX__SHIFT EQU 5
TX__SLW EQU CYREG_PRT3_SLW

; CAN
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CAN_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
CAN_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
CAN_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
CAN_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
CAN_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
CAN_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
CAN_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
CAN_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
CAN_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
CAN_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CAN_Timer_TimerHW__PM_ACT_MSK EQU 0x01
CAN_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CAN_Timer_TimerHW__PM_STBY_MSK EQU 0x01
CAN_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
CAN_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
CAN_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; LED
LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT0_PC1
LED__0__PORT EQU 0
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT0_AG
LED__AMUX EQU CYREG_PRT0_AMUX
LED__BIE EQU CYREG_PRT0_BIE
LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED__BYP EQU CYREG_PRT0_BYP
LED__CTL EQU CYREG_PRT0_CTL
LED__DM0 EQU CYREG_PRT0_DM0
LED__DM1 EQU CYREG_PRT0_DM1
LED__DM2 EQU CYREG_PRT0_DM2
LED__DR EQU CYREG_PRT0_DR
LED__INP_DIS EQU CYREG_PRT0_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT0_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 0
LED__PRT EQU CYREG_PRT0_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED__PS EQU CYREG_PRT0_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT0_SLW
LED_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
LED_1__0__MASK EQU 0x04
LED_1__0__PC EQU CYREG_PRT1_PC2
LED_1__0__PORT EQU 1
LED_1__0__SHIFT EQU 2
LED_1__AG EQU CYREG_PRT1_AG
LED_1__AMUX EQU CYREG_PRT1_AMUX
LED_1__BIE EQU CYREG_PRT1_BIE
LED_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_1__BYP EQU CYREG_PRT1_BYP
LED_1__CTL EQU CYREG_PRT1_CTL
LED_1__DM0 EQU CYREG_PRT1_DM0
LED_1__DM1 EQU CYREG_PRT1_DM1
LED_1__DM2 EQU CYREG_PRT1_DM2
LED_1__DR EQU CYREG_PRT1_DR
LED_1__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_1__MASK EQU 0x04
LED_1__PORT EQU 1
LED_1__PRT EQU CYREG_PRT1_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_1__PS EQU CYREG_PRT1_PS
LED_1__SHIFT EQU 2
LED_1__SLW EQU CYREG_PRT1_SLW

; D_BL
D_BL__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
D_BL__0__MASK EQU 0x80
D_BL__0__PC EQU CYREG_PRT4_PC7
D_BL__0__PORT EQU 4
D_BL__0__SHIFT EQU 7
D_BL__AG EQU CYREG_PRT4_AG
D_BL__AMUX EQU CYREG_PRT4_AMUX
D_BL__BIE EQU CYREG_PRT4_BIE
D_BL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D_BL__BYP EQU CYREG_PRT4_BYP
D_BL__CTL EQU CYREG_PRT4_CTL
D_BL__DM0 EQU CYREG_PRT4_DM0
D_BL__DM1 EQU CYREG_PRT4_DM1
D_BL__DM2 EQU CYREG_PRT4_DM2
D_BL__DR EQU CYREG_PRT4_DR
D_BL__INP_DIS EQU CYREG_PRT4_INP_DIS
D_BL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
D_BL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D_BL__LCD_EN EQU CYREG_PRT4_LCD_EN
D_BL__MASK EQU 0x80
D_BL__PORT EQU 4
D_BL__PRT EQU CYREG_PRT4_PRT
D_BL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D_BL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D_BL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D_BL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D_BL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D_BL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D_BL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D_BL__PS EQU CYREG_PRT4_PS
D_BL__SHIFT EQU 7
D_BL__SLW EQU CYREG_PRT4_SLW

; D_CS
D_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
D_CS__0__MASK EQU 0x02
D_CS__0__PC EQU CYREG_PRT12_PC1
D_CS__0__PORT EQU 12
D_CS__0__SHIFT EQU 1
D_CS__AG EQU CYREG_PRT12_AG
D_CS__BIE EQU CYREG_PRT12_BIE
D_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D_CS__BYP EQU CYREG_PRT12_BYP
D_CS__DM0 EQU CYREG_PRT12_DM0
D_CS__DM1 EQU CYREG_PRT12_DM1
D_CS__DM2 EQU CYREG_PRT12_DM2
D_CS__DR EQU CYREG_PRT12_DR
D_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
D_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D_CS__MASK EQU 0x02
D_CS__PORT EQU 12
D_CS__PRT EQU CYREG_PRT12_PRT
D_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D_CS__PS EQU CYREG_PRT12_PS
D_CS__SHIFT EQU 1
D_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D_CS__SLW EQU CYREG_PRT12_SLW

; D_RD
D_RD__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
D_RD__0__MASK EQU 0x10
D_RD__0__PC EQU CYREG_PRT4_PC4
D_RD__0__PORT EQU 4
D_RD__0__SHIFT EQU 4
D_RD__AG EQU CYREG_PRT4_AG
D_RD__AMUX EQU CYREG_PRT4_AMUX
D_RD__BIE EQU CYREG_PRT4_BIE
D_RD__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D_RD__BYP EQU CYREG_PRT4_BYP
D_RD__CTL EQU CYREG_PRT4_CTL
D_RD__DM0 EQU CYREG_PRT4_DM0
D_RD__DM1 EQU CYREG_PRT4_DM1
D_RD__DM2 EQU CYREG_PRT4_DM2
D_RD__DR EQU CYREG_PRT4_DR
D_RD__INP_DIS EQU CYREG_PRT4_INP_DIS
D_RD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
D_RD__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D_RD__LCD_EN EQU CYREG_PRT4_LCD_EN
D_RD__MASK EQU 0x10
D_RD__PORT EQU 4
D_RD__PRT EQU CYREG_PRT4_PRT
D_RD__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D_RD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D_RD__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D_RD__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D_RD__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D_RD__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D_RD__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D_RD__PS EQU CYREG_PRT4_PS
D_RD__SHIFT EQU 4
D_RD__SLW EQU CYREG_PRT4_SLW

; D_RS
D_RS__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
D_RS__0__MASK EQU 0x40
D_RS__0__PC EQU CYREG_PRT4_PC6
D_RS__0__PORT EQU 4
D_RS__0__SHIFT EQU 6
D_RS__AG EQU CYREG_PRT4_AG
D_RS__AMUX EQU CYREG_PRT4_AMUX
D_RS__BIE EQU CYREG_PRT4_BIE
D_RS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D_RS__BYP EQU CYREG_PRT4_BYP
D_RS__CTL EQU CYREG_PRT4_CTL
D_RS__DM0 EQU CYREG_PRT4_DM0
D_RS__DM1 EQU CYREG_PRT4_DM1
D_RS__DM2 EQU CYREG_PRT4_DM2
D_RS__DR EQU CYREG_PRT4_DR
D_RS__INP_DIS EQU CYREG_PRT4_INP_DIS
D_RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
D_RS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D_RS__LCD_EN EQU CYREG_PRT4_LCD_EN
D_RS__MASK EQU 0x40
D_RS__PORT EQU 4
D_RS__PRT EQU CYREG_PRT4_PRT
D_RS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D_RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D_RS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D_RS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D_RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D_RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D_RS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D_RS__PS EQU CYREG_PRT4_PS
D_RS__SHIFT EQU 6
D_RS__SLW EQU CYREG_PRT4_SLW

; D_WR
D_WR__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
D_WR__0__MASK EQU 0x20
D_WR__0__PC EQU CYREG_PRT4_PC5
D_WR__0__PORT EQU 4
D_WR__0__SHIFT EQU 5
D_WR__AG EQU CYREG_PRT4_AG
D_WR__AMUX EQU CYREG_PRT4_AMUX
D_WR__BIE EQU CYREG_PRT4_BIE
D_WR__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D_WR__BYP EQU CYREG_PRT4_BYP
D_WR__CTL EQU CYREG_PRT4_CTL
D_WR__DM0 EQU CYREG_PRT4_DM0
D_WR__DM1 EQU CYREG_PRT4_DM1
D_WR__DM2 EQU CYREG_PRT4_DM2
D_WR__DR EQU CYREG_PRT4_DR
D_WR__INP_DIS EQU CYREG_PRT4_INP_DIS
D_WR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
D_WR__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D_WR__LCD_EN EQU CYREG_PRT4_LCD_EN
D_WR__MASK EQU 0x20
D_WR__PORT EQU 4
D_WR__PRT EQU CYREG_PRT4_PRT
D_WR__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D_WR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D_WR__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D_WR__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D_WR__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D_WR__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D_WR__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D_WR__PS EQU CYREG_PRT4_PS
D_WR__SHIFT EQU 5
D_WR__SLW EQU CYREG_PRT4_SLW

; D_RST
D_RST__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
D_RST__0__MASK EQU 0x01
D_RST__0__PC EQU CYREG_PRT12_PC0
D_RST__0__PORT EQU 12
D_RST__0__SHIFT EQU 0
D_RST__AG EQU CYREG_PRT12_AG
D_RST__BIE EQU CYREG_PRT12_BIE
D_RST__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D_RST__BYP EQU CYREG_PRT12_BYP
D_RST__DM0 EQU CYREG_PRT12_DM0
D_RST__DM1 EQU CYREG_PRT12_DM1
D_RST__DM2 EQU CYREG_PRT12_DM2
D_RST__DR EQU CYREG_PRT12_DR
D_RST__INP_DIS EQU CYREG_PRT12_INP_DIS
D_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D_RST__MASK EQU 0x01
D_RST__PORT EQU 12
D_RST__PRT EQU CYREG_PRT12_PRT
D_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D_RST__PS EQU CYREG_PRT12_PS
D_RST__SHIFT EQU 0
D_RST__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D_RST__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D_RST__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D_RST__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D_RST__SLW EQU CYREG_PRT12_SLW

; Drive
Drive__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Drive__0__MASK EQU 0x01
Drive__0__PC EQU CYREG_PRT3_PC0
Drive__0__PORT EQU 3
Drive__0__SHIFT EQU 0
Drive__AG EQU CYREG_PRT3_AG
Drive__AMUX EQU CYREG_PRT3_AMUX
Drive__BIE EQU CYREG_PRT3_BIE
Drive__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive__BYP EQU CYREG_PRT3_BYP
Drive__CTL EQU CYREG_PRT3_CTL
Drive__DM0 EQU CYREG_PRT3_DM0
Drive__DM1 EQU CYREG_PRT3_DM1
Drive__DM2 EQU CYREG_PRT3_DM2
Drive__DR EQU CYREG_PRT3_DR
Drive__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Drive__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive__MASK EQU 0x01
Drive__PORT EQU 3
Drive__PRT EQU CYREG_PRT3_PRT
Drive__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive__PS EQU CYREG_PRT3_PS
Drive__SHIFT EQU 0
Drive__SLW EQU CYREG_PRT3_SLW

; GLV_V
GLV_V__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
GLV_V__0__MASK EQU 0x04
GLV_V__0__PC EQU CYREG_PRT3_PC2
GLV_V__0__PORT EQU 3
GLV_V__0__SHIFT EQU 2
GLV_V__AG EQU CYREG_PRT3_AG
GLV_V__AMUX EQU CYREG_PRT3_AMUX
GLV_V__BIE EQU CYREG_PRT3_BIE
GLV_V__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GLV_V__BYP EQU CYREG_PRT3_BYP
GLV_V__CTL EQU CYREG_PRT3_CTL
GLV_V__DM0 EQU CYREG_PRT3_DM0
GLV_V__DM1 EQU CYREG_PRT3_DM1
GLV_V__DM2 EQU CYREG_PRT3_DM2
GLV_V__DR EQU CYREG_PRT3_DR
GLV_V__INP_DIS EQU CYREG_PRT3_INP_DIS
GLV_V__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GLV_V__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GLV_V__LCD_EN EQU CYREG_PRT3_LCD_EN
GLV_V__MASK EQU 0x04
GLV_V__PORT EQU 3
GLV_V__PRT EQU CYREG_PRT3_PRT
GLV_V__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GLV_V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GLV_V__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GLV_V__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GLV_V__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GLV_V__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GLV_V__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GLV_V__PS EQU CYREG_PRT3_PS
GLV_V__SHIFT EQU 2
GLV_V__SLW EQU CYREG_PRT3_SLW

; Buzzer
Buzzer__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Buzzer__0__MASK EQU 0x01
Buzzer__0__PC EQU CYREG_PRT5_PC0
Buzzer__0__PORT EQU 5
Buzzer__0__SHIFT EQU 0
Buzzer__AG EQU CYREG_PRT5_AG
Buzzer__AMUX EQU CYREG_PRT5_AMUX
Buzzer__BIE EQU CYREG_PRT5_BIE
Buzzer__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Buzzer__BYP EQU CYREG_PRT5_BYP
Buzzer__CTL EQU CYREG_PRT5_CTL
Buzzer__DM0 EQU CYREG_PRT5_DM0
Buzzer__DM1 EQU CYREG_PRT5_DM1
Buzzer__DM2 EQU CYREG_PRT5_DM2
Buzzer__DR EQU CYREG_PRT5_DR
Buzzer__INP_DIS EQU CYREG_PRT5_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT5_LCD_EN
Buzzer__MASK EQU 0x01
Buzzer__PORT EQU 5
Buzzer__PRT EQU CYREG_PRT5_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Buzzer__PS EQU CYREG_PRT5_PS
Buzzer__SHIFT EQU 0
Buzzer__SLW EQU CYREG_PRT5_SLW

; RGB1_1
RGB1_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RGB1_1__0__MASK EQU 0x04
RGB1_1__0__PC EQU CYREG_PRT2_PC2
RGB1_1__0__PORT EQU 2
RGB1_1__0__SHIFT EQU 2
RGB1_1__AG EQU CYREG_PRT2_AG
RGB1_1__AMUX EQU CYREG_PRT2_AMUX
RGB1_1__BIE EQU CYREG_PRT2_BIE
RGB1_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB1_1__BYP EQU CYREG_PRT2_BYP
RGB1_1__CTL EQU CYREG_PRT2_CTL
RGB1_1__DM0 EQU CYREG_PRT2_DM0
RGB1_1__DM1 EQU CYREG_PRT2_DM1
RGB1_1__DM2 EQU CYREG_PRT2_DM2
RGB1_1__DR EQU CYREG_PRT2_DR
RGB1_1__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB1_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB1_1__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB1_1__MASK EQU 0x04
RGB1_1__PORT EQU 2
RGB1_1__PRT EQU CYREG_PRT2_PRT
RGB1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB1_1__PS EQU CYREG_PRT2_PS
RGB1_1__SHIFT EQU 2
RGB1_1__SLW EQU CYREG_PRT2_SLW

; RGB1_2
RGB1_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
RGB1_2__0__MASK EQU 0x10
RGB1_2__0__PC EQU CYREG_PRT1_PC4
RGB1_2__0__PORT EQU 1
RGB1_2__0__SHIFT EQU 4
RGB1_2__AG EQU CYREG_PRT1_AG
RGB1_2__AMUX EQU CYREG_PRT1_AMUX
RGB1_2__BIE EQU CYREG_PRT1_BIE
RGB1_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RGB1_2__BYP EQU CYREG_PRT1_BYP
RGB1_2__CTL EQU CYREG_PRT1_CTL
RGB1_2__DM0 EQU CYREG_PRT1_DM0
RGB1_2__DM1 EQU CYREG_PRT1_DM1
RGB1_2__DM2 EQU CYREG_PRT1_DM2
RGB1_2__DR EQU CYREG_PRT1_DR
RGB1_2__INP_DIS EQU CYREG_PRT1_INP_DIS
RGB1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RGB1_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RGB1_2__LCD_EN EQU CYREG_PRT1_LCD_EN
RGB1_2__MASK EQU 0x10
RGB1_2__PORT EQU 1
RGB1_2__PRT EQU CYREG_PRT1_PRT
RGB1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RGB1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RGB1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RGB1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RGB1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RGB1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RGB1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RGB1_2__PS EQU CYREG_PRT1_PS
RGB1_2__SHIFT EQU 4
RGB1_2__SLW EQU CYREG_PRT1_SLW

; RGB2_1
RGB2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB2_1__0__MASK EQU 0x08
RGB2_1__0__PC EQU CYREG_PRT2_PC3
RGB2_1__0__PORT EQU 2
RGB2_1__0__SHIFT EQU 3
RGB2_1__AG EQU CYREG_PRT2_AG
RGB2_1__AMUX EQU CYREG_PRT2_AMUX
RGB2_1__BIE EQU CYREG_PRT2_BIE
RGB2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB2_1__BYP EQU CYREG_PRT2_BYP
RGB2_1__CTL EQU CYREG_PRT2_CTL
RGB2_1__DM0 EQU CYREG_PRT2_DM0
RGB2_1__DM1 EQU CYREG_PRT2_DM1
RGB2_1__DM2 EQU CYREG_PRT2_DM2
RGB2_1__DR EQU CYREG_PRT2_DR
RGB2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB2_1__MASK EQU 0x08
RGB2_1__PORT EQU 2
RGB2_1__PRT EQU CYREG_PRT2_PRT
RGB2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB2_1__PS EQU CYREG_PRT2_PS
RGB2_1__SHIFT EQU 3
RGB2_1__SLW EQU CYREG_PRT2_SLW

; RGB2_2
RGB2_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
RGB2_2__0__MASK EQU 0x20
RGB2_2__0__PC EQU CYREG_PRT1_PC5
RGB2_2__0__PORT EQU 1
RGB2_2__0__SHIFT EQU 5
RGB2_2__AG EQU CYREG_PRT1_AG
RGB2_2__AMUX EQU CYREG_PRT1_AMUX
RGB2_2__BIE EQU CYREG_PRT1_BIE
RGB2_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RGB2_2__BYP EQU CYREG_PRT1_BYP
RGB2_2__CTL EQU CYREG_PRT1_CTL
RGB2_2__DM0 EQU CYREG_PRT1_DM0
RGB2_2__DM1 EQU CYREG_PRT1_DM1
RGB2_2__DM2 EQU CYREG_PRT1_DM2
RGB2_2__DR EQU CYREG_PRT1_DR
RGB2_2__INP_DIS EQU CYREG_PRT1_INP_DIS
RGB2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RGB2_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RGB2_2__LCD_EN EQU CYREG_PRT1_LCD_EN
RGB2_2__MASK EQU 0x20
RGB2_2__PORT EQU 1
RGB2_2__PRT EQU CYREG_PRT1_PRT
RGB2_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RGB2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RGB2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RGB2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RGB2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RGB2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RGB2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RGB2_2__PS EQU CYREG_PRT1_PS
RGB2_2__SHIFT EQU 5
RGB2_2__SLW EQU CYREG_PRT1_SLW

; RGB3_1
RGB3_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB3_1__0__MASK EQU 0x10
RGB3_1__0__PC EQU CYREG_PRT2_PC4
RGB3_1__0__PORT EQU 2
RGB3_1__0__SHIFT EQU 4
RGB3_1__AG EQU CYREG_PRT2_AG
RGB3_1__AMUX EQU CYREG_PRT2_AMUX
RGB3_1__BIE EQU CYREG_PRT2_BIE
RGB3_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB3_1__BYP EQU CYREG_PRT2_BYP
RGB3_1__CTL EQU CYREG_PRT2_CTL
RGB3_1__DM0 EQU CYREG_PRT2_DM0
RGB3_1__DM1 EQU CYREG_PRT2_DM1
RGB3_1__DM2 EQU CYREG_PRT2_DM2
RGB3_1__DR EQU CYREG_PRT2_DR
RGB3_1__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB3_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB3_1__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB3_1__MASK EQU 0x10
RGB3_1__PORT EQU 2
RGB3_1__PRT EQU CYREG_PRT2_PRT
RGB3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB3_1__PS EQU CYREG_PRT2_PS
RGB3_1__SHIFT EQU 4
RGB3_1__SLW EQU CYREG_PRT2_SLW

; RGB3_2
RGB3_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RGB3_2__0__MASK EQU 0x40
RGB3_2__0__PC EQU CYREG_PRT1_PC6
RGB3_2__0__PORT EQU 1
RGB3_2__0__SHIFT EQU 6
RGB3_2__AG EQU CYREG_PRT1_AG
RGB3_2__AMUX EQU CYREG_PRT1_AMUX
RGB3_2__BIE EQU CYREG_PRT1_BIE
RGB3_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RGB3_2__BYP EQU CYREG_PRT1_BYP
RGB3_2__CTL EQU CYREG_PRT1_CTL
RGB3_2__DM0 EQU CYREG_PRT1_DM0
RGB3_2__DM1 EQU CYREG_PRT1_DM1
RGB3_2__DM2 EQU CYREG_PRT1_DM2
RGB3_2__DR EQU CYREG_PRT1_DR
RGB3_2__INP_DIS EQU CYREG_PRT1_INP_DIS
RGB3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RGB3_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RGB3_2__LCD_EN EQU CYREG_PRT1_LCD_EN
RGB3_2__MASK EQU 0x40
RGB3_2__PORT EQU 1
RGB3_2__PRT EQU CYREG_PRT1_PRT
RGB3_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RGB3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RGB3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RGB3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RGB3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RGB3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RGB3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RGB3_2__PS EQU CYREG_PRT1_PS
RGB3_2__SHIFT EQU 6
RGB3_2__SLW EQU CYREG_PRT1_SLW

; BMS_LED
BMS_LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
BMS_LED__0__MASK EQU 0x02
BMS_LED__0__PC EQU CYREG_PRT5_PC1
BMS_LED__0__PORT EQU 5
BMS_LED__0__SHIFT EQU 1
BMS_LED__AG EQU CYREG_PRT5_AG
BMS_LED__AMUX EQU CYREG_PRT5_AMUX
BMS_LED__BIE EQU CYREG_PRT5_BIE
BMS_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BMS_LED__BYP EQU CYREG_PRT5_BYP
BMS_LED__CTL EQU CYREG_PRT5_CTL
BMS_LED__DM0 EQU CYREG_PRT5_DM0
BMS_LED__DM1 EQU CYREG_PRT5_DM1
BMS_LED__DM2 EQU CYREG_PRT5_DM2
BMS_LED__DR EQU CYREG_PRT5_DR
BMS_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
BMS_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
BMS_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BMS_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
BMS_LED__MASK EQU 0x02
BMS_LED__PORT EQU 5
BMS_LED__PRT EQU CYREG_PRT5_PRT
BMS_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BMS_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BMS_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BMS_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BMS_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BMS_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BMS_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BMS_LED__PS EQU CYREG_PRT5_PS
BMS_LED__SHIFT EQU 1
BMS_LED__SLW EQU CYREG_PRT5_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; IMD_LED
IMD_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
IMD_LED__0__MASK EQU 0x08
IMD_LED__0__PC EQU CYREG_PRT3_PC3
IMD_LED__0__PORT EQU 3
IMD_LED__0__SHIFT EQU 3
IMD_LED__AG EQU CYREG_PRT3_AG
IMD_LED__AMUX EQU CYREG_PRT3_AMUX
IMD_LED__BIE EQU CYREG_PRT3_BIE
IMD_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IMD_LED__BYP EQU CYREG_PRT3_BYP
IMD_LED__CTL EQU CYREG_PRT3_CTL
IMD_LED__DM0 EQU CYREG_PRT3_DM0
IMD_LED__DM1 EQU CYREG_PRT3_DM1
IMD_LED__DM2 EQU CYREG_PRT3_DM2
IMD_LED__DR EQU CYREG_PRT3_DR
IMD_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
IMD_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IMD_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IMD_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
IMD_LED__MASK EQU 0x08
IMD_LED__PORT EQU 3
IMD_LED__PRT EQU CYREG_PRT3_PRT
IMD_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IMD_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IMD_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IMD_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IMD_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IMD_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IMD_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IMD_LED__PS EQU CYREG_PRT3_PS
IMD_LED__SHIFT EQU 3
IMD_LED__SLW EQU CYREG_PRT3_SLW

; isr_can
isr_can__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_can__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_can__INTC_MASK EQU 0x02
isr_can__INTC_NUMBER EQU 1
isr_can__INTC_PRIOR_NUM EQU 7
isr_can__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_can__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_can__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_wdt
isr_wdt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_wdt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_wdt__INTC_MASK EQU 0x08
isr_wdt__INTC_NUMBER EQU 3
isr_wdt__INTC_PRIOR_NUM EQU 7
isr_wdt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_wdt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_wdt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_GLV_V
ADC_GLV_V_DEC__COHER EQU CYREG_DEC_COHER
ADC_GLV_V_DEC__CR EQU CYREG_DEC_CR
ADC_GLV_V_DEC__DR1 EQU CYREG_DEC_DR1
ADC_GLV_V_DEC__DR2 EQU CYREG_DEC_DR2
ADC_GLV_V_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_GLV_V_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_GLV_V_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_GLV_V_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_GLV_V_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_GLV_V_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_GLV_V_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_GLV_V_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_GLV_V_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_GLV_V_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_GLV_V_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_GLV_V_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_GLV_V_DEC__PM_ACT_MSK EQU 0x01
ADC_GLV_V_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_GLV_V_DEC__PM_STBY_MSK EQU 0x01
ADC_GLV_V_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_GLV_V_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_GLV_V_DEC__SR EQU CYREG_DEC_SR
ADC_GLV_V_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_GLV_V_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_GLV_V_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_GLV_V_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_GLV_V_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_GLV_V_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_GLV_V_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_GLV_V_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_GLV_V_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_GLV_V_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_GLV_V_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_GLV_V_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_GLV_V_DSM__CLK EQU CYREG_DSM0_CLK
ADC_GLV_V_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_GLV_V_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_GLV_V_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_GLV_V_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_GLV_V_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_GLV_V_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_GLV_V_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_GLV_V_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_GLV_V_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_GLV_V_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_GLV_V_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_GLV_V_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_GLV_V_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_GLV_V_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_GLV_V_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_GLV_V_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_GLV_V_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_GLV_V_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_GLV_V_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_GLV_V_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_GLV_V_DSM__MISC EQU CYREG_DSM0_MISC
ADC_GLV_V_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_GLV_V_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_GLV_V_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_GLV_V_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_GLV_V_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_GLV_V_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_GLV_V_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_GLV_V_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_GLV_V_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_GLV_V_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_GLV_V_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_GLV_V_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_GLV_V_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_GLV_V_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_GLV_V_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_GLV_V_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_GLV_V_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_GLV_V_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_GLV_V_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_GLV_V_Ext_CP_Clk__INDEX EQU 0x00
ADC_GLV_V_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_GLV_V_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_GLV_V_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_GLV_V_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_GLV_V_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_GLV_V_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_GLV_V_IRQ__INTC_MASK EQU 0x20000000
ADC_GLV_V_IRQ__INTC_NUMBER EQU 29
ADC_GLV_V_IRQ__INTC_PRIOR_NUM EQU 7
ADC_GLV_V_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_GLV_V_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_GLV_V_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_GLV_V_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_GLV_V_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_GLV_V_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_GLV_V_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_GLV_V_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_GLV_V_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_GLV_V_theACLK__INDEX EQU 0x00
ADC_GLV_V_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_GLV_V_theACLK__PM_ACT_MSK EQU 0x01
ADC_GLV_V_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_GLV_V_theACLK__PM_STBY_MSK EQU 0x01

; WDT_Reset
WDT_Reset__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
WDT_Reset__0__MASK EQU 0x01
WDT_Reset__0__PC EQU CYREG_PRT0_PC0
WDT_Reset__0__PORT EQU 0
WDT_Reset__0__SHIFT EQU 0
WDT_Reset__AG EQU CYREG_PRT0_AG
WDT_Reset__AMUX EQU CYREG_PRT0_AMUX
WDT_Reset__BIE EQU CYREG_PRT0_BIE
WDT_Reset__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WDT_Reset__BYP EQU CYREG_PRT0_BYP
WDT_Reset__CTL EQU CYREG_PRT0_CTL
WDT_Reset__DM0 EQU CYREG_PRT0_DM0
WDT_Reset__DM1 EQU CYREG_PRT0_DM1
WDT_Reset__DM2 EQU CYREG_PRT0_DM2
WDT_Reset__DR EQU CYREG_PRT0_DR
WDT_Reset__INP_DIS EQU CYREG_PRT0_INP_DIS
WDT_Reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
WDT_Reset__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WDT_Reset__LCD_EN EQU CYREG_PRT0_LCD_EN
WDT_Reset__MASK EQU 0x01
WDT_Reset__PORT EQU 0
WDT_Reset__PRT EQU CYREG_PRT0_PRT
WDT_Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WDT_Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WDT_Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WDT_Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WDT_Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WDT_Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WDT_Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WDT_Reset__PS EQU CYREG_PRT0_PS
WDT_Reset__SHIFT EQU 0
WDT_Reset__SLW EQU CYREG_PRT0_SLW

; WDT_Timer
WDT_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
WDT_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
WDT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
WDT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
WDT_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
WDT_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
WDT_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
WDT_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
WDT_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
WDT_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
WDT_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
WDT_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
WDT_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
WDT_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
WDT_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
WDT_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
WDT_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
WDT_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
WDT_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
WDT_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
WDT_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
WDT_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
WDT_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
WDT_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
WDT_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
WDT_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
WDT_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
WDT_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
WDT_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
WDT_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
WDT_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
WDT_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
WDT_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
WDT_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
WDT_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
WDT_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
WDT_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
WDT_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
WDT_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
WDT_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
WDT_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
WDT_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
WDT_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
WDT_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
WDT_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
WDT_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
WDT_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
WDT_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
WDT_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
WDT_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; Node_Timer
Node_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Node_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Node_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Node_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Node_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Node_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Node_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Node_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Node_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Node_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Node_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Node_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Node_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Node_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Node_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Node_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Node_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Node_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Node_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Node_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Node_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Node_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Node_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Node_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Node_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Node_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Node_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Node_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Node_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Node_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Node_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Node_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Node_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
Node_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
Node_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Node_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
Node_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
Node_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Node_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Node_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
Node_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB04_F1

; isr_nodeok
isr_nodeok__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_nodeok__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_nodeok__INTC_MASK EQU 0x04
isr_nodeok__INTC_NUMBER EQU 2
isr_nodeok__INTC_PRIOR_NUM EQU 7
isr_nodeok__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_nodeok__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_nodeok__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; GraphicLCDIntf
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
GraphicLCDIntf_GraphLcd8_Lsb__A0_REG EQU CYREG_B0_UDB01_A0
GraphicLCDIntf_GraphLcd8_Lsb__A1_REG EQU CYREG_B0_UDB01_A1
GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
GraphicLCDIntf_GraphLcd8_Lsb__D0_REG EQU CYREG_B0_UDB01_D0
GraphicLCDIntf_GraphLcd8_Lsb__D1_REG EQU CYREG_B0_UDB01_D1
GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
GraphicLCDIntf_GraphLcd8_Lsb__F0_REG EQU CYREG_B0_UDB01_F0
GraphicLCDIntf_GraphLcd8_Lsb__F1_REG EQU CYREG_B0_UDB01_F1
GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG EQU CYREG_B0_UDB01_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG EQU CYREG_B0_UDB01_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG EQU CYREG_B0_UDB01_MSK
GraphicLCDIntf_LsbReg__0__MASK EQU 0x01
GraphicLCDIntf_LsbReg__0__POS EQU 0
GraphicLCDIntf_LsbReg__1__MASK EQU 0x02
GraphicLCDIntf_LsbReg__1__POS EQU 1
GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
GraphicLCDIntf_LsbReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
GraphicLCDIntf_LsbReg__2__MASK EQU 0x04
GraphicLCDIntf_LsbReg__2__POS EQU 2
GraphicLCDIntf_LsbReg__3__MASK EQU 0x08
GraphicLCDIntf_LsbReg__3__POS EQU 3
GraphicLCDIntf_LsbReg__4__MASK EQU 0x10
GraphicLCDIntf_LsbReg__4__POS EQU 4
GraphicLCDIntf_LsbReg__5__MASK EQU 0x20
GraphicLCDIntf_LsbReg__5__POS EQU 5
GraphicLCDIntf_LsbReg__6__MASK EQU 0x40
GraphicLCDIntf_LsbReg__6__POS EQU 6
GraphicLCDIntf_LsbReg__7__MASK EQU 0x80
GraphicLCDIntf_LsbReg__7__POS EQU 7
GraphicLCDIntf_LsbReg__MASK EQU 0xFF
GraphicLCDIntf_LsbReg__MASK_REG EQU CYREG_B0_UDB02_MSK
GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
GraphicLCDIntf_LsbReg__STATUS_REG EQU CYREG_B0_UDB02_ST
GraphicLCDIntf_StsReg__0__MASK EQU 0x01
GraphicLCDIntf_StsReg__0__POS EQU 0
GraphicLCDIntf_StsReg__1__MASK EQU 0x02
GraphicLCDIntf_StsReg__1__POS EQU 1
GraphicLCDIntf_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
GraphicLCDIntf_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
GraphicLCDIntf_StsReg__MASK EQU 0x03
GraphicLCDIntf_StsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
GraphicLCDIntf_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
GraphicLCDIntf_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
GraphicLCDIntf_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
GraphicLCDIntf_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
GraphicLCDIntf_StsReg__STATUS_REG EQU CYREG_B0_UDB01_ST

; ReadyToDrive_Int
ReadyToDrive_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ReadyToDrive_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ReadyToDrive_Int__INTC_MASK EQU 0x01
ReadyToDrive_Int__INTC_NUMBER EQU 0
ReadyToDrive_Int__INTC_PRIOR_NUM EQU 7
ReadyToDrive_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ReadyToDrive_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ReadyToDrive_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ReadyToDrive_Timer
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB06_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB07_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB07_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB07_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB07_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB07_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB07_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB08_A0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB08_A1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB08_D0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB08_D1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB08_F0
ReadyToDrive_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB08_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000D
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
