// Seed: 1506399661
module module_0 #(
    parameter id_1 = 32'd56,
    parameter id_3 = 32'd11
) (
    _id_1[id_1 : id_3?1 : id_1],
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  output logic [7:0] _id_1;
  wire [id_3 : -1  **  -1] id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_2 = 32'd22
) (
    input uwire _id_0
);
  localparam id_2 = 1;
  tri0 id_3 = (-1), id_4;
  parameter id_5 = id_2;
  wire id_6;
  wire id_7;
  assign id_4 = id_7 - 1 < 1;
  wire [1 : id_0  .  id_2] id_8;
  assign id_4 = -1;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_2
  );
  wire [-1 : id_2] id_11;
endmodule
