{"Source Block": ["oh/common/hdl/clock_divider.v@86:97@HdlStmProcess", "   assign clkout90_div2_in = negedge_match ? 1'b1 :\n                             posedge_match ? 1'b0 :\n\t\t\t                     clkout90_div2;\n   \n    \n   always @ (posedge clkin)\n     clkout90_div4 <= clkout90_div4_in;\n\n   always @ (negedge clkin)\n     clkout90_div2 <= clkout90_div2_in;\n     \n   assign clkout90  = div2_sel ? clkout90_div2 : clkout90_div4;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[92, "     clkout90_div4 <= clkout90_div4_in;\n"]], "Add": [[92, "     clkout90_div4 <= posedge90_match ? 1'b1 :\n"], [92, "                      negedge90_match ? 1'b0 :\n"], [92, "\t\t                        clkout90_div4;\n"]]}}