[2025-09-17 17:14:56] START suite=cs trace=classification_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3909519 heartbeat IPC: 2.558 cumulative IPC: 2.558 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6042020 heartbeat IPC: 4.689 cumulative IPC: 3.31 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6042020 cumulative IPC: 3.31 (Simulation time: 00 hr 00 min 36 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6042020 cumulative IPC: 3.31 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15922946 heartbeat IPC: 1.012 cumulative IPC: 1.012 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 26253307 heartbeat IPC: 0.968 cumulative IPC: 0.9895 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 37454511 heartbeat IPC: 0.8928 cumulative IPC: 0.955 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 50128740 heartbeat IPC: 0.789 cumulative IPC: 0.9073 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 63455569 heartbeat IPC: 0.7504 cumulative IPC: 0.8709 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 77208528 heartbeat IPC: 0.7271 cumulative IPC: 0.8431 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 90986058 heartbeat IPC: 0.7258 cumulative IPC: 0.8241 (Simulation time: 00 hr 05 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 105199598 heartbeat IPC: 0.7036 cumulative IPC: 0.8068 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 119882315 heartbeat IPC: 0.6811 cumulative IPC: 0.7906 (Simulation time: 00 hr 08 min 14 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 128230023 cumulative IPC: 0.7798 (Simulation time: 00 hr 09 min 36 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 128230023 cumulative IPC: 0.7798 (Simulation time: 00 hr 09 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7798 instructions: 100000001 cycles: 128230023
CPU 0 Branch Prediction Accuracy: 99.92% MPKI: 0.00207 Average ROB Occupancy at Mispredict: 1.389e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0.0009
BRANCH_CONDITIONAL: 5e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 928111
LQ_STALL: 0
SQ_STALL: 129228


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 92.85362
REPLAY_LOAD: 75.1921
NON_REPLAY_LOAD: 55.58441

== Total ==
ADDR_TRANS: 203628
REPLAY_LOAD: 363629
NON_REPLAY_LOAD: 360854

== Counts ==
ADDR_TRANS: 2193
REPLAY_LOAD: 4836
NON_REPLAY_LOAD: 6492

cpu0->cpu0_STLB TOTAL        ACCESS:     715268 HIT:     522151 MISS:     193117 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     715268 HIT:     522151 MISS:     193117 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1494650 HIT:     525061 MISS:     969589 MSHR_MERGE:      15450
cpu0->cpu0_L2C LOAD         ACCESS:     724947 HIT:     206478 MISS:     518469 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:      80525 HIT:      58399 MISS:      22126 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     169356 HIT:      79876 MISS:      89480 MSHR_MERGE:      15442
cpu0->cpu0_L2C WRITE        ACCESS:      91542 HIT:      91280 MISS:        262 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     428280 HIT:      89028 MISS:     339252 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     134469 ISSUED:     134469 USEFUL:      35574 USELESS:      18416
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6180750 HIT:    6176566 MISS:       4184 MSHR_MERGE:       1483
cpu0->cpu0_L1I LOAD         ACCESS:    6180750 HIT:    6176566 MISS:       4184 MSHR_MERGE:       1483
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11162037 HIT:    9381995 MISS:    1780042 MSHR_MERGE:     514098
cpu0->cpu0_L1D LOAD         ACCESS:    9098069 HIT:    8048491 MISS:    1049578 MSHR_MERGE:     327332
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     132712 HIT:      70006 MISS:      62706 MSHR_MERGE:      27813
cpu0->cpu0_L1D WRITE        ACCESS:    1480988 HIT:    1242391 MISS:     238597 MSHR_MERGE:     158072
cpu0->cpu0_L1D TRANSLATION  ACCESS:     450268 HIT:      21107 MISS:     429161 MSHR_MERGE:        881
cpu0->cpu0_L1D PREFETCH REQUESTED:     132967 ISSUED:     132712 USEFUL:      20274 USELESS:      14367
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4938580 HIT:    4937606 MISS:        974 MSHR_MERGE:        603
cpu0->cpu0_ITLB LOAD         ACCESS:    4938580 HIT:    4937606 MISS:        974 MSHR_MERGE:        603
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 340.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10542894 HIT:    9560637 MISS:     982257 MSHR_MERGE:     267360
cpu0->cpu0_DTLB LOAD         ACCESS:   10542894 HIT:    9560637 MISS:     982257 MSHR_MERGE:     267360
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 48.97 cycles
cpu0->LLC TOTAL        ACCESS:     977328 HIT:     240184 MISS:     737144 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     518461 HIT:     103467 MISS:     414994 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      22126 HIT:        151 MISS:      21975 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      74038 HIT:      18636 MISS:      55402 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      23451 HIT:      23339 MISS:        112 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     339252 HIT:      94591 MISS:     244661 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.67 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20753
  ROW_BUFFER_MISS:     716279
  AVG DBUS CONGESTED CYCLE: 6.691
Channel 0 WQ ROW_BUFFER_HIT:       5242
  ROW_BUFFER_MISS:      18044
  FULL:          0
Channel 0 REFRESHES ISSUED:      10686

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       482118        51994        41752        83717
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          615         6749         6417        33660
  STLB miss resolved @ L2C                0         2292        24195        15462       105915
  STLB miss resolved @ LLC                0         2191        18525        16862        97572
  STLB miss resolved @ MEM                0          894        15595        60420       232373

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                222            6            4            5          178
---------------------------------------------------------------
  STLB miss resolved @ L1D               17            2            0            1          119
  STLB miss resolved @ L2C                0            0            0           10           19
  STLB miss resolved @ LLC               11            1            1            1           11
  STLB miss resolved @ MEM              114           13           13           34          623
[2025-09-17 17:24:33] END   suite=cs trace=classification_phase4_core2 (rc=0)
