`include "../ConstValue.vh"
`timescale 1ns / 1ps
//æ­¤å¤„å¦‚æœenableï¿??0çš„è¯ï¼Œè¾“å‡ºå°†ä¼šä¸º1ï¼ˆç›¸å½“äºç›´æ¥è·³è¿‡waitï¿??
module WaitScriptHandler(
input clk,en,feedback_valid,
input [1:0] func,
input [2:0] signal,
input [7:0] i_num,
input [7:0] feedback,//åé¦ˆ
output reg isFinished = 1'b0//è¾“å‡ºè¿™ä¸ªæ¡ä»¶æ˜¯å¦è¢«æ»¡ï¿??,1ä¸ºæ»¡è¶³ï¼Œ0ä¸ºæœªæ»¡è¶³

,output led
);

reg enable = 1'b0;
reg en_r;

wire [3:0] state = feedback[5:2];
wire iF;
//test
wire led2;
assign led=enable;

//ç­‰å¾…i_numï¿??100msï¼Œå®Œäº‹ä»¥åè¾“å‡ºçš„iFå°±æ˜¯1'b1
Wait u(clk, enable, i_num, iF,led2);
always @(*)
begin
    if(en)
    begin
        if(func == 2'b00)
        begin
            enable = 1'b1;
            isFinished = iF;
            if(iF & ~en_r)
            begin
                enable = 1'b0;
            end
        end else if((func == 2'b01)  & feedback_valid)
        begin
            if(state[signal] == 1'b1) 
            begin
                isFinished = 1'b1;
            end
            else
            begin
                isFinished = 1'b0;
            end
        end else 
        begin
            isFinished = 1'b1;
        end
    end
    else
    begin
        isFinished = 1'b0;
        if(en_r)
        begin
            enable = 1'b0;
        end
    end
end

always @(posedge clk) begin
    en_r <= en;
end


endmodule