// Seed: 1768019336
module module_0 (
    input wand id_0,
    output tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    output uwire id_8,
    output tri1 id_9
);
  assign id_3 = id_0;
  assign id_1 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output wor  id_4
);
  bit id_6 = 1, id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_0,
      id_1,
      id_4,
      id_4,
      id_4
  );
  initial id_6 = id_1;
  always @(*) begin : LABEL_0
    id_7 <= "";
  end
endmodule
