

================================================================
== Vitis HLS Report for 'dense_output_7_Pipeline_VITIS_LOOP_67_1'
================================================================
* Date:           Thu Aug 29 18:13:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1  |       43|       43|        25|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1347_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_14"   --->   Operation 29 'read' 'sext_ln1347_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1347_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_13"   --->   Operation 30 'read' 'sext_ln1347_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1347_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_12"   --->   Operation 31 'read' 'sext_ln1347_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1347_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_11"   --->   Operation 32 'read' 'sext_ln1347_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1347_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_10"   --->   Operation 33 'read' 'sext_ln1347_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1347_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_9"   --->   Operation 34 'read' 'sext_ln1347_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1347_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_8"   --->   Operation 35 'read' 'sext_ln1347_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1347_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_7"   --->   Operation 36 'read' 'sext_ln1347_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1347_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_6"   --->   Operation 37 'read' 'sext_ln1347_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1347_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_5"   --->   Operation 38 'read' 'sext_ln1347_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1347_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_4"   --->   Operation 39 'read' 'sext_ln1347_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1347_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_3"   --->   Operation 40 'read' 'sext_ln1347_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1347_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_2"   --->   Operation 41 'read' 'sext_ln1347_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1347_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_1"   --->   Operation 42 'read' 'sext_ln1347_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1347_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347"   --->   Operation 43 'read' 'sext_ln1347_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln818_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln818"   --->   Operation 44 'read' 'sext_ln818_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1347_14_cast = sext i16 %sext_ln1347_14_read"   --->   Operation 45 'sext' 'sext_ln1347_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1347_13_cast = sext i16 %sext_ln1347_13_read"   --->   Operation 46 'sext' 'sext_ln1347_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1347_12_cast = sext i16 %sext_ln1347_12_read"   --->   Operation 47 'sext' 'sext_ln1347_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1347_11_cast = sext i16 %sext_ln1347_11_read"   --->   Operation 48 'sext' 'sext_ln1347_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1347_10_cast = sext i16 %sext_ln1347_10_read"   --->   Operation 49 'sext' 'sext_ln1347_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1347_9_cast = sext i16 %sext_ln1347_9_read"   --->   Operation 50 'sext' 'sext_ln1347_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1347_8_cast = sext i16 %sext_ln1347_8_read"   --->   Operation 51 'sext' 'sext_ln1347_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1347_7_cast = sext i16 %sext_ln1347_7_read"   --->   Operation 52 'sext' 'sext_ln1347_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1347_6_cast = sext i16 %sext_ln1347_6_read"   --->   Operation 53 'sext' 'sext_ln1347_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1347_5_cast = sext i16 %sext_ln1347_5_read"   --->   Operation 54 'sext' 'sext_ln1347_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1347_4_cast = sext i16 %sext_ln1347_4_read"   --->   Operation 55 'sext' 'sext_ln1347_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1347_3_cast = sext i16 %sext_ln1347_3_read"   --->   Operation 56 'sext' 'sext_ln1347_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1347_2_cast = sext i16 %sext_ln1347_2_read"   --->   Operation 57 'sext' 'sext_ln1347_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1347_1_cast = sext i16 %sext_ln1347_1_read"   --->   Operation 58 'sext' 'sext_ln1347_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1347_cast = sext i16 %sext_ln1347_read"   --->   Operation 59 'sext' 'sext_ln1347_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln818_cast = sext i16 %sext_ln818_read"   --->   Operation 60 'sext' 'sext_ln818_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i_4 = load i5 %i" [vitis_test/nnet/core.cpp:67]   --->   Operation 63 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.75ns)   --->   "%icmp_ln67 = icmp_eq  i5 %i_4, i5 20" [vitis_test/nnet/core.cpp:67]   --->   Operation 65 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln67 = add i5 %i_4, i5 1" [vitis_test/nnet/core.cpp:67]   --->   Operation 67 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.body.split, void %for.end15.exitStub" [vitis_test/nnet/core.cpp:67]   --->   Operation 68 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%i_cast14 = zext i5 %i_4" [vitis_test/nnet/core.cpp:67]   --->   Operation 69 'zext' 'i_cast14' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr = getelementptr i9 %dense_weights_7_V, i64 0, i64 %i_cast14"   --->   Operation 70 'getelementptr' 'dense_weights_7_V_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load = load i9 %dense_weights_7_V_addr"   --->   Operation 71 'load' 'dense_weights_7_V_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln67 = store i5 %add_ln67, i5 %i" [vitis_test/nnet/core.cpp:67]   --->   Operation 72 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%i_cast20 = zext i5 %i_4" [vitis_test/nnet/core.cpp:67]   --->   Operation 73 'zext' 'i_cast20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load = load i9 %dense_weights_7_V_addr"   --->   Operation 74 'load' 'dense_weights_7_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i9 %dense_weights_7_V_load"   --->   Operation 75 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1"   --->   Operation 76 'mul' 'mul_ln818' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln70 = add i6 %i_cast20, i6 20" [vitis_test/nnet/core.cpp:70]   --->   Operation 77 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i6 %add_ln70"   --->   Operation 78 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_1 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271"   --->   Operation 79 'getelementptr' 'dense_weights_7_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_1 = load i9 %dense_weights_7_V_addr_1"   --->   Operation 80 'load' 'dense_weights_7_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 81 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1"   --->   Operation 81 'mul' 'mul_ln818' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_1 = load i9 %dense_weights_7_V_addr_1"   --->   Operation 82 'load' 'dense_weights_7_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1347_15 = sext i9 %dense_weights_7_V_load_1"   --->   Operation 83 'sext' 'sext_ln1347_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln1347 = mul i24 %sext_ln1347_cast, i24 %sext_ln1347_15"   --->   Operation 84 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln70_1 = add i6 %i_cast20, i6 40" [vitis_test/nnet/core.cpp:70]   --->   Operation 85 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %add_ln70_1"   --->   Operation 86 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_2 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_2"   --->   Operation 87 'getelementptr' 'dense_weights_7_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_2 = load i9 %dense_weights_7_V_addr_2"   --->   Operation 88 'load' 'dense_weights_7_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%i_cast27 = zext i5 %i_4" [vitis_test/nnet/core.cpp:67]   --->   Operation 89 'zext' 'i_cast27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1"   --->   Operation 90 'mul' 'mul_ln818' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln1347 = mul i24 %sext_ln1347_cast, i24 %sext_ln1347_15"   --->   Operation 91 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_2 = load i9 %dense_weights_7_V_addr_2"   --->   Operation 92 'load' 'dense_weights_7_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1347_16 = sext i9 %dense_weights_7_V_load_2"   --->   Operation 93 'sext' 'sext_ln1347_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_1)   --->   "%mul_ln1347_1 = mul i24 %sext_ln1347_1_cast, i24 %sext_ln1347_16"   --->   Operation 94 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln70_2 = add i7 %i_cast27, i7 60" [vitis_test/nnet/core.cpp:70]   --->   Operation 95 'add' 'add_ln70_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i7 %add_ln70_2"   --->   Operation 96 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_3 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_3"   --->   Operation 97 'getelementptr' 'dense_weights_7_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_3 = load i9 %dense_weights_7_V_addr_3"   --->   Operation 98 'load' 'dense_weights_7_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 99 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1"   --->   Operation 99 'mul' 'mul_ln818' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln818, i32 8, i32 23"   --->   Operation 100 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0"   --->   Operation 101 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln1347 = mul i24 %sext_ln1347_cast, i24 %sext_ln1347_15"   --->   Operation 102 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln1347, i24 %and_ln"   --->   Operation 103 'add' 'add_ln1347' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_1)   --->   "%mul_ln1347_1 = mul i24 %sext_ln1347_1_cast, i24 %sext_ln1347_16"   --->   Operation 104 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_3 = load i9 %dense_weights_7_V_addr_3"   --->   Operation 105 'load' 'dense_weights_7_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1347_17 = sext i9 %dense_weights_7_V_load_3"   --->   Operation 106 'sext' 'sext_ln1347_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_2)   --->   "%mul_ln1347_2 = mul i24 %sext_ln1347_2_cast, i24 %sext_ln1347_17"   --->   Operation 107 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.77ns)   --->   "%add_ln70_3 = add i7 %i_cast27, i7 80" [vitis_test/nnet/core.cpp:70]   --->   Operation 108 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i7 %add_ln70_3"   --->   Operation 109 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_4 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_4"   --->   Operation 110 'getelementptr' 'dense_weights_7_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_4 = load i9 %dense_weights_7_V_addr_4"   --->   Operation 111 'load' 'dense_weights_7_V_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 6 <SV = 5> <Delay = 2.23>
ST_6 : Operation 112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln1347, i24 %and_ln"   --->   Operation 112 'add' 'add_ln1347' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23"   --->   Operation 113 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%and_ln838_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 114 'bitconcatenate' 'and_ln838_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_1)   --->   "%mul_ln1347_1 = mul i24 %sext_ln1347_1_cast, i24 %sext_ln1347_16"   --->   Operation 115 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_1 = add i24 %mul_ln1347_1, i24 %and_ln838_1"   --->   Operation 116 'add' 'add_ln1347_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_2)   --->   "%mul_ln1347_2 = mul i24 %sext_ln1347_2_cast, i24 %sext_ln1347_17"   --->   Operation 117 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_4 = load i9 %dense_weights_7_V_addr_4"   --->   Operation 118 'load' 'dense_weights_7_V_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1347_18 = sext i9 %dense_weights_7_V_load_4"   --->   Operation 119 'sext' 'sext_ln1347_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_3)   --->   "%mul_ln1347_3 = mul i24 %sext_ln1347_3_cast, i24 %sext_ln1347_18"   --->   Operation 120 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln70_4 = add i6 %i_cast20, i6 36" [vitis_test/nnet/core.cpp:70]   --->   Operation 121 'add' 'add_ln70_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i6 %add_ln70_4"   --->   Operation 122 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i7 %sext_ln1271"   --->   Operation 123 'zext' 'zext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_5 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_5"   --->   Operation 124 'getelementptr' 'dense_weights_7_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_5 = load i9 %dense_weights_7_V_addr_5"   --->   Operation 125 'load' 'dense_weights_7_V_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%i_cast12 = zext i5 %i_4" [vitis_test/nnet/core.cpp:67]   --->   Operation 126 'zext' 'i_cast12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_1 = add i24 %mul_ln1347_1, i24 %and_ln838_1"   --->   Operation 127 'add' 'add_ln1347_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_1, i32 8, i32 23"   --->   Operation 128 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%and_ln838_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0"   --->   Operation 129 'bitconcatenate' 'and_ln838_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_2)   --->   "%mul_ln1347_2 = mul i24 %sext_ln1347_2_cast, i24 %sext_ln1347_17"   --->   Operation 130 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_2 = add i24 %mul_ln1347_2, i24 %and_ln838_2"   --->   Operation 131 'add' 'add_ln1347_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_3)   --->   "%mul_ln1347_3 = mul i24 %sext_ln1347_3_cast, i24 %sext_ln1347_18"   --->   Operation 132 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_5 = load i9 %dense_weights_7_V_addr_5"   --->   Operation 133 'load' 'dense_weights_7_V_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1347_19 = sext i9 %dense_weights_7_V_load_5"   --->   Operation 134 'sext' 'sext_ln1347_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_4)   --->   "%mul_ln1347_4 = mul i24 %sext_ln1347_4_cast, i24 %sext_ln1347_19"   --->   Operation 135 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (0.76ns)   --->   "%add_ln70_5 = add i8 %i_cast12, i8 120" [vitis_test/nnet/core.cpp:70]   --->   Operation 136 'add' 'add_ln70_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i8 %add_ln70_5"   --->   Operation 137 'zext' 'zext_ln1271_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_6 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_6"   --->   Operation 138 'getelementptr' 'dense_weights_7_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_6 = load i9 %dense_weights_7_V_addr_6"   --->   Operation 139 'load' 'dense_weights_7_V_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 140 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_2 = add i24 %mul_ln1347_2, i24 %and_ln838_2"   --->   Operation 140 'add' 'add_ln1347_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_2, i32 8, i32 23"   --->   Operation 141 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%and_ln838_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0"   --->   Operation 142 'bitconcatenate' 'and_ln838_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_3)   --->   "%mul_ln1347_3 = mul i24 %sext_ln1347_3_cast, i24 %sext_ln1347_18"   --->   Operation 143 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_3 = add i24 %mul_ln1347_3, i24 %and_ln838_3"   --->   Operation 144 'add' 'add_ln1347_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_4)   --->   "%mul_ln1347_4 = mul i24 %sext_ln1347_4_cast, i24 %sext_ln1347_19"   --->   Operation 145 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_6 = load i9 %dense_weights_7_V_addr_6"   --->   Operation 146 'load' 'dense_weights_7_V_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1347_20 = sext i9 %dense_weights_7_V_load_6"   --->   Operation 147 'sext' 'sext_ln1347_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_5)   --->   "%mul_ln1347_5 = mul i24 %sext_ln1347_5_cast, i24 %sext_ln1347_20"   --->   Operation 148 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 149 [1/1] (0.76ns)   --->   "%add_ln70_6 = add i8 %i_cast12, i8 140" [vitis_test/nnet/core.cpp:70]   --->   Operation 149 'add' 'add_ln70_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i8 %add_ln70_6"   --->   Operation 150 'zext' 'zext_ln1271_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_7 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_7"   --->   Operation 151 'getelementptr' 'dense_weights_7_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_7 = load i9 %dense_weights_7_V_addr_7"   --->   Operation 152 'load' 'dense_weights_7_V_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 9 <SV = 8> <Delay = 2.23>
ST_9 : Operation 153 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_3 = add i24 %mul_ln1347_3, i24 %and_ln838_3"   --->   Operation 153 'add' 'add_ln1347_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_3, i32 8, i32 23"   --->   Operation 154 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%and_ln838_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0"   --->   Operation 155 'bitconcatenate' 'and_ln838_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_4)   --->   "%mul_ln1347_4 = mul i24 %sext_ln1347_4_cast, i24 %sext_ln1347_19"   --->   Operation 156 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 157 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_4 = add i24 %mul_ln1347_4, i24 %and_ln838_4"   --->   Operation 157 'add' 'add_ln1347_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 158 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_5)   --->   "%mul_ln1347_5 = mul i24 %sext_ln1347_5_cast, i24 %sext_ln1347_20"   --->   Operation 158 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 159 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_7 = load i9 %dense_weights_7_V_addr_7"   --->   Operation 159 'load' 'dense_weights_7_V_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1347_21 = sext i9 %dense_weights_7_V_load_7"   --->   Operation 160 'sext' 'sext_ln1347_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_6)   --->   "%mul_ln1347_6 = mul i24 %sext_ln1347_6_cast, i24 %sext_ln1347_21"   --->   Operation 161 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1271_8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %i_4"   --->   Operation 162 'bitconcatenate' 'zext_ln1271_8_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1271_8 = zext i8 %zext_ln1271_8_cast"   --->   Operation 163 'zext' 'zext_ln1271_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_8 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_8"   --->   Operation 164 'getelementptr' 'dense_weights_7_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_8 = load i9 %dense_weights_7_V_addr_8"   --->   Operation 165 'load' 'dense_weights_7_V_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 10 <SV = 9> <Delay = 2.23>
ST_10 : Operation 166 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_4 = add i24 %mul_ln1347_4, i24 %and_ln838_4"   --->   Operation 166 'add' 'add_ln1347_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_4, i32 8, i32 23"   --->   Operation 167 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%and_ln838_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0"   --->   Operation 168 'bitconcatenate' 'and_ln838_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_5)   --->   "%mul_ln1347_5 = mul i24 %sext_ln1347_5_cast, i24 %sext_ln1347_20"   --->   Operation 169 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 170 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_5 = add i24 %mul_ln1347_5, i24 %and_ln838_5"   --->   Operation 170 'add' 'add_ln1347_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 171 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_6)   --->   "%mul_ln1347_6 = mul i24 %sext_ln1347_6_cast, i24 %sext_ln1347_21"   --->   Operation 171 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 172 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_8 = load i9 %dense_weights_7_V_addr_8"   --->   Operation 172 'load' 'dense_weights_7_V_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1347_22 = sext i9 %dense_weights_7_V_load_8"   --->   Operation 173 'sext' 'sext_ln1347_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_7)   --->   "%mul_ln1347_7 = mul i24 %sext_ln1347_7_cast, i24 %sext_ln1347_22"   --->   Operation 174 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 175 [1/1] (0.76ns)   --->   "%add_ln70_7 = add i8 %i_cast12, i8 180" [vitis_test/nnet/core.cpp:70]   --->   Operation 175 'add' 'add_ln70_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1271_9 = zext i8 %add_ln70_7"   --->   Operation 176 'zext' 'zext_ln1271_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_9 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_9"   --->   Operation 177 'getelementptr' 'dense_weights_7_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_9 = load i9 %dense_weights_7_V_addr_9"   --->   Operation 178 'load' 'dense_weights_7_V_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 11 <SV = 10> <Delay = 2.23>
ST_11 : Operation 179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_5 = add i24 %mul_ln1347_5, i24 %and_ln838_5"   --->   Operation 179 'add' 'add_ln1347_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_5, i32 8, i32 23"   --->   Operation 180 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%and_ln838_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0"   --->   Operation 181 'bitconcatenate' 'and_ln838_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_6)   --->   "%mul_ln1347_6 = mul i24 %sext_ln1347_6_cast, i24 %sext_ln1347_21"   --->   Operation 182 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 183 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_6 = add i24 %mul_ln1347_6, i24 %and_ln838_6"   --->   Operation 183 'add' 'add_ln1347_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_7)   --->   "%mul_ln1347_7 = mul i24 %sext_ln1347_7_cast, i24 %sext_ln1347_22"   --->   Operation 184 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_9 = load i9 %dense_weights_7_V_addr_9"   --->   Operation 185 'load' 'dense_weights_7_V_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1347_23 = sext i9 %dense_weights_7_V_load_9"   --->   Operation 186 'sext' 'sext_ln1347_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_8)   --->   "%mul_ln1347_8 = mul i24 %sext_ln1347_8_cast, i24 %sext_ln1347_23"   --->   Operation 187 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.77ns)   --->   "%add_ln70_8 = add i7 %i_cast27, i7 72" [vitis_test/nnet/core.cpp:70]   --->   Operation 188 'add' 'add_ln70_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1271_1 = sext i7 %add_ln70_8"   --->   Operation 189 'sext' 'sext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1271_10 = zext i8 %sext_ln1271_1"   --->   Operation 190 'zext' 'zext_ln1271_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_10 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_10"   --->   Operation 191 'getelementptr' 'dense_weights_7_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_10 = load i9 %dense_weights_7_V_addr_10"   --->   Operation 192 'load' 'dense_weights_7_V_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 12 <SV = 11> <Delay = 2.23>
ST_12 : Operation 193 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_6 = add i24 %mul_ln1347_6, i24 %and_ln838_6"   --->   Operation 193 'add' 'add_ln1347_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_6, i32 8, i32 23"   --->   Operation 194 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%and_ln838_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0"   --->   Operation 195 'bitconcatenate' 'and_ln838_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_7)   --->   "%mul_ln1347_7 = mul i24 %sext_ln1347_7_cast, i24 %sext_ln1347_22"   --->   Operation 196 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 197 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_7 = add i24 %mul_ln1347_7, i24 %and_ln838_7"   --->   Operation 197 'add' 'add_ln1347_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 198 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_8)   --->   "%mul_ln1347_8 = mul i24 %sext_ln1347_8_cast, i24 %sext_ln1347_23"   --->   Operation 198 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 199 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_10 = load i9 %dense_weights_7_V_addr_10"   --->   Operation 199 'load' 'dense_weights_7_V_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1347_24 = sext i9 %dense_weights_7_V_load_10"   --->   Operation 200 'sext' 'sext_ln1347_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_9)   --->   "%mul_ln1347_9 = mul i24 %sext_ln1347_9_cast, i24 %sext_ln1347_24"   --->   Operation 201 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 202 [1/1] (0.77ns)   --->   "%add_ln70_9 = add i7 %i_cast27, i7 92" [vitis_test/nnet/core.cpp:70]   --->   Operation 202 'add' 'add_ln70_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1271_2 = sext i7 %add_ln70_9"   --->   Operation 203 'sext' 'sext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1271_11 = zext i8 %sext_ln1271_2"   --->   Operation 204 'zext' 'zext_ln1271_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_11 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_11"   --->   Operation 205 'getelementptr' 'dense_weights_7_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_11 = load i9 %dense_weights_7_V_addr_11"   --->   Operation 206 'load' 'dense_weights_7_V_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 13 <SV = 12> <Delay = 2.23>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%i_cast13 = zext i5 %i_4" [vitis_test/nnet/core.cpp:67]   --->   Operation 207 'zext' 'i_cast13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_7 = add i24 %mul_ln1347_7, i24 %and_ln838_7"   --->   Operation 208 'add' 'add_ln1347_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_7, i32 8, i32 23"   --->   Operation 209 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%and_ln838_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0"   --->   Operation 210 'bitconcatenate' 'and_ln838_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_8)   --->   "%mul_ln1347_8 = mul i24 %sext_ln1347_8_cast, i24 %sext_ln1347_23"   --->   Operation 211 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 212 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_8 = add i24 %mul_ln1347_8, i24 %and_ln838_8"   --->   Operation 212 'add' 'add_ln1347_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_9)   --->   "%mul_ln1347_9 = mul i24 %sext_ln1347_9_cast, i24 %sext_ln1347_24"   --->   Operation 213 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 214 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_11 = load i9 %dense_weights_7_V_addr_11"   --->   Operation 214 'load' 'dense_weights_7_V_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1347_25 = sext i9 %dense_weights_7_V_load_11"   --->   Operation 215 'sext' 'sext_ln1347_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_10)   --->   "%mul_ln1347_10 = mul i24 %sext_ln1347_10_cast, i24 %sext_ln1347_25"   --->   Operation 216 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 217 [1/1] (0.77ns)   --->   "%add_ln70_10 = add i9 %i_cast13, i9 240" [vitis_test/nnet/core.cpp:70]   --->   Operation 217 'add' 'add_ln70_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1271_12 = zext i9 %add_ln70_10"   --->   Operation 218 'zext' 'zext_ln1271_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_12 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_12"   --->   Operation 219 'getelementptr' 'dense_weights_7_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_12 = load i9 %dense_weights_7_V_addr_12"   --->   Operation 220 'load' 'dense_weights_7_V_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 14 <SV = 13> <Delay = 2.23>
ST_14 : Operation 221 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_8 = add i24 %mul_ln1347_8, i24 %and_ln838_8"   --->   Operation 221 'add' 'add_ln1347_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_8, i32 8, i32 23"   --->   Operation 222 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%and_ln838_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0"   --->   Operation 223 'bitconcatenate' 'and_ln838_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_9)   --->   "%mul_ln1347_9 = mul i24 %sext_ln1347_9_cast, i24 %sext_ln1347_24"   --->   Operation 224 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_9 = add i24 %mul_ln1347_9, i24 %and_ln838_9"   --->   Operation 225 'add' 'add_ln1347_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 226 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_10)   --->   "%mul_ln1347_10 = mul i24 %sext_ln1347_10_cast, i24 %sext_ln1347_25"   --->   Operation 226 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 227 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_12 = load i9 %dense_weights_7_V_addr_12"   --->   Operation 227 'load' 'dense_weights_7_V_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1347_26 = sext i9 %dense_weights_7_V_load_12"   --->   Operation 228 'sext' 'sext_ln1347_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_11)   --->   "%mul_ln1347_11 = mul i24 %sext_ln1347_11_cast, i24 %sext_ln1347_26"   --->   Operation 229 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 230 [1/1] (0.77ns)   --->   "%add_ln70_11 = add i9 %i_cast13, i9 260" [vitis_test/nnet/core.cpp:70]   --->   Operation 230 'add' 'add_ln70_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1271_13 = zext i9 %add_ln70_11"   --->   Operation 231 'zext' 'zext_ln1271_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_13 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_13"   --->   Operation 232 'getelementptr' 'dense_weights_7_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_13 = load i9 %dense_weights_7_V_addr_13"   --->   Operation 233 'load' 'dense_weights_7_V_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 15 <SV = 14> <Delay = 2.23>
ST_15 : Operation 234 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_9 = add i24 %mul_ln1347_9, i24 %and_ln838_9"   --->   Operation 234 'add' 'add_ln1347_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_9, i32 8, i32 23"   --->   Operation 235 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0"   --->   Operation 236 'bitconcatenate' 'and_ln838_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_10)   --->   "%mul_ln1347_10 = mul i24 %sext_ln1347_10_cast, i24 %sext_ln1347_25"   --->   Operation 237 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 238 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_10 = add i24 %mul_ln1347_10, i24 %and_ln838_s"   --->   Operation 238 'add' 'add_ln1347_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 239 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_11)   --->   "%mul_ln1347_11 = mul i24 %sext_ln1347_11_cast, i24 %sext_ln1347_26"   --->   Operation 239 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 240 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_13 = load i9 %dense_weights_7_V_addr_13"   --->   Operation 240 'load' 'dense_weights_7_V_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1347_27 = sext i9 %dense_weights_7_V_load_13"   --->   Operation 241 'sext' 'sext_ln1347_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_12)   --->   "%mul_ln1347_12 = mul i24 %sext_ln1347_12_cast, i24 %sext_ln1347_27"   --->   Operation 242 'mul' 'mul_ln1347_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 243 [1/1] (0.77ns)   --->   "%add_ln70_12 = add i9 %i_cast13, i9 280" [vitis_test/nnet/core.cpp:70]   --->   Operation 243 'add' 'add_ln70_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1271_14 = zext i9 %add_ln70_12"   --->   Operation 244 'zext' 'zext_ln1271_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_14 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_14"   --->   Operation 245 'getelementptr' 'dense_weights_7_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_14 = load i9 %dense_weights_7_V_addr_14"   --->   Operation 246 'load' 'dense_weights_7_V_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 16 <SV = 15> <Delay = 2.23>
ST_16 : Operation 247 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_10 = add i24 %mul_ln1347_10, i24 %and_ln838_s"   --->   Operation 247 'add' 'add_ln1347_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_10, i32 8, i32 23"   --->   Operation 248 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%and_ln838_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0"   --->   Operation 249 'bitconcatenate' 'and_ln838_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_11)   --->   "%mul_ln1347_11 = mul i24 %sext_ln1347_11_cast, i24 %sext_ln1347_26"   --->   Operation 250 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 251 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_11 = add i24 %mul_ln1347_11, i24 %and_ln838_10"   --->   Operation 251 'add' 'add_ln1347_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 252 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_12)   --->   "%mul_ln1347_12 = mul i24 %sext_ln1347_12_cast, i24 %sext_ln1347_27"   --->   Operation 252 'mul' 'mul_ln1347_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 253 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_14 = load i9 %dense_weights_7_V_addr_14"   --->   Operation 253 'load' 'dense_weights_7_V_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1347_28 = sext i9 %dense_weights_7_V_load_14"   --->   Operation 254 'sext' 'sext_ln1347_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_13)   --->   "%mul_ln1347_13 = mul i24 %sext_ln1347_13_cast, i24 %sext_ln1347_28"   --->   Operation 255 'mul' 'mul_ln1347_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 256 [1/1] (0.77ns)   --->   "%add_ln70_13 = add i9 %i_cast13, i9 300" [vitis_test/nnet/core.cpp:70]   --->   Operation 256 'add' 'add_ln70_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1271_15 = zext i9 %add_ln70_13"   --->   Operation 257 'zext' 'zext_ln1271_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%dense_weights_7_V_addr_15 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_15"   --->   Operation 258 'getelementptr' 'dense_weights_7_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [2/2] (1.23ns)   --->   "%dense_weights_7_V_load_15 = load i9 %dense_weights_7_V_addr_15"   --->   Operation 259 'load' 'dense_weights_7_V_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>

State 17 <SV = 16> <Delay = 2.23>
ST_17 : Operation 260 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_11 = add i24 %mul_ln1347_11, i24 %and_ln838_10"   --->   Operation 260 'add' 'add_ln1347_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_11, i32 8, i32 23"   --->   Operation 261 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%and_ln838_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0"   --->   Operation 262 'bitconcatenate' 'and_ln838_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_12)   --->   "%mul_ln1347_12 = mul i24 %sext_ln1347_12_cast, i24 %sext_ln1347_27"   --->   Operation 263 'mul' 'mul_ln1347_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 264 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_12 = add i24 %mul_ln1347_12, i24 %and_ln838_11"   --->   Operation 264 'add' 'add_ln1347_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_13)   --->   "%mul_ln1347_13 = mul i24 %sext_ln1347_13_cast, i24 %sext_ln1347_28"   --->   Operation 265 'mul' 'mul_ln1347_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 266 [1/2] (1.23ns)   --->   "%dense_weights_7_V_load_15 = load i9 %dense_weights_7_V_addr_15"   --->   Operation 266 'load' 'dense_weights_7_V_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 320> <ROM>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1347_29 = sext i9 %dense_weights_7_V_load_15"   --->   Operation 267 'sext' 'sext_ln1347_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_14)   --->   "%mul_ln1347_14 = mul i24 %sext_ln1347_14_cast, i24 %sext_ln1347_29"   --->   Operation 268 'mul' 'mul_ln1347_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 269 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_12 = add i24 %mul_ln1347_12, i24 %and_ln838_11"   --->   Operation 269 'add' 'add_ln1347_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_12, i32 8, i32 23"   --->   Operation 270 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%and_ln838_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0"   --->   Operation 271 'bitconcatenate' 'and_ln838_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_13)   --->   "%mul_ln1347_13 = mul i24 %sext_ln1347_13_cast, i24 %sext_ln1347_28"   --->   Operation 272 'mul' 'mul_ln1347_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 273 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_13 = add i24 %mul_ln1347_13, i24 %and_ln838_12"   --->   Operation 273 'add' 'add_ln1347_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 274 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_14)   --->   "%mul_ln1347_14 = mul i24 %sext_ln1347_14_cast, i24 %sext_ln1347_29"   --->   Operation 274 'mul' 'mul_ln1347_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_13 = add i24 %mul_ln1347_13, i24 %and_ln838_12"   --->   Operation 275 'add' 'add_ln1347_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_13, i32 8, i32 23"   --->   Operation 276 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%and_ln838_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0"   --->   Operation 277 'bitconcatenate' 'and_ln838_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_14)   --->   "%mul_ln1347_14 = mul i24 %sext_ln1347_14_cast, i24 %sext_ln1347_29"   --->   Operation 278 'mul' 'mul_ln1347_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 279 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_14 = add i24 %mul_ln1347_14, i24 %and_ln838_13"   --->   Operation 279 'add' 'add_ln1347_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%dense_biases_7_V_addr = getelementptr i8 %dense_biases_7_V, i64 0, i64 %i_cast14"   --->   Operation 280 'getelementptr' 'dense_biases_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [2/2] (0.67ns)   --->   "%rhs = load i5 %dense_biases_7_V_addr"   --->   Operation 281 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 20> <ROM>

State 20 <SV = 19> <Delay = 2.76>
ST_20 : Operation 282 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_14 = add i24 %mul_ln1347_14, i24 %and_ln838_13"   --->   Operation 282 'add' 'add_ln1347_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%lhs = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_14, i32 8, i32 23"   --->   Operation 283 'partselect' 'lhs' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i16 %lhs"   --->   Operation 284 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/2] (0.67ns)   --->   "%rhs = load i5 %dense_biases_7_V_addr"   --->   Operation 285 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 20> <ROM>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i8 %rhs"   --->   Operation 286 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.85ns)   --->   "%ret_V = add i17 %sext_ln813, i17 %sext_ln813_1"   --->   Operation 287 'add' 'ret_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [6/6] (1.23ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 288 'call' 'trunc_ln' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 289 [5/6] (5.86ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 289 'call' 'trunc_ln' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.86>
ST_22 : Operation 290 [4/6] (5.86ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 290 'call' 'trunc_ln' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.86>
ST_23 : Operation 291 [3/6] (5.86ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 291 'call' 'trunc_ln' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.86>
ST_24 : Operation 292 [2/6] (5.86ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 292 'call' 'trunc_ln' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 298 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.54>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [vitis_test/nnet/core.cpp:67]   --->   Operation 293 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/6] (5.86ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 294 'call' 'trunc_ln' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %i_cast14" [vitis_test/nnet/core.cpp:72]   --->   Operation 295 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln72 = store i16 %trunc_ln, i5 %output_addr" [vitis_test/nnet/core.cpp:72]   --->   Operation 296 'store' 'store_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body" [vitis_test/nnet/core.cpp:67]   --->   Operation 297 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [23]  (0 ns)
	'load' operation ('i', vitis_test/nnet/core.cpp:67) on local variable 'i' [59]  (0 ns)
	'getelementptr' operation ('dense_weights_7_V_addr') [72]  (0 ns)
	'load' operation ('dense_weights_7_V_load') on array 'dense_weights_7_V' [73]  (1.24 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln70', vitis_test/nnet/core.cpp:70) [78]  (0.781 ns)
	'getelementptr' operation ('dense_weights_7_V_addr_1') [80]  (0 ns)
	'load' operation ('dense_weights_7_V_load_1') on array 'dense_weights_7_V' [81]  (1.24 ns)

 <State 3>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_1') on array 'dense_weights_7_V' [81]  (1.24 ns)
	'mul' operation of DSP[84] ('mul_ln1347') [83]  (0.996 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_2') on array 'dense_weights_7_V' [90]  (1.24 ns)
	'mul' operation of DSP[93] ('mul_ln1347_1') [92]  (0.996 ns)

 <State 5>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_3') on array 'dense_weights_7_V' [99]  (1.24 ns)
	'mul' operation of DSP[102] ('mul_ln1347_2') [101]  (0.996 ns)

 <State 6>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_4') on array 'dense_weights_7_V' [108]  (1.24 ns)
	'mul' operation of DSP[111] ('mul_ln1347_3') [110]  (0.996 ns)

 <State 7>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_5') on array 'dense_weights_7_V' [118]  (1.24 ns)
	'mul' operation of DSP[121] ('mul_ln1347_4') [120]  (0.996 ns)

 <State 8>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_6') on array 'dense_weights_7_V' [127]  (1.24 ns)
	'mul' operation of DSP[130] ('mul_ln1347_5') [129]  (0.996 ns)

 <State 9>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_7') on array 'dense_weights_7_V' [136]  (1.24 ns)
	'mul' operation of DSP[139] ('mul_ln1347_6') [138]  (0.996 ns)

 <State 10>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_8') on array 'dense_weights_7_V' [145]  (1.24 ns)
	'mul' operation of DSP[148] ('mul_ln1347_7') [147]  (0.996 ns)

 <State 11>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_9') on array 'dense_weights_7_V' [154]  (1.24 ns)
	'mul' operation of DSP[157] ('mul_ln1347_8') [156]  (0.996 ns)

 <State 12>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_10') on array 'dense_weights_7_V' [164]  (1.24 ns)
	'mul' operation of DSP[167] ('mul_ln1347_9') [166]  (0.996 ns)

 <State 13>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_11') on array 'dense_weights_7_V' [174]  (1.24 ns)
	'mul' operation of DSP[177] ('mul_ln1347_10') [176]  (0.996 ns)

 <State 14>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_12') on array 'dense_weights_7_V' [183]  (1.24 ns)
	'mul' operation of DSP[186] ('mul_ln1347_11') [185]  (0.996 ns)

 <State 15>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_13') on array 'dense_weights_7_V' [192]  (1.24 ns)
	'mul' operation of DSP[195] ('mul_ln1347_12') [194]  (0.996 ns)

 <State 16>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_14') on array 'dense_weights_7_V' [201]  (1.24 ns)
	'mul' operation of DSP[204] ('mul_ln1347_13') [203]  (0.996 ns)

 <State 17>: 2.23ns
The critical path consists of the following:
	'load' operation ('dense_weights_7_V_load_15') on array 'dense_weights_7_V' [210]  (1.24 ns)
	'mul' operation of DSP[213] ('mul_ln1347_14') [212]  (0.996 ns)

 <State 18>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[195] ('add_ln1347_12') [195]  (0.645 ns)
	'add' operation of DSP[204] ('add_ln1347_13') [204]  (0.645 ns)

 <State 19>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[204] ('add_ln1347_13') [204]  (0.645 ns)
	'add' operation of DSP[213] ('add_ln1347_14') [213]  (0.645 ns)

 <State 20>: 2.76ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'dense_biases_7_V' [217]  (0.677 ns)
	'add' operation ('ret.V') [219]  (0.853 ns)
	'call' operation ('trunc_ln') to 'exp<17, 9>' [220]  (1.23 ns)

 <State 21>: 5.87ns
The critical path consists of the following:
	'call' operation ('trunc_ln') to 'exp<17, 9>' [220]  (5.87 ns)

 <State 22>: 5.87ns
The critical path consists of the following:
	'call' operation ('trunc_ln') to 'exp<17, 9>' [220]  (5.87 ns)

 <State 23>: 5.87ns
The critical path consists of the following:
	'call' operation ('trunc_ln') to 'exp<17, 9>' [220]  (5.87 ns)

 <State 24>: 5.87ns
The critical path consists of the following:
	'call' operation ('trunc_ln') to 'exp<17, 9>' [220]  (5.87 ns)

 <State 25>: 6.54ns
The critical path consists of the following:
	'call' operation ('trunc_ln') to 'exp<17, 9>' [220]  (5.87 ns)
	'store' operation ('store_ln72', vitis_test/nnet/core.cpp:72) of variable 'trunc_ln' on array 'output_r' [222]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
