============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 14:11:48 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(24)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(24)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(26)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(24)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(26)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(24)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(26)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(24)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(26)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_3 will be merged with clock u_image_process/wrreq
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 19 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  4.835707s wall, 4.812500s user + 0.078125s system = 4.890625s CPU (101.1%)

RUN-1004 : used memory is 404 MB, reserved memory is 484 MB, peak memory is 436 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.018533s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (102.8%)

RUN-1004 : used memory is 433 MB, reserved memory is 498 MB, peak memory is 436 MB
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_3 will be merged with clock u_image_process/wrreq
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 19 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  1.585293s wall, 1.421875s user + 0.234375s system = 1.656250s CPU (104.5%)

RUN-1004 : used memory is 430 MB, reserved memory is 523 MB, peak memory is 453 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(53)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(54)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(70)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(71)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(53)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(54)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(70)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(71)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: syntax error near ')' in RTL/Median_Filter_3X3.v(15)
HDL-1007 : Verilog file 'RTL/Median_Filter_3X3.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(53)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(54)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(70)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(71)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(33)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(53)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(54)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(70)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(71)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/test_camera.v(118)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(120)
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/test_camera.v(120)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(120)
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(121)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(122)
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(122)
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/test_camera.v(146)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(122)
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(122)
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-8007 ERROR: ANSI port 'Gray_rgb565_img' cannot be redeclared in RTL/image_select.v(15)
HDL-8007 ERROR: ANSI port 'Gary_clk' cannot be redeclared in RTL/image_select.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_select.v(1)
HDL-1007 : Verilog file 'RTL/image_select.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_img', assumed default net type 'wire' in RTL/test_camera.v(122)
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: cannot index into non-array type wire for 'Median_img' in RTL/test_camera.v(82)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-8007 ERROR: ANSI port 'Gray_rgb565_img' cannot be redeclared in RTL/image_select.v(15)
HDL-8007 ERROR: ANSI port 'Gary_clk' cannot be redeclared in RTL/image_select.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_select.v(1)
HDL-1007 : Verilog file 'RTL/image_select.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-8007 ERROR: ANSI port 'Gray_rgb565_img' cannot be redeclared in RTL/image_select.v(15)
HDL-8007 ERROR: ANSI port 'Gary_clk' cannot be redeclared in RTL/image_select.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_select.v(1)
HDL-1007 : Verilog file 'RTL/image_select.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in RTL/test_camera.v(123)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
