$version Generated by VerilatedVcd $end
$date Sat Sep 16 18:21:51 2023
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 32 & d_i [31:0] $end
  $var wire  1 % load_i $end
  $var wire 32 ' q_o [31:0] $end
  $var wire  1 $ rst_n $end
  $scope module register $end
   $var wire 32 * WIDTH [31:0] $end
   $var wire  1 # clk $end
   $var wire 32 & d_i [31:0] $end
   $var wire 32 ( data [31:0] $end
   $var wire  1 % load_i $end
   $var wire 32 ) new_data [31:0] $end
   $var wire 32 ' q_o [31:0] $end
   $var wire  1 $ rst_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000100000 *
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
