{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573746564131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573746564143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 10:49:23 2019 " "Processing started: Thu Nov 14 10:49:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573746564143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746564143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_7_1 -c ex_7_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_7_1 -c ex_7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746564144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573746565774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573746565775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ex_7_1.v(22) " "Verilog HDL warning at ex_7_1.v(22): extended using \"x\" or \"z\"" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573746588503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_7_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_7_1 " "Found entity 1: ex_7_1" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573746588507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_7_1 " "Elaborating entity \"ex_7_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573746588609 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr ex_7_1.v(19) " "Verilog HDL Always Construct warning at ex_7_1.v(19): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573746588612 "|ex_7_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr ex_7_1.v(20) " "Verilog HDL Always Construct warning at ex_7_1.v(20): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573746588622 "|ex_7_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out ex_7_1.v(16) " "Verilog HDL Always Construct warning at ex_7_1.v(16): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573746588627 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[63\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588638 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[63\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588638 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[63\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588638 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[63\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588638 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[62\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588639 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[62\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588639 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[62\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588639 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[62\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588639 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[61\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588639 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[61\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588640 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[61\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588640 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[61\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588640 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[60\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588640 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[60\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588640 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[60\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588641 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[60\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588641 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[59\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588641 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[59\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588641 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[59\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588641 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[59\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588641 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[58\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588642 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[58\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588642 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[58\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588642 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[58\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588642 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[57\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588642 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[57\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588643 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[57\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588643 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[57\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588643 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[56\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588644 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[56\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588644 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[56\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588644 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[56\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588644 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[55\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588644 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[55\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588645 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[55\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588645 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[55\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588645 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[54\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588645 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[54\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588646 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[54\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588646 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[54\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588646 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[53\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588646 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[53\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588646 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[53\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588647 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[53\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588647 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[52\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588647 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[52\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588647 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[52\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588647 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[52\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588648 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[51\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588648 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[51\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588648 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[51\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588648 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[51\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588648 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[50\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588649 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[50\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588649 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[50\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588649 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[50\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588649 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[49\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588649 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[49\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588650 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[49\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588650 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[49\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588650 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[48\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588650 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[48\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588651 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[48\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588651 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[48\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588651 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[47\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588651 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[47\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588651 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[47\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588652 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[47\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588652 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[46\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588652 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[46\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588652 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[46\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588652 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[46\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588653 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[45\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588653 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[45\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588653 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[45\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588653 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[45\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588654 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[44\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588654 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[44\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588654 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[44\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588654 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[44\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588654 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[43\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588654 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[43\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588655 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[43\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588655 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[43\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588655 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[42\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588655 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[42\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588656 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[42\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588656 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[42\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588656 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[41\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588656 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[41\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588656 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[41\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588657 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[41\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588657 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[40\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588657 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[40\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588657 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[40\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588657 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[40\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588658 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[39\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588658 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[39\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588658 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[39\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588658 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[39\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588659 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[38\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588659 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[38\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588659 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[38\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588659 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[38\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588659 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[37\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588660 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[37\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588660 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[37\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588660 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[37\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588660 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[36\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588660 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[36\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588661 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[36\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588661 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[36\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588661 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[35\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588662 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[35\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588662 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[35\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588662 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[35\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588663 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[34\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588663 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[34\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588663 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[34\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588664 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[34\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588664 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[33\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588664 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[33\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588665 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[33\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588665 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[33\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588665 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[32\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588665 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[32\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588666 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[32\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588666 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[32\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588666 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[31\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588667 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[31\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588667 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[31\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588667 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[31\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588668 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[30\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588668 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[30\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588668 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[30\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588668 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[30\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588669 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[29\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588669 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[29\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588669 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[29\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588669 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[29\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588669 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[28\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588670 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[28\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588670 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[28\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588670 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[28\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588670 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[27\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588671 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[27\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588671 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[27\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588671 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[27\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588671 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[26\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588671 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[26\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588671 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[26\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588672 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[26\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588672 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[25\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588673 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[25\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588673 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[25\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588673 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[25\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588673 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[24\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588674 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[24\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588674 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[24\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588674 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[24\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588675 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[23\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588675 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[23\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588675 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[23\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588676 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[23\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588676 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[22\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588676 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[22\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588677 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[22\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588677 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[22\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588677 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[21\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588677 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[21\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588678 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[21\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588678 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[21\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588678 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[20\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588678 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[20\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588679 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[20\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588679 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[20\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588679 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[19\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588679 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[19\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588680 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[19\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588680 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[19\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588680 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[18\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588680 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[18\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588680 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[18\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588681 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[18\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588681 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[17\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588681 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[17\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588681 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[17\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588681 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[17\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588682 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[16\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588682 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[16\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588682 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[16\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588682 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[16\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588683 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[15\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588683 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[15\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588683 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[15\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588683 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[15\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588683 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[14\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588684 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[14\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588684 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[14\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588684 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[14\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588684 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[13\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588684 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[13\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588685 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[13\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588685 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[13\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588685 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[12\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588685 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[12\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588685 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[12\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588686 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[12\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588686 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[11\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588687 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[11\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588687 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[11\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588687 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[11\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588687 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[10\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588688 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[10\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588688 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[10\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588689 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[10\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588689 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[9\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588689 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[9\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588689 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[9\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588690 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[9\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588690 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[8\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588690 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[8\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588691 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[8\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588691 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[8\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588691 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[7\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588691 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[7\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588692 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[7\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588692 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[7\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588692 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[6\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588692 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[6\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588693 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[6\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588693 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[6\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588693 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[5\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588693 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[5\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588694 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[5\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588694 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[5\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588694 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[4\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588694 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[4\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588695 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[4\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588695 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[4\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588695 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[3\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588696 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[3\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588696 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[3\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588696 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[3\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588696 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[2\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588696 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[2\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588697 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[2\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588697 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[2\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588697 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[1\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588697 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[1\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588697 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[1\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588698 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[1\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588698 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] ex_7_1.v(22) " "Inferred latch for \"mem\[0\]\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588698 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] ex_7_1.v(22) " "Inferred latch for \"mem\[0\]\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588698 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] ex_7_1.v(22) " "Inferred latch for \"mem\[0\]\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588698 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] ex_7_1.v(22) " "Inferred latch for \"mem\[0\]\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588699 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] ex_7_1.v(22) " "Inferred latch for \"data_out\[0\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588699 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] ex_7_1.v(22) " "Inferred latch for \"data_out\[1\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588699 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] ex_7_1.v(22) " "Inferred latch for \"data_out\[2\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588699 "|ex_7_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] ex_7_1.v(22) " "Inferred latch for \"data_out\[3\]\" at ex_7_1.v(22)" {  } { { "ex_7_1.v" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746588699 "|ex_7_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573746590311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/output_files/ex_7_1.map.smsg " "Generated suppressed messages file C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/output_files/ex_7_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746590893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573746591249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573746591249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "448 " "Implemented 448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573746591463 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573746591463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573746591463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573746591463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573746591595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 10:49:51 2019 " "Processing ended: Thu Nov 14 10:49:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573746591595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573746591595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573746591595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573746591595 ""}
