
BIN_System_LoRaWAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ee8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  08006ff8  08006ff8  00016ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072ec  080072ec  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080072ec  080072ec  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080072ec  080072ec  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072ec  080072ec  000172ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072f0  080072f0  000172f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080072f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000068  0800735c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  0800735c  000204b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e470  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023b9  00000000  00000000  0002e544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e18  00000000  00000000  00030900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000af4  00000000  00000000  00031718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018cb0  00000000  00000000  0003220c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010e2f  00000000  00000000  0004aebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b07d  00000000  00000000  0005bceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004530  00000000  00000000  000e6d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000eb298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08006fe0 	.word	0x08006fe0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08006fe0 	.word	0x08006fe0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__gedf2>:
 80004c8:	f04f 3cff 	mov.w	ip, #4294967295
 80004cc:	e006      	b.n	80004dc <__cmpdf2+0x4>
 80004ce:	bf00      	nop

080004d0 <__ledf2>:
 80004d0:	f04f 0c01 	mov.w	ip, #1
 80004d4:	e002      	b.n	80004dc <__cmpdf2+0x4>
 80004d6:	bf00      	nop

080004d8 <__cmpdf2>:
 80004d8:	f04f 0c01 	mov.w	ip, #1
 80004dc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004ec:	bf18      	it	ne
 80004ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004f2:	d01b      	beq.n	800052c <__cmpdf2+0x54>
 80004f4:	b001      	add	sp, #4
 80004f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004fa:	bf0c      	ite	eq
 80004fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000500:	ea91 0f03 	teqne	r1, r3
 8000504:	bf02      	ittt	eq
 8000506:	ea90 0f02 	teqeq	r0, r2
 800050a:	2000      	moveq	r0, #0
 800050c:	4770      	bxeq	lr
 800050e:	f110 0f00 	cmn.w	r0, #0
 8000512:	ea91 0f03 	teq	r1, r3
 8000516:	bf58      	it	pl
 8000518:	4299      	cmppl	r1, r3
 800051a:	bf08      	it	eq
 800051c:	4290      	cmpeq	r0, r2
 800051e:	bf2c      	ite	cs
 8000520:	17d8      	asrcs	r0, r3, #31
 8000522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000526:	f040 0001 	orr.w	r0, r0, #1
 800052a:	4770      	bx	lr
 800052c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000534:	d102      	bne.n	800053c <__cmpdf2+0x64>
 8000536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800053a:	d107      	bne.n	800054c <__cmpdf2+0x74>
 800053c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d1d6      	bne.n	80004f4 <__cmpdf2+0x1c>
 8000546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800054a:	d0d3      	beq.n	80004f4 <__cmpdf2+0x1c>
 800054c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <__aeabi_cdrcmple>:
 8000554:	4684      	mov	ip, r0
 8000556:	4610      	mov	r0, r2
 8000558:	4662      	mov	r2, ip
 800055a:	468c      	mov	ip, r1
 800055c:	4619      	mov	r1, r3
 800055e:	4663      	mov	r3, ip
 8000560:	e000      	b.n	8000564 <__aeabi_cdcmpeq>
 8000562:	bf00      	nop

08000564 <__aeabi_cdcmpeq>:
 8000564:	b501      	push	{r0, lr}
 8000566:	f7ff ffb7 	bl	80004d8 <__cmpdf2>
 800056a:	2800      	cmp	r0, #0
 800056c:	bf48      	it	mi
 800056e:	f110 0f00 	cmnmi.w	r0, #0
 8000572:	bd01      	pop	{r0, pc}

08000574 <__aeabi_dcmpeq>:
 8000574:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000578:	f7ff fff4 	bl	8000564 <__aeabi_cdcmpeq>
 800057c:	bf0c      	ite	eq
 800057e:	2001      	moveq	r0, #1
 8000580:	2000      	movne	r0, #0
 8000582:	f85d fb08 	ldr.w	pc, [sp], #8
 8000586:	bf00      	nop

08000588 <__aeabi_dcmplt>:
 8000588:	f84d ed08 	str.w	lr, [sp, #-8]!
 800058c:	f7ff ffea 	bl	8000564 <__aeabi_cdcmpeq>
 8000590:	bf34      	ite	cc
 8000592:	2001      	movcc	r0, #1
 8000594:	2000      	movcs	r0, #0
 8000596:	f85d fb08 	ldr.w	pc, [sp], #8
 800059a:	bf00      	nop

0800059c <__aeabi_dcmple>:
 800059c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005a0:	f7ff ffe0 	bl	8000564 <__aeabi_cdcmpeq>
 80005a4:	bf94      	ite	ls
 80005a6:	2001      	movls	r0, #1
 80005a8:	2000      	movhi	r0, #0
 80005aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ae:	bf00      	nop

080005b0 <__aeabi_dcmpge>:
 80005b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b4:	f7ff ffce 	bl	8000554 <__aeabi_cdrcmple>
 80005b8:	bf94      	ite	ls
 80005ba:	2001      	movls	r0, #1
 80005bc:	2000      	movhi	r0, #0
 80005be:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c2:	bf00      	nop

080005c4 <__aeabi_dcmpgt>:
 80005c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c8:	f7ff ffc4 	bl	8000554 <__aeabi_cdrcmple>
 80005cc:	bf34      	ite	cc
 80005ce:	2001      	movcc	r0, #1
 80005d0:	2000      	movcs	r0, #0
 80005d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d6:	bf00      	nop

080005d8 <__aeabi_fmul>:
 80005d8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005e0:	bf1e      	ittt	ne
 80005e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005e6:	ea92 0f0c 	teqne	r2, ip
 80005ea:	ea93 0f0c 	teqne	r3, ip
 80005ee:	d06f      	beq.n	80006d0 <__aeabi_fmul+0xf8>
 80005f0:	441a      	add	r2, r3
 80005f2:	ea80 0c01 	eor.w	ip, r0, r1
 80005f6:	0240      	lsls	r0, r0, #9
 80005f8:	bf18      	it	ne
 80005fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80005fe:	d01e      	beq.n	800063e <__aeabi_fmul+0x66>
 8000600:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000604:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000608:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800060c:	fba0 3101 	umull	r3, r1, r0, r1
 8000610:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000614:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000618:	bf3e      	ittt	cc
 800061a:	0049      	lslcc	r1, r1, #1
 800061c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000620:	005b      	lslcc	r3, r3, #1
 8000622:	ea40 0001 	orr.w	r0, r0, r1
 8000626:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800062a:	2afd      	cmp	r2, #253	; 0xfd
 800062c:	d81d      	bhi.n	800066a <__aeabi_fmul+0x92>
 800062e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000632:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000636:	bf08      	it	eq
 8000638:	f020 0001 	biceq.w	r0, r0, #1
 800063c:	4770      	bx	lr
 800063e:	f090 0f00 	teq	r0, #0
 8000642:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000646:	bf08      	it	eq
 8000648:	0249      	lsleq	r1, r1, #9
 800064a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800064e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000652:	3a7f      	subs	r2, #127	; 0x7f
 8000654:	bfc2      	ittt	gt
 8000656:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800065a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800065e:	4770      	bxgt	lr
 8000660:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000664:	f04f 0300 	mov.w	r3, #0
 8000668:	3a01      	subs	r2, #1
 800066a:	dc5d      	bgt.n	8000728 <__aeabi_fmul+0x150>
 800066c:	f112 0f19 	cmn.w	r2, #25
 8000670:	bfdc      	itt	le
 8000672:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000676:	4770      	bxle	lr
 8000678:	f1c2 0200 	rsb	r2, r2, #0
 800067c:	0041      	lsls	r1, r0, #1
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	f1c2 0220 	rsb	r2, r2, #32
 8000686:	fa00 fc02 	lsl.w	ip, r0, r2
 800068a:	ea5f 0031 	movs.w	r0, r1, rrx
 800068e:	f140 0000 	adc.w	r0, r0, #0
 8000692:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000696:	bf08      	it	eq
 8000698:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800069c:	4770      	bx	lr
 800069e:	f092 0f00 	teq	r2, #0
 80006a2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006a6:	bf02      	ittt	eq
 80006a8:	0040      	lsleq	r0, r0, #1
 80006aa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006ae:	3a01      	subeq	r2, #1
 80006b0:	d0f9      	beq.n	80006a6 <__aeabi_fmul+0xce>
 80006b2:	ea40 000c 	orr.w	r0, r0, ip
 80006b6:	f093 0f00 	teq	r3, #0
 80006ba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006be:	bf02      	ittt	eq
 80006c0:	0049      	lsleq	r1, r1, #1
 80006c2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006c6:	3b01      	subeq	r3, #1
 80006c8:	d0f9      	beq.n	80006be <__aeabi_fmul+0xe6>
 80006ca:	ea41 010c 	orr.w	r1, r1, ip
 80006ce:	e78f      	b.n	80005f0 <__aeabi_fmul+0x18>
 80006d0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006d4:	ea92 0f0c 	teq	r2, ip
 80006d8:	bf18      	it	ne
 80006da:	ea93 0f0c 	teqne	r3, ip
 80006de:	d00a      	beq.n	80006f6 <__aeabi_fmul+0x11e>
 80006e0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006e4:	bf18      	it	ne
 80006e6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006ea:	d1d8      	bne.n	800069e <__aeabi_fmul+0xc6>
 80006ec:	ea80 0001 	eor.w	r0, r0, r1
 80006f0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80006f4:	4770      	bx	lr
 80006f6:	f090 0f00 	teq	r0, #0
 80006fa:	bf17      	itett	ne
 80006fc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000700:	4608      	moveq	r0, r1
 8000702:	f091 0f00 	teqne	r1, #0
 8000706:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800070a:	d014      	beq.n	8000736 <__aeabi_fmul+0x15e>
 800070c:	ea92 0f0c 	teq	r2, ip
 8000710:	d101      	bne.n	8000716 <__aeabi_fmul+0x13e>
 8000712:	0242      	lsls	r2, r0, #9
 8000714:	d10f      	bne.n	8000736 <__aeabi_fmul+0x15e>
 8000716:	ea93 0f0c 	teq	r3, ip
 800071a:	d103      	bne.n	8000724 <__aeabi_fmul+0x14c>
 800071c:	024b      	lsls	r3, r1, #9
 800071e:	bf18      	it	ne
 8000720:	4608      	movne	r0, r1
 8000722:	d108      	bne.n	8000736 <__aeabi_fmul+0x15e>
 8000724:	ea80 0001 	eor.w	r0, r0, r1
 8000728:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800072c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000730:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000734:	4770      	bx	lr
 8000736:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800073a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800073e:	4770      	bx	lr

08000740 <__aeabi_fdiv>:
 8000740:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000744:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000748:	bf1e      	ittt	ne
 800074a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800074e:	ea92 0f0c 	teqne	r2, ip
 8000752:	ea93 0f0c 	teqne	r3, ip
 8000756:	d069      	beq.n	800082c <__aeabi_fdiv+0xec>
 8000758:	eba2 0203 	sub.w	r2, r2, r3
 800075c:	ea80 0c01 	eor.w	ip, r0, r1
 8000760:	0249      	lsls	r1, r1, #9
 8000762:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000766:	d037      	beq.n	80007d8 <__aeabi_fdiv+0x98>
 8000768:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800076c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000770:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000774:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000778:	428b      	cmp	r3, r1
 800077a:	bf38      	it	cc
 800077c:	005b      	lslcc	r3, r3, #1
 800077e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000782:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000786:	428b      	cmp	r3, r1
 8000788:	bf24      	itt	cs
 800078a:	1a5b      	subcs	r3, r3, r1
 800078c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000790:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000794:	bf24      	itt	cs
 8000796:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800079a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800079e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80007a2:	bf24      	itt	cs
 80007a4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80007a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80007b0:	bf24      	itt	cs
 80007b2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80007b6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007ba:	011b      	lsls	r3, r3, #4
 80007bc:	bf18      	it	ne
 80007be:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80007c2:	d1e0      	bne.n	8000786 <__aeabi_fdiv+0x46>
 80007c4:	2afd      	cmp	r2, #253	; 0xfd
 80007c6:	f63f af50 	bhi.w	800066a <__aeabi_fmul+0x92>
 80007ca:	428b      	cmp	r3, r1
 80007cc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007d0:	bf08      	it	eq
 80007d2:	f020 0001 	biceq.w	r0, r0, #1
 80007d6:	4770      	bx	lr
 80007d8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80007dc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80007e0:	327f      	adds	r2, #127	; 0x7f
 80007e2:	bfc2      	ittt	gt
 80007e4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80007e8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80007ec:	4770      	bxgt	lr
 80007ee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007f2:	f04f 0300 	mov.w	r3, #0
 80007f6:	3a01      	subs	r2, #1
 80007f8:	e737      	b.n	800066a <__aeabi_fmul+0x92>
 80007fa:	f092 0f00 	teq	r2, #0
 80007fe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000802:	bf02      	ittt	eq
 8000804:	0040      	lsleq	r0, r0, #1
 8000806:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800080a:	3a01      	subeq	r2, #1
 800080c:	d0f9      	beq.n	8000802 <__aeabi_fdiv+0xc2>
 800080e:	ea40 000c 	orr.w	r0, r0, ip
 8000812:	f093 0f00 	teq	r3, #0
 8000816:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800081a:	bf02      	ittt	eq
 800081c:	0049      	lsleq	r1, r1, #1
 800081e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000822:	3b01      	subeq	r3, #1
 8000824:	d0f9      	beq.n	800081a <__aeabi_fdiv+0xda>
 8000826:	ea41 010c 	orr.w	r1, r1, ip
 800082a:	e795      	b.n	8000758 <__aeabi_fdiv+0x18>
 800082c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000830:	ea92 0f0c 	teq	r2, ip
 8000834:	d108      	bne.n	8000848 <__aeabi_fdiv+0x108>
 8000836:	0242      	lsls	r2, r0, #9
 8000838:	f47f af7d 	bne.w	8000736 <__aeabi_fmul+0x15e>
 800083c:	ea93 0f0c 	teq	r3, ip
 8000840:	f47f af70 	bne.w	8000724 <__aeabi_fmul+0x14c>
 8000844:	4608      	mov	r0, r1
 8000846:	e776      	b.n	8000736 <__aeabi_fmul+0x15e>
 8000848:	ea93 0f0c 	teq	r3, ip
 800084c:	d104      	bne.n	8000858 <__aeabi_fdiv+0x118>
 800084e:	024b      	lsls	r3, r1, #9
 8000850:	f43f af4c 	beq.w	80006ec <__aeabi_fmul+0x114>
 8000854:	4608      	mov	r0, r1
 8000856:	e76e      	b.n	8000736 <__aeabi_fmul+0x15e>
 8000858:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800085c:	bf18      	it	ne
 800085e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000862:	d1ca      	bne.n	80007fa <__aeabi_fdiv+0xba>
 8000864:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000868:	f47f af5c 	bne.w	8000724 <__aeabi_fmul+0x14c>
 800086c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000870:	f47f af3c 	bne.w	80006ec <__aeabi_fmul+0x114>
 8000874:	e75f      	b.n	8000736 <__aeabi_fmul+0x15e>
 8000876:	bf00      	nop

08000878 <__gesf2>:
 8000878:	f04f 3cff 	mov.w	ip, #4294967295
 800087c:	e006      	b.n	800088c <__cmpsf2+0x4>
 800087e:	bf00      	nop

08000880 <__lesf2>:
 8000880:	f04f 0c01 	mov.w	ip, #1
 8000884:	e002      	b.n	800088c <__cmpsf2+0x4>
 8000886:	bf00      	nop

08000888 <__cmpsf2>:
 8000888:	f04f 0c01 	mov.w	ip, #1
 800088c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000890:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000894:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000898:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800089c:	bf18      	it	ne
 800089e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008a2:	d011      	beq.n	80008c8 <__cmpsf2+0x40>
 80008a4:	b001      	add	sp, #4
 80008a6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80008aa:	bf18      	it	ne
 80008ac:	ea90 0f01 	teqne	r0, r1
 80008b0:	bf58      	it	pl
 80008b2:	ebb2 0003 	subspl.w	r0, r2, r3
 80008b6:	bf88      	it	hi
 80008b8:	17c8      	asrhi	r0, r1, #31
 80008ba:	bf38      	it	cc
 80008bc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80008c0:	bf18      	it	ne
 80008c2:	f040 0001 	orrne.w	r0, r0, #1
 80008c6:	4770      	bx	lr
 80008c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008cc:	d102      	bne.n	80008d4 <__cmpsf2+0x4c>
 80008ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80008d2:	d105      	bne.n	80008e0 <__cmpsf2+0x58>
 80008d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80008d8:	d1e4      	bne.n	80008a4 <__cmpsf2+0x1c>
 80008da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80008de:	d0e1      	beq.n	80008a4 <__cmpsf2+0x1c>
 80008e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop

080008e8 <__aeabi_cfrcmple>:
 80008e8:	4684      	mov	ip, r0
 80008ea:	4608      	mov	r0, r1
 80008ec:	4661      	mov	r1, ip
 80008ee:	e7ff      	b.n	80008f0 <__aeabi_cfcmpeq>

080008f0 <__aeabi_cfcmpeq>:
 80008f0:	b50f      	push	{r0, r1, r2, r3, lr}
 80008f2:	f7ff ffc9 	bl	8000888 <__cmpsf2>
 80008f6:	2800      	cmp	r0, #0
 80008f8:	bf48      	it	mi
 80008fa:	f110 0f00 	cmnmi.w	r0, #0
 80008fe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000900 <__aeabi_fcmpeq>:
 8000900:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000904:	f7ff fff4 	bl	80008f0 <__aeabi_cfcmpeq>
 8000908:	bf0c      	ite	eq
 800090a:	2001      	moveq	r0, #1
 800090c:	2000      	movne	r0, #0
 800090e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000912:	bf00      	nop

08000914 <__aeabi_fcmplt>:
 8000914:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000918:	f7ff ffea 	bl	80008f0 <__aeabi_cfcmpeq>
 800091c:	bf34      	ite	cc
 800091e:	2001      	movcc	r0, #1
 8000920:	2000      	movcs	r0, #0
 8000922:	f85d fb08 	ldr.w	pc, [sp], #8
 8000926:	bf00      	nop

08000928 <__aeabi_fcmple>:
 8000928:	f84d ed08 	str.w	lr, [sp, #-8]!
 800092c:	f7ff ffe0 	bl	80008f0 <__aeabi_cfcmpeq>
 8000930:	bf94      	ite	ls
 8000932:	2001      	movls	r0, #1
 8000934:	2000      	movhi	r0, #0
 8000936:	f85d fb08 	ldr.w	pc, [sp], #8
 800093a:	bf00      	nop

0800093c <__aeabi_fcmpge>:
 800093c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000940:	f7ff ffd2 	bl	80008e8 <__aeabi_cfrcmple>
 8000944:	bf94      	ite	ls
 8000946:	2001      	movls	r0, #1
 8000948:	2000      	movhi	r0, #0
 800094a:	f85d fb08 	ldr.w	pc, [sp], #8
 800094e:	bf00      	nop

08000950 <__aeabi_fcmpgt>:
 8000950:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000954:	f7ff ffc8 	bl	80008e8 <__aeabi_cfrcmple>
 8000958:	bf34      	ite	cc
 800095a:	2001      	movcc	r0, #1
 800095c:	2000      	movcs	r0, #0
 800095e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000962:	bf00      	nop

08000964 <__aeabi_f2uiz>:
 8000964:	0042      	lsls	r2, r0, #1
 8000966:	d20e      	bcs.n	8000986 <__aeabi_f2uiz+0x22>
 8000968:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800096c:	d30b      	bcc.n	8000986 <__aeabi_f2uiz+0x22>
 800096e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000972:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000976:	d409      	bmi.n	800098c <__aeabi_f2uiz+0x28>
 8000978:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800097c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000980:	fa23 f002 	lsr.w	r0, r3, r2
 8000984:	4770      	bx	lr
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	4770      	bx	lr
 800098c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000990:	d101      	bne.n	8000996 <__aeabi_f2uiz+0x32>
 8000992:	0242      	lsls	r2, r0, #9
 8000994:	d102      	bne.n	800099c <__aeabi_f2uiz+0x38>
 8000996:	f04f 30ff 	mov.w	r0, #4294967295
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop

080009a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80009b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d013      	beq.n	80009e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80009bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80009c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80009c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00b      	beq.n	80009e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80009cc:	e000      	b.n	80009d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80009ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80009d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d0f9      	beq.n	80009ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80009da:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	b2d2      	uxtb	r2, r2
 80009e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80009e4:	687b      	ldr	r3, [r7, #4]
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <_write>:
int KIET_COMPUTE_Constraint(int value, int min, int max);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80009fc:	2300      	movs	r3, #0
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	e009      	b.n	8000a16 <_write+0x26>
		ITM_SendChar(*ptr++);
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	1c5a      	adds	r2, r3, #1
 8000a06:	60ba      	str	r2, [r7, #8]
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff ffca 	bl	80009a4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	3301      	adds	r3, #1
 8000a14:	617b      	str	r3, [r7, #20]
 8000a16:	697a      	ldr	r2, [r7, #20]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	dbf1      	blt.n	8000a02 <_write+0x12>
	}
	return len;
 8000a1e:	687b      	ldr	r3, [r7, #4]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b5b0      	push	{r4, r5, r7, lr}
 8000a2a:	b090      	sub	sp, #64	; 0x40
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	printf("MAIN==>RUNNIG\n");
 8000a2e:	48b6      	ldr	r0, [pc, #728]	; (8000d08 <main+0x2e0>)
 8000a30:	f005 fc24 	bl	800627c <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a34:	f000 ff68 	bl	8001908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a38:	f000 f994 	bl	8000d64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a3c:	f000 faac 	bl	8000f98 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000a40:	f000 fa1c 	bl	8000e7c <MX_I2C2_Init>
//  MX_RTC_Init();
  MX_SPI1_Init();
 8000a44:	f000 fa48 	bl	8000ed8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000a48:	f000 fa7c 	bl	8000f44 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000a4c:	f000 f9e8 	bl	8000e20 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  KIET_VH53L0X_init(&hi2c1);
 8000a50:	48ae      	ldr	r0, [pc, #696]	; (8000d0c <main+0x2e4>)
 8000a52:	f000 fc8f 	bl	8001374 <KIET_VH53L0X_init>
  KIET_RTC_Init();
 8000a56:	f000 fb35 	bl	80010c4 <KIET_RTC_Init>
  myLoRa = newLoRa();
 8000a5a:	4cad      	ldr	r4, [pc, #692]	; (8000d10 <main+0x2e8>)
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f003 fe46 	bl	80046f0 <newLoRa>
 8000a64:	4625      	mov	r5, r4
 8000a66:	463c      	mov	r4, r7
 8000a68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a70:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a74:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  //	LoRa_reset(&myLoRa);

	myLoRa.hSPIx                 = &hspi1;
 8000a78:	4ba5      	ldr	r3, [pc, #660]	; (8000d10 <main+0x2e8>)
 8000a7a:	4aa6      	ldr	r2, [pc, #664]	; (8000d14 <main+0x2ec>)
 8000a7c:	619a      	str	r2, [r3, #24]
	myLoRa.CS_port               = NSS_GPIO_Port;
 8000a7e:	4ba4      	ldr	r3, [pc, #656]	; (8000d10 <main+0x2e8>)
 8000a80:	4aa5      	ldr	r2, [pc, #660]	; (8000d18 <main+0x2f0>)
 8000a82:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin                = NSS_Pin;
 8000a84:	4ba2      	ldr	r3, [pc, #648]	; (8000d10 <main+0x2e8>)
 8000a86:	2210      	movs	r2, #16
 8000a88:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port            = RST_GPIO_Port;
 8000a8a:	4ba1      	ldr	r3, [pc, #644]	; (8000d10 <main+0x2e8>)
 8000a8c:	4aa3      	ldr	r2, [pc, #652]	; (8000d1c <main+0x2f4>)
 8000a8e:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin             = RST_Pin;
 8000a90:	4b9f      	ldr	r3, [pc, #636]	; (8000d10 <main+0x2e8>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port			 = DIO0_GPIO_Port;
 8000a96:	4b9e      	ldr	r3, [pc, #632]	; (8000d10 <main+0x2e8>)
 8000a98:	4a9f      	ldr	r2, [pc, #636]	; (8000d18 <main+0x2f0>)
 8000a9a:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin				 = DIO0_Pin;
 8000a9c:	4b9c      	ldr	r3, [pc, #624]	; (8000d10 <main+0x2e8>)
 8000a9e:	2202      	movs	r2, #2
 8000aa0:	829a      	strh	r2, [r3, #20]
	myLoRa.frequency             = 433;							  // default = 433 MHz
 8000aa2:	4b9b      	ldr	r3, [pc, #620]	; (8000d10 <main+0x2e8>)
 8000aa4:	f240 12b1 	movw	r2, #433	; 0x1b1
 8000aa8:	621a      	str	r2, [r3, #32]
	myLoRa.spredingFactor        = SF_7;							// default = SF_7
 8000aaa:	4b99      	ldr	r3, [pc, #612]	; (8000d10 <main+0x2e8>)
 8000aac:	2207      	movs	r2, #7
 8000aae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	myLoRa.bandWidth			 = BW_125KHz;				  // default = BW_125KHz
 8000ab2:	4b97      	ldr	r3, [pc, #604]	; (8000d10 <main+0x2e8>)
 8000ab4:	2207      	movs	r2, #7
 8000ab6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	myLoRa.crcRate				 = CR_4_5;						// default = CR_4_5
 8000aba:	4b95      	ldr	r3, [pc, #596]	; (8000d10 <main+0x2e8>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	myLoRa.power				 = POWER_11db;				// default = 20db
 8000ac2:	4b93      	ldr	r3, [pc, #588]	; (8000d10 <main+0x2e8>)
 8000ac4:	22f6      	movs	r2, #246	; 0xf6
 8000ac6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	myLoRa.overCurrentProtection = 120; 							// default = 100 mA
 8000aca:	4b91      	ldr	r3, [pc, #580]	; (8000d10 <main+0x2e8>)
 8000acc:	2278      	movs	r2, #120	; 0x78
 8000ace:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	myLoRa.preamble				 = 8;		  					// default = 8;
 8000ad2:	4b8f      	ldr	r3, [pc, #572]	; (8000d10 <main+0x2e8>)
 8000ad4:	2208      	movs	r2, #8
 8000ad6:	851a      	strh	r2, [r3, #40]	; 0x28

	LoRa_reset(&myLoRa);
 8000ad8:	488d      	ldr	r0, [pc, #564]	; (8000d10 <main+0x2e8>)
 8000ada:	f003 fe32 	bl	8004742 <LoRa_reset>

	uint16_t loraStatus= LoRa_init(&myLoRa);
 8000ade:	488c      	ldr	r0, [pc, #560]	; (8000d10 <main+0x2e8>)
 8000ae0:	f004 f939 	bl	8004d56 <LoRa_init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	86bb      	strh	r3, [r7, #52]	; 0x34
	for (uint8_t i = 0; i<= 127; i++) {
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000aee:	e012      	b.n	8000b16 <main+0xee>
		printf("%i--%d\n",i,LoRa_read(&myLoRa, i));
 8000af0:	f897 403f 	ldrb.w	r4, [r7, #63]	; 0x3f
 8000af4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000af8:	4619      	mov	r1, r3
 8000afa:	4885      	ldr	r0, [pc, #532]	; (8000d10 <main+0x2e8>)
 8000afc:	f003 ffe6 	bl	8004acc <LoRa_read>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	4621      	mov	r1, r4
 8000b06:	4886      	ldr	r0, [pc, #536]	; (8000d20 <main+0x2f8>)
 8000b08:	f005 fb4a 	bl	80061a0 <iprintf>
	for (uint8_t i = 0; i<= 127; i++) {
 8000b0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b10:	3301      	adds	r3, #1
 8000b12:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000b16:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	dae8      	bge.n	8000af0 <main+0xc8>
	}

	if (loraStatus==LORA_OK) {
 8000b1e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000b20:	2bc8      	cmp	r3, #200	; 0xc8
 8000b22:	d10d      	bne.n	8000b40 <main+0x118>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000b24:	2201      	movs	r2, #1
 8000b26:	2120      	movs	r1, #32
 8000b28:	487c      	ldr	r0, [pc, #496]	; (8000d1c <main+0x2f4>)
 8000b2a:	f001 fa05 	bl	8001f38 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000b2e:	2064      	movs	r0, #100	; 0x64
 8000b30:	f000 ff4c 	bl	80019cc <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2120      	movs	r1, #32
 8000b38:	4878      	ldr	r0, [pc, #480]	; (8000d1c <main+0x2f4>)
 8000b3a:	f001 f9fd 	bl	8001f38 <HAL_GPIO_WritePin>
 8000b3e:	e01c      	b.n	8000b7a <main+0x152>
	} else {
		for (uint8_t i = 0; i<= 10; i++) {
 8000b40:	2300      	movs	r3, #0
 8000b42:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000b46:	e014      	b.n	8000b72 <main+0x14a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	2120      	movs	r1, #32
 8000b4c:	4873      	ldr	r0, [pc, #460]	; (8000d1c <main+0x2f4>)
 8000b4e:	f001 f9f3 	bl	8001f38 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8000b52:	2064      	movs	r0, #100	; 0x64
 8000b54:	f000 ff3a 	bl	80019cc <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2120      	movs	r1, #32
 8000b5c:	486f      	ldr	r0, [pc, #444]	; (8000d1c <main+0x2f4>)
 8000b5e:	f001 f9eb 	bl	8001f38 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8000b62:	2064      	movs	r0, #100	; 0x64
 8000b64:	f000 ff32 	bl	80019cc <HAL_Delay>
		for (uint8_t i = 0; i<= 10; i++) {
 8000b68:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000b72:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000b76:	2b0a      	cmp	r3, #10
 8000b78:	d9e6      	bls.n	8000b48 <main+0x120>
		}
	}
	printf("CHECK POINT 5\n");
 8000b7a:	486a      	ldr	r0, [pc, #424]	; (8000d24 <main+0x2fc>)
 8000b7c:	f005 fb7e 	bl	800627c <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("#ORG# I AM RUNNING!-!\n");
 8000b80:	4869      	ldr	r0, [pc, #420]	; (8000d28 <main+0x300>)
 8000b82:	f005 fb7b 	bl	800627c <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SET_BIT(PWR->CR, PWR_CR_CWUF);
 8000b86:	4b69      	ldr	r3, [pc, #420]	; (8000d2c <main+0x304>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a68      	ldr	r2, [pc, #416]	; (8000d2c <main+0x304>)
 8000b8c:	f043 0304 	orr.w	r3, r3, #4
 8000b90:	6013      	str	r3, [r2, #0]

	  /*Do somthing when WAKUP*/

	  printf("ReadSensor -> Distance = %d\n", KIET_VL53L0X_ReadDistance());
 8000b92:	f000 fc0d 	bl	80013b0 <KIET_VL53L0X_ReadDistance>
 8000b96:	4603      	mov	r3, r0
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4865      	ldr	r0, [pc, #404]	; (8000d30 <main+0x308>)
 8000b9c:	f005 fb00 	bl	80061a0 <iprintf>
//	  KIET_encryptData();
//	  KIET_macLayer();
//	  KIET_macID();
	  /*Create Data;*/
	  send_data[0] = 0x30; // MY ADDRESS
 8000ba0:	4b64      	ldr	r3, [pc, #400]	; (8000d34 <main+0x30c>)
 8000ba2:	2230      	movs	r2, #48	; 0x30
 8000ba4:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<26; i++) send_data[i+1] = 48+i;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	63bb      	str	r3, [r7, #56]	; 0x38
 8000baa:	e00a      	b.n	8000bc2 <main+0x19a>
 8000bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	3230      	adds	r2, #48	; 0x30
 8000bb6:	b2d1      	uxtb	r1, r2
 8000bb8:	4a5e      	ldr	r2, [pc, #376]	; (8000d34 <main+0x30c>)
 8000bba:	54d1      	strb	r1, [r2, r3]
 8000bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8000bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bc4:	2b19      	cmp	r3, #25
 8000bc6:	ddf1      	ble.n	8000bac <main+0x184>

	  /*Transmit Data*/
		  for (uint8_t i; i < NUM_OF_TIME_TRANSMIT; i++) {
 8000bc8:	e02a      	b.n	8000c20 <main+0x1f8>
		  	  uint8_t flag = LoRa_transmit(&myLoRa, send_data, 4, 2000);
 8000bca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000bce:	2204      	movs	r2, #4
 8000bd0:	4958      	ldr	r1, [pc, #352]	; (8000d34 <main+0x30c>)
 8000bd2:	484f      	ldr	r0, [pc, #316]	; (8000d10 <main+0x2e8>)
 8000bd4:	f004 f802 	bl	8004bdc <LoRa_transmit>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			  if (flag) {
 8000bde:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d010      	beq.n	8000c08 <main+0x1e0>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000be6:	2201      	movs	r2, #1
 8000be8:	2120      	movs	r1, #32
 8000bea:	484c      	ldr	r0, [pc, #304]	; (8000d1c <main+0x2f4>)
 8000bec:	f001 f9a4 	bl	8001f38 <HAL_GPIO_WritePin>
					HAL_Delay(100);
 8000bf0:	2064      	movs	r0, #100	; 0x64
 8000bf2:	f000 feeb 	bl	80019cc <HAL_Delay>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2120      	movs	r1, #32
 8000bfa:	4848      	ldr	r0, [pc, #288]	; (8000d1c <main+0x2f4>)
 8000bfc:	f001 f99c 	bl	8001f38 <HAL_GPIO_WritePin>
					HAL_Delay(100);
 8000c00:	2064      	movs	r0, #100	; 0x64
 8000c02:	f000 fee3 	bl	80019cc <HAL_Delay>
 8000c06:	e002      	b.n	8000c0e <main+0x1e6>
			  } else {printf("Failed to transmit data\n");}
 8000c08:	484b      	ldr	r0, [pc, #300]	; (8000d38 <main+0x310>)
 8000c0a:	f005 fb37 	bl	800627c <puts>
			  HAL_Delay(TIME_TRANSMIT);
 8000c0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c12:	f000 fedb 	bl	80019cc <HAL_Delay>
		  for (uint8_t i; i < NUM_OF_TIME_TRANSMIT; i++) {
 8000c16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000c20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d9d0      	bls.n	8000bca <main+0x1a2>
		  }
	  HAL_Delay(2000);
 8000c28:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c2c:	f000 fece 	bl	80019cc <HAL_Delay>
	  /*Receive Data*/
	  LoRa_receive(&myLoRa, read_data, 128);
 8000c30:	2280      	movs	r2, #128	; 0x80
 8000c32:	4942      	ldr	r1, [pc, #264]	; (8000d3c <main+0x314>)
 8000c34:	4836      	ldr	r0, [pc, #216]	; (8000d10 <main+0x2e8>)
 8000c36:	f004 f82e 	bl	8004c96 <LoRa_receive>
	  printf("RECEIVE\n");
 8000c3a:	4841      	ldr	r0, [pc, #260]	; (8000d40 <main+0x318>)
 8000c3c:	f005 fb1e 	bl	800627c <puts>
	  if (read_data[0] != 0) {
 8000c40:	4b3e      	ldr	r3, [pc, #248]	; (8000d3c <main+0x314>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d017      	beq.n	8000c78 <main+0x250>
				printf("Receive Data\n");
 8000c48:	483e      	ldr	r0, [pc, #248]	; (8000d44 <main+0x31c>)
 8000c4a:	f005 fb17 	bl	800627c <puts>
				printf("%ul",read_data[0]);
 8000c4e:	4b3b      	ldr	r3, [pc, #236]	; (8000d3c <main+0x314>)
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	4619      	mov	r1, r3
 8000c54:	483c      	ldr	r0, [pc, #240]	; (8000d48 <main+0x320>)
 8000c56:	f005 faa3 	bl	80061a0 <iprintf>
				printf("%c", read_data[0]);
 8000c5a:	4b38      	ldr	r3, [pc, #224]	; (8000d3c <main+0x314>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f005 fab0 	bl	80061c4 <putchar>
				printf("%c", read_data[1]);
 8000c64:	4b35      	ldr	r3, [pc, #212]	; (8000d3c <main+0x314>)
 8000c66:	785b      	ldrb	r3, [r3, #1]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f005 faab 	bl	80061c4 <putchar>
				memset(read_data, 0, sizeof(read_data));
 8000c6e:	2280      	movs	r2, #128	; 0x80
 8000c70:	2100      	movs	r1, #0
 8000c72:	4832      	ldr	r0, [pc, #200]	; (8000d3c <main+0x314>)
 8000c74:	f005 fbe2 	bl	800643c <memset>
	  } else {
				;
	  }

	  /*Draf Debug*/
	  KIET_ToggleLED();
 8000c78:	f000 fb4c 	bl	8001314 <KIET_ToggleLED>
	  HAL_Delay(100);
 8000c7c:	2064      	movs	r0, #100	; 0x64
 8000c7e:	f000 fea5 	bl	80019cc <HAL_Delay>
	  	printf("CHECK RTC_CRL_ALRG %d\n", READ_BIT(RTC->CRL, RTC_CRL_ALRF));
 8000c82:	4b32      	ldr	r3, [pc, #200]	; (8000d4c <main+0x324>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4830      	ldr	r0, [pc, #192]	; (8000d50 <main+0x328>)
 8000c8e:	f005 fa87 	bl	80061a0 <iprintf>
	  	printf("CHEKC RTC_ DIVH %d, and DIVL: %d\n ", RTC->DIVH ,RTC->DIVL);
 8000c92:	4b2e      	ldr	r3, [pc, #184]	; (8000d4c <main+0x324>)
 8000c94:	691b      	ldr	r3, [r3, #16]
 8000c96:	4a2d      	ldr	r2, [pc, #180]	; (8000d4c <main+0x324>)
 8000c98:	6952      	ldr	r2, [r2, #20]
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	482d      	ldr	r0, [pc, #180]	; (8000d54 <main+0x32c>)
 8000c9e:	f005 fa7f 	bl	80061a0 <iprintf>
	  	printf("CHEKC RTC_ CNTH  %d, and CNTL: %d\n" , RTC->CNTH ,RTC->CNTL);
 8000ca2:	4b2a      	ldr	r3, [pc, #168]	; (8000d4c <main+0x324>)
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	4a29      	ldr	r2, [pc, #164]	; (8000d4c <main+0x324>)
 8000ca8:	69d2      	ldr	r2, [r2, #28]
 8000caa:	4619      	mov	r1, r3
 8000cac:	482a      	ldr	r0, [pc, #168]	; (8000d58 <main+0x330>)
 8000cae:	f005 fa77 	bl	80061a0 <iprintf>
	  	printf("CHEKC RTC_ ANRL: %d, and ANRH: %d\n" , RTC->ALRH ,RTC->ALRL);
 8000cb2:	4b26      	ldr	r3, [pc, #152]	; (8000d4c <main+0x324>)
 8000cb4:	6a1b      	ldr	r3, [r3, #32]
 8000cb6:	4a25      	ldr	r2, [pc, #148]	; (8000d4c <main+0x324>)
 8000cb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4827      	ldr	r0, [pc, #156]	; (8000d5c <main+0x334>)
 8000cbe:	f005 fa6f 	bl	80061a0 <iprintf>
	  	if (READ_BIT(RTC->CRL, RTC_CRL_ALRF)!=0) {
 8000cc2:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <main+0x324>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	f43f af58 	beq.w	8000b80 <main+0x158>
	  		printf("Alter alrm");
 8000cd0:	4823      	ldr	r0, [pc, #140]	; (8000d60 <main+0x338>)
 8000cd2:	f005 fa65 	bl	80061a0 <iprintf>
	  		CLEAR_BIT(RTC->CRL, RTC_CRL_ALRF);
 8000cd6:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <main+0x324>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	4a1c      	ldr	r2, [pc, #112]	; (8000d4c <main+0x324>)
 8000cdc:	f023 0302 	bic.w	r3, r3, #2
 8000ce0:	6053      	str	r3, [r2, #4]
	  		KIET_revise();
 8000ce2:	f000 fad9 	bl	8001298 <KIET_revise>
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cec:	480b      	ldr	r0, [pc, #44]	; (8000d1c <main+0x2f4>)
 8000cee:	f001 f923 	bl	8001f38 <HAL_GPIO_WritePin>
	  		HAL_Delay(100);
 8000cf2:	2064      	movs	r0, #100	; 0x64
 8000cf4:	f000 fe6a 	bl	80019cc <HAL_Delay>
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cfe:	4807      	ldr	r0, [pc, #28]	; (8000d1c <main+0x2f4>)
 8000d00:	f001 f91a 	bl	8001f38 <HAL_GPIO_WritePin>
	  printf("#ORG# I AM RUNNING!-!\n");
 8000d04:	e73c      	b.n	8000b80 <main+0x158>
 8000d06:	bf00      	nop
 8000d08:	08006ff8 	.word	0x08006ff8
 8000d0c:	20000084 	.word	0x20000084
 8000d10:	200001cc 	.word	0x200001cc
 8000d14:	2000012c 	.word	0x2000012c
 8000d18:	40010800 	.word	0x40010800
 8000d1c:	40010c00 	.word	0x40010c00
 8000d20:	08007008 	.word	0x08007008
 8000d24:	08007010 	.word	0x08007010
 8000d28:	08007020 	.word	0x08007020
 8000d2c:	40007000 	.word	0x40007000
 8000d30:	08007038 	.word	0x08007038
 8000d34:	20000278 	.word	0x20000278
 8000d38:	08007058 	.word	0x08007058
 8000d3c:	200001f8 	.word	0x200001f8
 8000d40:	08007070 	.word	0x08007070
 8000d44:	08007078 	.word	0x08007078
 8000d48:	08007088 	.word	0x08007088
 8000d4c:	40002800 	.word	0x40002800
 8000d50:	0800708c 	.word	0x0800708c
 8000d54:	080070a4 	.word	0x080070a4
 8000d58:	080070c8 	.word	0x080070c8
 8000d5c:	080070ec 	.word	0x080070ec
 8000d60:	08007110 	.word	0x08007110

08000d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b094      	sub	sp, #80	; 0x50
 8000d68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d6e:	2228      	movs	r2, #40	; 0x28
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f005 fb62 	bl	800643c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000d94:	2309      	movs	r3, #9
 8000d96:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da2:	2301      	movs	r3, #1
 8000da4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000da6:	2301      	movs	r3, #1
 8000da8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000daa:	2302      	movs	r3, #2
 8000dac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000db2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000db4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000db8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f002 f95e 	bl	8003080 <HAL_RCC_OscConfig>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000dca:	f000 fb85 	bl	80014d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dce:	230f      	movs	r3, #15
 8000dd0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dde:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000de0:	2300      	movs	r3, #0
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2102      	movs	r1, #2
 8000dea:	4618      	mov	r0, r3
 8000dec:	f002 fbca 	bl	8003584 <HAL_RCC_ClockConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000df6:	f000 fb6f 	bl	80014d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e02:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	4618      	mov	r0, r3
 8000e08:	f002 fd4a 	bl	80038a0 <HAL_RCCEx_PeriphCLKConfig>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000e12:	f000 fb61 	bl	80014d8 <Error_Handler>
  }
}
 8000e16:	bf00      	nop
 8000e18:	3750      	adds	r7, #80	; 0x50
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e24:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e26:	4a13      	ldr	r2, [pc, #76]	; (8000e74 <MX_I2C1_Init+0x54>)
 8000e28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e2c:	4a12      	ldr	r2, [pc, #72]	; (8000e78 <MX_I2C1_Init+0x58>)
 8000e2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e36:	4b0e      	ldr	r3, [pc, #56]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e44:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e50:	4b07      	ldr	r3, [pc, #28]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e5c:	4804      	ldr	r0, [pc, #16]	; (8000e70 <MX_I2C1_Init+0x50>)
 8000e5e:	f001 f8b5 	bl	8001fcc <HAL_I2C_Init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e68:	f000 fb36 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000084 	.word	0x20000084
 8000e74:	40005400 	.word	0x40005400
 8000e78:	000186a0 	.word	0x000186a0

08000e7c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000e82:	4a13      	ldr	r2, [pc, #76]	; (8000ed0 <MX_I2C2_Init+0x54>)
 8000e84:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000e86:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000e88:	4a12      	ldr	r2, [pc, #72]	; (8000ed4 <MX_I2C2_Init+0x58>)
 8000e8a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e98:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000e9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e9e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000eac:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eb2:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000eb8:	4804      	ldr	r0, [pc, #16]	; (8000ecc <MX_I2C2_Init+0x50>)
 8000eba:	f001 f887 	bl	8001fcc <HAL_I2C_Init>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ec4:	f000 fb08 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200000d8 	.word	0x200000d8
 8000ed0:	40005800 	.word	0x40005800
 8000ed4:	000186a0 	.word	0x000186a0

08000ed8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000edc:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000ede:	4a18      	ldr	r2, [pc, #96]	; (8000f40 <MX_SPI1_Init+0x68>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee2:	4b16      	ldr	r3, [pc, #88]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000ee4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ee8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eea:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef0:	4b12      	ldr	r3, [pc, #72]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ef6:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000efc:	4b0f      	ldr	r3, [pc, #60]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f02:	4b0e      	ldr	r3, [pc, #56]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f0c:	2210      	movs	r2, #16
 8000f0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f10:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f16:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f1c:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f22:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f24:	220a      	movs	r2, #10
 8000f26:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f28:	4804      	ldr	r0, [pc, #16]	; (8000f3c <MX_SPI1_Init+0x64>)
 8000f2a:	f002 fd6f 	bl	8003a0c <HAL_SPI_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f34:	f000 fad0 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	2000012c 	.word	0x2000012c
 8000f40:	40013000 	.word	0x40013000

08000f44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	; (8000f94 <MX_USART1_UART_Init+0x50>)
 8000f4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f56:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MX_USART1_UART_Init+0x4c>)
 8000f7c:	f003 fada 	bl	8004534 <HAL_UART_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f86:	f000 faa7 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000184 	.word	0x20000184
 8000f94:	40013800 	.word	0x40013800

08000f98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9e:	f107 0310 	add.w	r3, r7, #16
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fac:	4b41      	ldr	r3, [pc, #260]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a40      	ldr	r2, [pc, #256]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fb2:	f043 0310 	orr.w	r3, r3, #16
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b3e      	ldr	r3, [pc, #248]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0310 	and.w	r3, r3, #16
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc4:	4b3b      	ldr	r3, [pc, #236]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a3a      	ldr	r2, [pc, #232]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fca:	f043 0320 	orr.w	r3, r3, #32
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b38      	ldr	r3, [pc, #224]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0320 	and.w	r3, r3, #32
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fdc:	4b35      	ldr	r3, [pc, #212]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a34      	ldr	r2, [pc, #208]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b32      	ldr	r3, [pc, #200]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff4:	4b2f      	ldr	r3, [pc, #188]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	4a2e      	ldr	r2, [pc, #184]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8000ffa:	f043 0308 	orr.w	r3, r3, #8
 8000ffe:	6193      	str	r3, [r2, #24]
 8001000:	4b2c      	ldr	r3, [pc, #176]	; (80010b4 <MX_GPIO_Init+0x11c>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	f003 0308 	and.w	r3, r3, #8
 8001008:	603b      	str	r3, [r7, #0]
 800100a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2110      	movs	r1, #16
 8001010:	4829      	ldr	r0, [pc, #164]	; (80010b8 <MX_GPIO_Init+0x120>)
 8001012:	f000 ff91 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	2101      	movs	r1, #1
 800101a:	4828      	ldr	r0, [pc, #160]	; (80010bc <MX_GPIO_Init+0x124>)
 800101c:	f000 ff8c 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001026:	4825      	ldr	r0, [pc, #148]	; (80010bc <MX_GPIO_Init+0x124>)
 8001028:	f000 ff86 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800102c:	2302      	movs	r3, #2
 800102e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001030:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <MX_GPIO_Init+0x128>)
 8001032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001038:	f107 0310 	add.w	r3, r7, #16
 800103c:	4619      	mov	r1, r3
 800103e:	481e      	ldr	r0, [pc, #120]	; (80010b8 <MX_GPIO_Init+0x120>)
 8001040:	f000 fdf6 	bl	8001c30 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 8001044:	2310      	movs	r3, #16
 8001046:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001048:	2301      	movs	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2302      	movs	r3, #2
 8001052:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	4619      	mov	r1, r3
 800105a:	4817      	ldr	r0, [pc, #92]	; (80010b8 <MX_GPIO_Init+0x120>)
 800105c:	f000 fde8 	bl	8001c30 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8001060:	2301      	movs	r3, #1
 8001062:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001064:	2301      	movs	r3, #1
 8001066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2302      	movs	r3, #2
 800106e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4619      	mov	r1, r3
 8001076:	4811      	ldr	r0, [pc, #68]	; (80010bc <MX_GPIO_Init+0x124>)
 8001078:	f000 fdda 	bl	8001c30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin PB8 PB9 */
  GPIO_InitStruct.Pin = LED2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 800107c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001080:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001082:	2301      	movs	r3, #1
 8001084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001086:	2302      	movs	r3, #2
 8001088:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2302      	movs	r3, #2
 800108c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108e:	f107 0310 	add.w	r3, r7, #16
 8001092:	4619      	mov	r1, r3
 8001094:	4809      	ldr	r0, [pc, #36]	; (80010bc <MX_GPIO_Init+0x124>)
 8001096:	f000 fdcb 	bl	8001c30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	2101      	movs	r1, #1
 800109e:	2007      	movs	r0, #7
 80010a0:	f000 fd8f 	bl	8001bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80010a4:	2007      	movs	r0, #7
 80010a6:	f000 fda8 	bl	8001bfa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010aa:	bf00      	nop
 80010ac:	3720      	adds	r7, #32
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40010800 	.word	0x40010800
 80010bc:	40010c00 	.word	0x40010c00
 80010c0:	10110000 	.word	0x10110000

080010c4 <KIET_RTC_Init>:

/* USER CODE BEGIN 4 */

void KIET_RTC_Init(){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
	/** @note */

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
 80010ca:	4b28      	ldr	r3, [pc, #160]	; (800116c <KIET_RTC_Init+0xa8>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a27      	ldr	r2, [pc, #156]	; (800116c <KIET_RTC_Init+0xa8>)
 80010d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d4:	61d3      	str	r3, [r2, #28]

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);
 80010d6:	4b25      	ldr	r3, [pc, #148]	; (800116c <KIET_RTC_Init+0xa8>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	4a24      	ldr	r2, [pc, #144]	; (800116c <KIET_RTC_Init+0xa8>)
 80010dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80010e0:	61d3      	str	r3, [r2, #28]

	SET_BIT(PWR->CR, PWR_CR_DBP);
 80010e2:	4b23      	ldr	r3, [pc, #140]	; (8001170 <KIET_RTC_Init+0xac>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a22      	ldr	r2, [pc, #136]	; (8001170 <KIET_RTC_Init+0xac>)
 80010e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ec:	6013      	str	r3, [r2, #0]

	printf("CHEKC POINT -1: %d\n", READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY));
 80010ee:	4b1f      	ldr	r3, [pc, #124]	; (800116c <KIET_RTC_Init+0xa8>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	4619      	mov	r1, r3
 80010f8:	481e      	ldr	r0, [pc, #120]	; (8001174 <KIET_RTC_Init+0xb0>)
 80010fa:	f005 f851 	bl	80061a0 <iprintf>
	SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80010fe:	4b1b      	ldr	r3, [pc, #108]	; (800116c <KIET_RTC_Init+0xa8>)
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	4a1a      	ldr	r2, [pc, #104]	; (800116c <KIET_RTC_Init+0xa8>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6213      	str	r3, [r2, #32]
	uint8_t count = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	71fb      	strb	r3, [r7, #7]

	while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)==0) {
 800110e:	e009      	b.n	8001124 <KIET_RTC_Init+0x60>
		count++;
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	3301      	adds	r3, #1
 8001114:	71fb      	strb	r3, [r7, #7]
		if (count>100) {
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b64      	cmp	r3, #100	; 0x64
 800111a:	d903      	bls.n	8001124 <KIET_RTC_Init+0x60>
			printf("Have a problem for connecting the External Crystal Clock!");
 800111c:	4816      	ldr	r0, [pc, #88]	; (8001178 <KIET_RTC_Init+0xb4>)
 800111e:	f005 f83f 	bl	80061a0 <iprintf>
			break;
 8001122:	e005      	b.n	8001130 <KIET_RTC_Init+0x6c>
	while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)==0) {
 8001124:	4b11      	ldr	r3, [pc, #68]	; (800116c <KIET_RTC_Init+0xa8>)
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d0ef      	beq.n	8001110 <KIET_RTC_Init+0x4c>
		} else;
	}

	SET_BIT(RCC->BDCR, 9);
 8001130:	4b0e      	ldr	r3, [pc, #56]	; (800116c <KIET_RTC_Init+0xa8>)
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	4a0d      	ldr	r2, [pc, #52]	; (800116c <KIET_RTC_Init+0xa8>)
 8001136:	f043 0309 	orr.w	r3, r3, #9
 800113a:	6213      	str	r3, [r2, #32]
	CLEAR_BIT(RCC->BDCR, 8);
 800113c:	4b0b      	ldr	r3, [pc, #44]	; (800116c <KIET_RTC_Init+0xa8>)
 800113e:	6a1b      	ldr	r3, [r3, #32]
 8001140:	4a0a      	ldr	r2, [pc, #40]	; (800116c <KIET_RTC_Init+0xa8>)
 8001142:	f023 0308 	bic.w	r3, r3, #8
 8001146:	6213      	str	r3, [r2, #32]
	SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001148:	4b08      	ldr	r3, [pc, #32]	; (800116c <KIET_RTC_Init+0xa8>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4a07      	ldr	r2, [pc, #28]	; (800116c <KIET_RTC_Init+0xa8>)
 800114e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001152:	6213      	str	r3, [r2, #32]
	printf("CHEKC POINT -1: %d\n", RCC->BDCR);
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <KIET_RTC_Init+0xa8>)
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	4619      	mov	r1, r3
 800115a:	4806      	ldr	r0, [pc, #24]	; (8001174 <KIET_RTC_Init+0xb0>)
 800115c:	f005 f820 	bl	80061a0 <iprintf>
	 * 00: No clock
	 * 01: LSE oscillator clock used as RTC clock
	 * 10: LSI oscillator clock used as RTC clock
	 * 11: HSE oscillator clock divided by 128 used as RTC clock*/

	KIET_configure_rtc_register();
 8001160:	f000 f80c 	bl	800117c <KIET_configure_rtc_register>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40021000 	.word	0x40021000
 8001170:	40007000 	.word	0x40007000
 8001174:	0800711c 	.word	0x0800711c
 8001178:	08007130 	.word	0x08007130

0800117c <KIET_configure_rtc_register>:



void KIET_configure_rtc_register() {
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	/* 1. Poll RTOFF, wait until its value goes to 1
	 * 2. Set the CNF bit to enter configuration mode
	 * 3. Write to one or more RTC registers
	 * 4. Clear the CNF bit to exit configuration mode
	 * 5. Poll RTOFF, wait until its value goes to 1 to check the end of the write operation*/
	printf("CHEKC POINT 0: %d\n", READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)); //OKEE ==> Vn ?  CLOK cha c kt ni vo
 8001180:	4b3b      	ldr	r3, [pc, #236]	; (8001270 <KIET_configure_rtc_register+0xf4>)
 8001182:	6a1b      	ldr	r3, [r3, #32]
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	4619      	mov	r1, r3
 800118a:	483a      	ldr	r0, [pc, #232]	; (8001274 <KIET_configure_rtc_register+0xf8>)
 800118c:	f005 f808 	bl	80061a0 <iprintf>
	while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L1_Check RTOFF\n");}
 8001190:	e002      	b.n	8001198 <KIET_configure_rtc_register+0x1c>
 8001192:	4839      	ldr	r0, [pc, #228]	; (8001278 <KIET_configure_rtc_register+0xfc>)
 8001194:	f005 f872 	bl	800627c <puts>
 8001198:	4b38      	ldr	r3, [pc, #224]	; (800127c <KIET_configure_rtc_register+0x100>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0320 	and.w	r3, r3, #32
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d0f6      	beq.n	8001192 <KIET_configure_rtc_register+0x16>
	SET_BIT(RTC->CRL, RTC_CRL_CNF);
 80011a4:	4b35      	ldr	r3, [pc, #212]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	4a34      	ldr	r2, [pc, #208]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011aa:	f043 0310 	orr.w	r3, r3, #16
 80011ae:	6053      	str	r3, [r2, #4]
	printf("CHEKC POINT 1: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 80011b0:	4b32      	ldr	r3, [pc, #200]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 0320 	and.w	r3, r3, #32
 80011b8:	4619      	mov	r1, r3
 80011ba:	4831      	ldr	r0, [pc, #196]	; (8001280 <KIET_configure_rtc_register+0x104>)
 80011bc:	f004 fff0 	bl	80061a0 <iprintf>
	/*Begin for writing to RTC Register - Write one or more RTC register*/
	RTC->PRLH = 0U;
 80011c0:	4b2e      	ldr	r3, [pc, #184]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
	RTC->PRLL = 0x7FFFU;
 80011c6:	4b2d      	ldr	r3, [pc, #180]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011c8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80011cc:	60da      	str	r2, [r3, #12]
	printf("CHEKC POINT 2: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 80011ce:	4b2b      	ldr	r3, [pc, #172]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f003 0320 	and.w	r3, r3, #32
 80011d6:	4619      	mov	r1, r3
 80011d8:	482a      	ldr	r0, [pc, #168]	; (8001284 <KIET_configure_rtc_register+0x108>)
 80011da:	f004 ffe1 	bl	80061a0 <iprintf>
	RTC->DIVH = 0x0000U;
 80011de:	4b27      	ldr	r3, [pc, #156]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
	RTC->DIVL = 0x8000U;
 80011e4:	4b25      	ldr	r3, [pc, #148]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ea:	615a      	str	r2, [r3, #20]
	printf("CHEKC POINT 3: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 80011ec:	4b23      	ldr	r3, [pc, #140]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0320 	and.w	r3, r3, #32
 80011f4:	4619      	mov	r1, r3
 80011f6:	4824      	ldr	r0, [pc, #144]	; (8001288 <KIET_configure_rtc_register+0x10c>)
 80011f8:	f004 ffd2 	bl	80061a0 <iprintf>
	RTC->CNTH = 0x0000U;
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <KIET_configure_rtc_register+0x100>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
	RTC->CNTL = 0x0000U;
 8001202:	4b1e      	ldr	r3, [pc, #120]	; (800127c <KIET_configure_rtc_register+0x100>)
 8001204:	2200      	movs	r2, #0
 8001206:	61da      	str	r2, [r3, #28]

	RTC->ALRH = 0x0000U;
 8001208:	4b1c      	ldr	r3, [pc, #112]	; (800127c <KIET_configure_rtc_register+0x100>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
	RTC->ALRL = 0x000FU;
 800120e:	4b1b      	ldr	r3, [pc, #108]	; (800127c <KIET_configure_rtc_register+0x100>)
 8001210:	220f      	movs	r2, #15
 8001212:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(RTC->CRH, RTC_CRH_ALRIE);
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <KIET_configure_rtc_register+0x100>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a18      	ldr	r2, [pc, #96]	; (800127c <KIET_configure_rtc_register+0x100>)
 800121a:	f043 0302 	orr.w	r3, r3, #2
 800121e:	6013      	str	r3, [r2, #0]
	SET_BIT(RTC->CRH, RTC_CRH_OWIE);
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <KIET_configure_rtc_register+0x100>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a15      	ldr	r2, [pc, #84]	; (800127c <KIET_configure_rtc_register+0x100>)
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6013      	str	r3, [r2, #0]
	//	SET_BIT(RTC->CRH, RTC_CRH_SECIE);
	/*End of writing to RTC register*/
	CLEAR_BIT(RTC->CRL, RTC_CRL_CNF);
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <KIET_configure_rtc_register+0x100>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	4a12      	ldr	r2, [pc, #72]	; (800127c <KIET_configure_rtc_register+0x100>)
 8001232:	f023 0310 	bic.w	r3, r3, #16
 8001236:	6053      	str	r3, [r2, #4]
	printf("CHEKC POINT 4: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 8001238:	4b10      	ldr	r3, [pc, #64]	; (800127c <KIET_configure_rtc_register+0x100>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0320 	and.w	r3, r3, #32
 8001240:	4619      	mov	r1, r3
 8001242:	4812      	ldr	r0, [pc, #72]	; (800128c <KIET_configure_rtc_register+0x110>)
 8001244:	f004 ffac 	bl	80061a0 <iprintf>
	while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L2_Ongoing in other command\n %d",READ_BIT(RTC->CRL, RTC_CRL_RTOFF) );}
 8001248:	e007      	b.n	800125a <KIET_configure_rtc_register+0xde>
 800124a:	4b0c      	ldr	r3, [pc, #48]	; (800127c <KIET_configure_rtc_register+0x100>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 0320 	and.w	r3, r3, #32
 8001252:	4619      	mov	r1, r3
 8001254:	480e      	ldr	r0, [pc, #56]	; (8001290 <KIET_configure_rtc_register+0x114>)
 8001256:	f004 ffa3 	bl	80061a0 <iprintf>
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <KIET_configure_rtc_register+0x100>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0320 	and.w	r3, r3, #32
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0f1      	beq.n	800124a <KIET_configure_rtc_register+0xce>
	printf("Done configuration RTC\n");
 8001266:	480b      	ldr	r0, [pc, #44]	; (8001294 <KIET_configure_rtc_register+0x118>)
 8001268:	f005 f808 	bl	800627c <puts>

}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40021000 	.word	0x40021000
 8001274:	0800716c 	.word	0x0800716c
 8001278:	08007180 	.word	0x08007180
 800127c:	40002800 	.word	0x40002800
 8001280:	08007194 	.word	0x08007194
 8001284:	080071a8 	.word	0x080071a8
 8001288:	080071bc 	.word	0x080071bc
 800128c:	080071d0 	.word	0x080071d0
 8001290:	080071e4 	.word	0x080071e4
 8001294:	08007208 	.word	0x08007208

08001298 <KIET_revise>:


void KIET_revise() {
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
		while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L1_Check RTOFF\n");}
 800129c:	e002      	b.n	80012a4 <KIET_revise+0xc>
 800129e:	481a      	ldr	r0, [pc, #104]	; (8001308 <KIET_revise+0x70>)
 80012a0:	f004 ffec 	bl	800627c <puts>
 80012a4:	4b19      	ldr	r3, [pc, #100]	; (800130c <KIET_revise+0x74>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 0320 	and.w	r3, r3, #32
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0f6      	beq.n	800129e <KIET_revise+0x6>
		SET_BIT(RTC->CRL, RTC_CRL_CNF);
 80012b0:	4b16      	ldr	r3, [pc, #88]	; (800130c <KIET_revise+0x74>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	4a15      	ldr	r2, [pc, #84]	; (800130c <KIET_revise+0x74>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6053      	str	r3, [r2, #4]
		/*Begin for writing to RTC Register - Write one or more RTC register*/
		RTC->DIVH = 0x0000U;
 80012bc:	4b13      	ldr	r3, [pc, #76]	; (800130c <KIET_revise+0x74>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
		RTC->DIVL = 0x8000U;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <KIET_revise+0x74>)
 80012c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012c8:	615a      	str	r2, [r3, #20]
		RTC->CNTH = 0x0000U;
 80012ca:	4b10      	ldr	r3, [pc, #64]	; (800130c <KIET_revise+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
		RTC->CNTL = 0x0000U;
 80012d0:	4b0e      	ldr	r3, [pc, #56]	; (800130c <KIET_revise+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	61da      	str	r2, [r3, #28]
		/*End of writing to RTC register*/
		CLEAR_BIT(RTC->CRL, RTC_CRL_CNF);
 80012d6:	4b0d      	ldr	r3, [pc, #52]	; (800130c <KIET_revise+0x74>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	4a0c      	ldr	r2, [pc, #48]	; (800130c <KIET_revise+0x74>)
 80012dc:	f023 0310 	bic.w	r3, r3, #16
 80012e0:	6053      	str	r3, [r2, #4]
		while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L2_Ongoing in other command\n %d",READ_BIT(RTC->CRL, RTC_CRL_RTOFF) );}
 80012e2:	e007      	b.n	80012f4 <KIET_revise+0x5c>
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <KIET_revise+0x74>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 0320 	and.w	r3, r3, #32
 80012ec:	4619      	mov	r1, r3
 80012ee:	4808      	ldr	r0, [pc, #32]	; (8001310 <KIET_revise+0x78>)
 80012f0:	f004 ff56 	bl	80061a0 <iprintf>
 80012f4:	4b05      	ldr	r3, [pc, #20]	; (800130c <KIET_revise+0x74>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 0320 	and.w	r3, r3, #32
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0f1      	beq.n	80012e4 <KIET_revise+0x4c>
}
 8001300:	bf00      	nop
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	08007180 	.word	0x08007180
 800130c:	40002800 	.word	0x40002800
 8001310:	080071e4 	.word	0x080071e4

08001314 <KIET_ToggleLED>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
	HAL_Delay(100);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
}

void KIET_ToggleLED() {
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8001318:	f44f 7100 	mov.w	r1, #512	; 0x200
 800131c:	4802      	ldr	r0, [pc, #8]	; (8001328 <KIET_ToggleLED+0x14>)
 800131e:	f000 fe23 	bl	8001f68 <HAL_GPIO_TogglePin>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40010c00 	.word	0x40010c00

0800132c <HAL_GPIO_EXTI_Callback>:
	//	dropping below a programmable threshold that is adjustable through the register RegLowBat. The interrupt signal can be
	//	mapped to any of the DIO pins by programming RegDioMapping.

}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	80fb      	strh	r3, [r7, #6]
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
//		HAL_Delay(100);
//	} else {
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
//	}
	printf("#RED# Callback");
 8001336:	4803      	ldr	r0, [pc, #12]	; (8001344 <HAL_GPIO_EXTI_Callback+0x18>)
 8001338:	f004 ff32 	bl	80061a0 <iprintf>
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	08007234 	.word	0x08007234

08001348 <KIET_COMPUTE_Constraint>:

int KIET_COMPUTE_Abs(int value) {
	return (value>0)?value:-value;
}

int KIET_COMPUTE_Constraint(int value, int min, int max) {
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	return (value>max)?max:((value<min)?min:value);
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	429a      	cmp	r2, r3
 800135a:	dc05      	bgt.n	8001368 <KIET_COMPUTE_Constraint+0x20>
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	4293      	cmp	r3, r2
 8001362:	bfb8      	it	lt
 8001364:	4613      	movlt	r3, r2
 8001366:	e000      	b.n	800136a <KIET_COMPUTE_Constraint+0x22>
 8001368:	687b      	ldr	r3, [r7, #4]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <KIET_VH53L0X_init>:


void KIET_VH53L0X_init(I2C_HandleTypeDef *handler){
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	initVL53L0X(1, handler);
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	2001      	movs	r0, #1
 8001380:	f003 fe96 	bl	80050b0 <initVL53L0X>
	setSignalRateLimit(200);
 8001384:	4808      	ldr	r0, [pc, #32]	; (80013a8 <KIET_VH53L0X_init+0x34>)
 8001386:	f004 f8f3 	bl	8005570 <setSignalRateLimit>
	setVcselPulsePeriod(VcselPeriodPreRange, 10);
 800138a:	210a      	movs	r1, #10
 800138c:	2000      	movs	r0, #0
 800138e:	f004 fa1d 	bl	80057cc <setVcselPulsePeriod>
	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8001392:	210e      	movs	r1, #14
 8001394:	2001      	movs	r0, #1
 8001396:	f004 fa19 	bl	80057cc <setVcselPulsePeriod>
	setMeasurementTimingBudget(300*1000UL);
 800139a:	4804      	ldr	r0, [pc, #16]	; (80013ac <KIET_VH53L0X_init+0x38>)
 800139c:	f004 f91c 	bl	80055d8 <setMeasurementTimingBudget>
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	43480000 	.word	0x43480000
 80013ac:	000493e0 	.word	0x000493e0

080013b0 <KIET_VL53L0X_ReadDistance>:

uint16_t KIET_VL53L0X_ReadDistance() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b092      	sub	sp, #72	; 0x48
 80013b4:	af00      	add	r7, sp, #0
	statInfo_t_VL53L0X status;
	uint16_t data_distance[20];
	uint32_t sum = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	647b      	str	r3, [r7, #68]	; 0x44
	for (uint8_t i=0; i<=19; i++) {
 80013ba:	2300      	movs	r3, #0
 80013bc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80013c0:	e02f      	b.n	8001422 <KIET_VL53L0X_ReadDistance+0x72>
		data_distance[i] = KIET_COMPUTE_Constraint(readRangeSingleMillimeters(&status), 0, 2000);
 80013c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013c6:	4618      	mov	r0, r3
 80013c8:	f004 fbe6 	bl	8005b98 <readRangeSingleMillimeters>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ffb7 	bl	8001348 <KIET_COMPUTE_Constraint>
 80013da:	4602      	mov	r2, r0
 80013dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80013e0:	b292      	uxth	r2, r2
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	3348      	adds	r3, #72	; 0x48
 80013e6:	443b      	add	r3, r7
 80013e8:	f823 2c44 	strh.w	r2, [r3, #-68]
//		HAL_Delay(1);
		sum+=data_distance[i];
 80013ec:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	3348      	adds	r3, #72	; 0x48
 80013f4:	443b      	add	r3, r7
 80013f6:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 80013fa:	461a      	mov	r2, r3
 80013fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013fe:	4413      	add	r3, r2
 8001400:	647b      	str	r3, [r7, #68]	; 0x44
		printf("Reading Data From VL53L0X -->distance: %dmm\n", data_distance[i]);
 8001402:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	3348      	adds	r3, #72	; 0x48
 800140a:	443b      	add	r3, r7
 800140c:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 8001410:	4619      	mov	r1, r3
 8001412:	482e      	ldr	r0, [pc, #184]	; (80014cc <KIET_VL53L0X_ReadDistance+0x11c>)
 8001414:	f004 fec4 	bl	80061a0 <iprintf>
	for (uint8_t i=0; i<=19; i++) {
 8001418:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800141c:	3301      	adds	r3, #1
 800141e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8001422:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001426:	2b13      	cmp	r3, #19
 8001428:	d9cb      	bls.n	80013c2 <KIET_VL53L0X_ReadDistance+0x12>
	}
	uint16_t average = sum/20;
 800142a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800142c:	4a28      	ldr	r2, [pc, #160]	; (80014d0 <KIET_VL53L0X_ReadDistance+0x120>)
 800142e:	fba2 2303 	umull	r2, r3, r2, r3
 8001432:	091b      	lsrs	r3, r3, #4
 8001434:	873b      	strh	r3, [r7, #56]	; 0x38
	printf("Average Data = %dmm\n", average);
 8001436:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001438:	4619      	mov	r1, r3
 800143a:	4826      	ldr	r0, [pc, #152]	; (80014d4 <KIET_VL53L0X_ReadDistance+0x124>)
 800143c:	f004 feb0 	bl	80061a0 <iprintf>
	uint32_t sum_filter = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t  num_of_elements_filter = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	for (uint8_t i=0; i<=19; i++) {
 800144a:	2300      	movs	r3, #0
 800144c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8001450:	e02d      	b.n	80014ae <KIET_VL53L0X_ReadDistance+0xfe>
		if (abs(data_distance[i]-average)<100) {
 8001452:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	3348      	adds	r3, #72	; 0x48
 800145a:	443b      	add	r3, r7
 800145c:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 8001460:	461a      	mov	r2, r3
 8001462:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800146a:	db1b      	blt.n	80014a4 <KIET_VL53L0X_ReadDistance+0xf4>
 800146c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	3348      	adds	r3, #72	; 0x48
 8001474:	443b      	add	r3, r7
 8001476:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 800147a:	461a      	mov	r2, r3
 800147c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b63      	cmp	r3, #99	; 0x63
 8001482:	dc0f      	bgt.n	80014a4 <KIET_VL53L0X_ReadDistance+0xf4>
			num_of_elements_filter ++;
 8001484:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001488:	3301      	adds	r3, #1
 800148a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			sum_filter += data_distance[i];
 800148e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	3348      	adds	r3, #72	; 0x48
 8001496:	443b      	add	r3, r7
 8001498:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 800149c:	461a      	mov	r2, r3
 800149e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014a0:	4413      	add	r3, r2
 80014a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (uint8_t i=0; i<=19; i++) {
 80014a4:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80014a8:	3301      	adds	r3, #1
 80014aa:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 80014ae:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80014b2:	2b13      	cmp	r3, #19
 80014b4:	d9cd      	bls.n	8001452 <KIET_VL53L0X_ReadDistance+0xa2>
		}
	}
	average = sum_filter/num_of_elements_filter;
 80014b6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80014ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80014bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c0:	873b      	strh	r3, [r7, #56]	; 0x38
	return average;
 80014c2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3748      	adds	r7, #72	; 0x48
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	08007244 	.word	0x08007244
 80014d0:	cccccccd 	.word	0xcccccccd
 80014d4:	08007274 	.word	0x08007274

080014d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014dc:	b672      	cpsid	i
}
 80014de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <Error_Handler+0x8>
	...

080014e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <HAL_MspInit+0x5c>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	4a14      	ldr	r2, [pc, #80]	; (8001540 <HAL_MspInit+0x5c>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6193      	str	r3, [r2, #24]
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_MspInit+0x5c>)
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <HAL_MspInit+0x5c>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	4a0e      	ldr	r2, [pc, #56]	; (8001540 <HAL_MspInit+0x5c>)
 8001508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150c:	61d3      	str	r3, [r2, #28]
 800150e:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <HAL_MspInit+0x5c>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_MspInit+0x60>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	4a04      	ldr	r2, [pc, #16]	; (8001544 <HAL_MspInit+0x60>)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	40021000 	.word	0x40021000
 8001544:	40010000 	.word	0x40010000

08001548 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	; 0x28
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 0318 	add.w	r3, r7, #24
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a2b      	ldr	r2, [pc, #172]	; (8001610 <HAL_I2C_MspInit+0xc8>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d124      	bne.n	80015b2 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001568:	4b2a      	ldr	r3, [pc, #168]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	4a29      	ldr	r2, [pc, #164]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 800156e:	f043 0308 	orr.w	r3, r3, #8
 8001572:	6193      	str	r3, [r2, #24]
 8001574:	4b27      	ldr	r3, [pc, #156]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	f003 0308 	and.w	r3, r3, #8
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001580:	23c0      	movs	r3, #192	; 0xc0
 8001582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001584:	2312      	movs	r3, #18
 8001586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001588:	2303      	movs	r3, #3
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158c:	f107 0318 	add.w	r3, r7, #24
 8001590:	4619      	mov	r1, r3
 8001592:	4821      	ldr	r0, [pc, #132]	; (8001618 <HAL_I2C_MspInit+0xd0>)
 8001594:	f000 fb4c 	bl	8001c30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001598:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	4a1d      	ldr	r2, [pc, #116]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 800159e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015a2:	61d3      	str	r3, [r2, #28]
 80015a4:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80015b0:	e029      	b.n	8001606 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a19      	ldr	r2, [pc, #100]	; (800161c <HAL_I2C_MspInit+0xd4>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d124      	bne.n	8001606 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015bc:	4b15      	ldr	r3, [pc, #84]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015c2:	f043 0308 	orr.w	r3, r3, #8
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0308 	and.w	r3, r3, #8
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015da:	2312      	movs	r3, #18
 80015dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e2:	f107 0318 	add.w	r3, r7, #24
 80015e6:	4619      	mov	r1, r3
 80015e8:	480b      	ldr	r0, [pc, #44]	; (8001618 <HAL_I2C_MspInit+0xd0>)
 80015ea:	f000 fb21 	bl	8001c30 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_I2C_MspInit+0xcc>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
}
 8001606:	bf00      	nop
 8001608:	3728      	adds	r7, #40	; 0x28
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40005400 	.word	0x40005400
 8001614:	40021000 	.word	0x40021000
 8001618:	40010c00 	.word	0x40010c00
 800161c:	40005800 	.word	0x40005800

08001620 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b088      	sub	sp, #32
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001628:	f107 0310 	add.w	r3, r7, #16
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a1b      	ldr	r2, [pc, #108]	; (80016a8 <HAL_SPI_MspInit+0x88>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d12f      	bne.n	80016a0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <HAL_SPI_MspInit+0x8c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a19      	ldr	r2, [pc, #100]	; (80016ac <HAL_SPI_MspInit+0x8c>)
 8001646:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <HAL_SPI_MspInit+0x8c>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4b14      	ldr	r3, [pc, #80]	; (80016ac <HAL_SPI_MspInit+0x8c>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a13      	ldr	r2, [pc, #76]	; (80016ac <HAL_SPI_MspInit+0x8c>)
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b11      	ldr	r3, [pc, #68]	; (80016ac <HAL_SPI_MspInit+0x8c>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001670:	23a0      	movs	r3, #160	; 0xa0
 8001672:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001674:	2302      	movs	r3, #2
 8001676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167c:	f107 0310 	add.w	r3, r7, #16
 8001680:	4619      	mov	r1, r3
 8001682:	480b      	ldr	r0, [pc, #44]	; (80016b0 <HAL_SPI_MspInit+0x90>)
 8001684:	f000 fad4 	bl	8001c30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001688:	2340      	movs	r3, #64	; 0x40
 800168a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001694:	f107 0310 	add.w	r3, r7, #16
 8001698:	4619      	mov	r1, r3
 800169a:	4805      	ldr	r0, [pc, #20]	; (80016b0 <HAL_SPI_MspInit+0x90>)
 800169c:	f000 fac8 	bl	8001c30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80016a0:	bf00      	nop
 80016a2:	3720      	adds	r7, #32
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40013000 	.word	0x40013000
 80016ac:	40021000 	.word	0x40021000
 80016b0:	40010800 	.word	0x40010800

080016b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b088      	sub	sp, #32
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0310 	add.w	r3, r7, #16
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a1c      	ldr	r2, [pc, #112]	; (8001740 <HAL_UART_MspInit+0x8c>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d131      	bne.n	8001738 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_UART_MspInit+0x90>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	4a1a      	ldr	r2, [pc, #104]	; (8001744 <HAL_UART_MspInit+0x90>)
 80016da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016de:	6193      	str	r3, [r2, #24]
 80016e0:	4b18      	ldr	r3, [pc, #96]	; (8001744 <HAL_UART_MspInit+0x90>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ec:	4b15      	ldr	r3, [pc, #84]	; (8001744 <HAL_UART_MspInit+0x90>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	4a14      	ldr	r2, [pc, #80]	; (8001744 <HAL_UART_MspInit+0x90>)
 80016f2:	f043 0304 	orr.w	r3, r3, #4
 80016f6:	6193      	str	r3, [r2, #24]
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <HAL_UART_MspInit+0x90>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001704:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001708:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0310 	add.w	r3, r7, #16
 8001716:	4619      	mov	r1, r3
 8001718:	480b      	ldr	r0, [pc, #44]	; (8001748 <HAL_UART_MspInit+0x94>)
 800171a:	f000 fa89 	bl	8001c30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800171e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001722:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172c:	f107 0310 	add.w	r3, r7, #16
 8001730:	4619      	mov	r1, r3
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <HAL_UART_MspInit+0x94>)
 8001734:	f000 fa7c 	bl	8001c30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001738:	bf00      	nop
 800173a:	3720      	adds	r7, #32
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40013800 	.word	0x40013800
 8001744:	40021000 	.word	0x40021000
 8001748:	40010800 	.word	0x40010800

0800174c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <NMI_Handler+0x4>

08001752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001756:	e7fe      	b.n	8001756 <HardFault_Handler+0x4>

08001758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800175c:	e7fe      	b.n	800175c <MemManage_Handler+0x4>

0800175e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001762:	e7fe      	b.n	8001762 <BusFault_Handler+0x4>

08001764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001768:	e7fe      	b.n	8001768 <UsageFault_Handler+0x4>

0800176a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr

08001782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr

0800178e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001792:	f000 f8ff 	bl	8001994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}

0800179a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 800179e:	2002      	movs	r0, #2
 80017a0:	f000 fbfc 	bl	8001f9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	e00a      	b.n	80017d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ba:	f3af 8000 	nop.w
 80017be:	4601      	mov	r1, r0
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	60ba      	str	r2, [r7, #8]
 80017c6:	b2ca      	uxtb	r2, r1
 80017c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbf0      	blt.n	80017ba <_read+0x12>
  }

  return len;
 80017d8:	687b      	ldr	r3, [r7, #4]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001808:	605a      	str	r2, [r3, #4]
  return 0;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr

08001816 <_isatty>:

int _isatty(int file)
{
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800181e:	2301      	movs	r3, #1
}
 8001820:	4618      	mov	r0, r3
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr

0800182a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800182a:	b480      	push	{r7}
 800182c:	b085      	sub	sp, #20
 800182e:	af00      	add	r7, sp, #0
 8001830:	60f8      	str	r0, [r7, #12]
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
	...

08001844 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800184c:	4a14      	ldr	r2, [pc, #80]	; (80018a0 <_sbrk+0x5c>)
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <_sbrk+0x60>)
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001858:	4b13      	ldr	r3, [pc, #76]	; (80018a8 <_sbrk+0x64>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d102      	bne.n	8001866 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001860:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <_sbrk+0x64>)
 8001862:	4a12      	ldr	r2, [pc, #72]	; (80018ac <_sbrk+0x68>)
 8001864:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <_sbrk+0x64>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	429a      	cmp	r2, r3
 8001872:	d207      	bcs.n	8001884 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001874:	f004 fe30 	bl	80064d8 <__errno>
 8001878:	4603      	mov	r3, r0
 800187a:	220c      	movs	r2, #12
 800187c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800187e:	f04f 33ff 	mov.w	r3, #4294967295
 8001882:	e009      	b.n	8001898 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <_sbrk+0x64>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800188a:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <_sbrk+0x64>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	4a05      	ldr	r2, [pc, #20]	; (80018a8 <_sbrk+0x64>)
 8001894:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001896:	68fb      	ldr	r3, [r7, #12]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3718      	adds	r7, #24
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20005000 	.word	0x20005000
 80018a4:	00000400 	.word	0x00000400
 80018a8:	200002f8 	.word	0x200002f8
 80018ac:	200004b8 	.word	0x200004b8

080018b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr

080018bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018bc:	f7ff fff8 	bl	80018b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c0:	480b      	ldr	r0, [pc, #44]	; (80018f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018c2:	490c      	ldr	r1, [pc, #48]	; (80018f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018c4:	4a0c      	ldr	r2, [pc, #48]	; (80018f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c8:	e002      	b.n	80018d0 <LoopCopyDataInit>

080018ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ce:	3304      	adds	r3, #4

080018d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d4:	d3f9      	bcc.n	80018ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d6:	4a09      	ldr	r2, [pc, #36]	; (80018fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018d8:	4c09      	ldr	r4, [pc, #36]	; (8001900 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018dc:	e001      	b.n	80018e2 <LoopFillZerobss>

080018de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e0:	3204      	adds	r2, #4

080018e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e4:	d3fb      	bcc.n	80018de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018e6:	f004 fdfd 	bl	80064e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ea:	f7ff f89d 	bl	8000a28 <main>
  bx lr
 80018ee:	4770      	bx	lr
  ldr r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80018f8:	080072f4 	.word	0x080072f4
  ldr r2, =_sbss
 80018fc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001900:	200004b4 	.word	0x200004b4

08001904 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001904:	e7fe      	b.n	8001904 <ADC1_2_IRQHandler>
	...

08001908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_Init+0x28>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a07      	ldr	r2, [pc, #28]	; (8001930 <HAL_Init+0x28>)
 8001912:	f043 0310 	orr.w	r3, r3, #16
 8001916:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001918:	2003      	movs	r0, #3
 800191a:	f000 f947 	bl	8001bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800191e:	200f      	movs	r0, #15
 8001920:	f000 f808 	bl	8001934 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001924:	f7ff fdde 	bl	80014e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40022000 	.word	0x40022000

08001934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800193c:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HAL_InitTick+0x54>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_InitTick+0x58>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	4619      	mov	r1, r3
 8001946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800194a:	fbb3 f3f1 	udiv	r3, r3, r1
 800194e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f95f 	bl	8001c16 <HAL_SYSTICK_Config>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e00e      	b.n	8001980 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b0f      	cmp	r3, #15
 8001966:	d80a      	bhi.n	800197e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001968:	2200      	movs	r2, #0
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	f04f 30ff 	mov.w	r0, #4294967295
 8001970:	f000 f927 	bl	8001bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001974:	4a06      	ldr	r2, [pc, #24]	; (8001990 <HAL_InitTick+0x5c>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
 800197c:	e000      	b.n	8001980 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
}
 8001980:	4618      	mov	r0, r3
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	20000008 	.word	0x20000008
 8001990:	20000004 	.word	0x20000004

08001994 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <HAL_IncTick+0x1c>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_IncTick+0x20>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	4a03      	ldr	r2, [pc, #12]	; (80019b4 <HAL_IncTick+0x20>)
 80019a6:	6013      	str	r3, [r2, #0]
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	20000008 	.word	0x20000008
 80019b4:	200002fc 	.word	0x200002fc

080019b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return uwTick;
 80019bc:	4b02      	ldr	r3, [pc, #8]	; (80019c8 <HAL_GetTick+0x10>)
 80019be:	681b      	ldr	r3, [r3, #0]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	200002fc 	.word	0x200002fc

080019cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d4:	f7ff fff0 	bl	80019b8 <HAL_GetTick>
 80019d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e4:	d005      	beq.n	80019f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <HAL_Delay+0x44>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4413      	add	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019f2:	bf00      	nop
 80019f4:	f7ff ffe0 	bl	80019b8 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d8f7      	bhi.n	80019f4 <HAL_Delay+0x28>
  {
  }
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000008 	.word	0x20000008

08001a14 <__NVIC_SetPriorityGrouping>:
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a46:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	60d3      	str	r3, [r2, #12]
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_GetPriorityGrouping>:
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <__NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_EnableIRQ>:
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	db0b      	blt.n	8001aa2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	f003 021f 	and.w	r2, r3, #31
 8001a90:	4906      	ldr	r1, [pc, #24]	; (8001aac <__NVIC_EnableIRQ+0x34>)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	095b      	lsrs	r3, r3, #5
 8001a98:	2001      	movs	r0, #1
 8001a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	e000e100 	.word	0xe000e100

08001ab0 <__NVIC_SetPriority>:
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	db0a      	blt.n	8001ada <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	490c      	ldr	r1, [pc, #48]	; (8001afc <__NVIC_SetPriority+0x4c>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	0112      	lsls	r2, r2, #4
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ad8:	e00a      	b.n	8001af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4908      	ldr	r1, [pc, #32]	; (8001b00 <__NVIC_SetPriority+0x50>)
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	3b04      	subs	r3, #4
 8001ae8:	0112      	lsls	r2, r2, #4
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	440b      	add	r3, r1
 8001aee:	761a      	strb	r2, [r3, #24]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000e100 	.word	0xe000e100
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <NVIC_EncodePriority>:
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	; 0x24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f1c3 0307 	rsb	r3, r3, #7
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	bf28      	it	cs
 8001b22:	2304      	movcs	r3, #4
 8001b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3304      	adds	r3, #4
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d902      	bls.n	8001b34 <NVIC_EncodePriority+0x30>
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3b03      	subs	r3, #3
 8001b32:	e000      	b.n	8001b36 <NVIC_EncodePriority+0x32>
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43da      	mvns	r2, r3
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	401a      	ands	r2, r3
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	fa01 f303 	lsl.w	r3, r1, r3
 8001b56:	43d9      	mvns	r1, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	4313      	orrs	r3, r2
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3724      	adds	r7, #36	; 0x24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <SysTick_Config>:
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b78:	d301      	bcc.n	8001b7e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00f      	b.n	8001b9e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <SysTick_Config+0x40>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b86:	210f      	movs	r1, #15
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f7ff ff90 	bl	8001ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <SysTick_Config+0x40>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b96:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <SysTick_Config+0x40>)
 8001b98:	2207      	movs	r2, #7
 8001b9a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	e000e010 	.word	0xe000e010

08001bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ff2d 	bl	8001a14 <__NVIC_SetPriorityGrouping>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd4:	f7ff ff42 	bl	8001a5c <__NVIC_GetPriorityGrouping>
 8001bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	68b9      	ldr	r1, [r7, #8]
 8001bde:	6978      	ldr	r0, [r7, #20]
 8001be0:	f7ff ff90 	bl	8001b04 <NVIC_EncodePriority>
 8001be4:	4602      	mov	r2, r0
 8001be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bea:	4611      	mov	r1, r2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff5f 	bl	8001ab0 <__NVIC_SetPriority>
}
 8001bf2:	bf00      	nop
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	4603      	mov	r3, r0
 8001c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff35 	bl	8001a78 <__NVIC_EnableIRQ>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7ff ffa2 	bl	8001b68 <SysTick_Config>
 8001c24:	4603      	mov	r3, r0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b08b      	sub	sp, #44	; 0x2c
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c42:	e169      	b.n	8001f18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c44:	2201      	movs	r2, #1
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	69fa      	ldr	r2, [r7, #28]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	f040 8158 	bne.w	8001f12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	4a9a      	ldr	r2, [pc, #616]	; (8001ed0 <HAL_GPIO_Init+0x2a0>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d05e      	beq.n	8001d2a <HAL_GPIO_Init+0xfa>
 8001c6c:	4a98      	ldr	r2, [pc, #608]	; (8001ed0 <HAL_GPIO_Init+0x2a0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d875      	bhi.n	8001d5e <HAL_GPIO_Init+0x12e>
 8001c72:	4a98      	ldr	r2, [pc, #608]	; (8001ed4 <HAL_GPIO_Init+0x2a4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d058      	beq.n	8001d2a <HAL_GPIO_Init+0xfa>
 8001c78:	4a96      	ldr	r2, [pc, #600]	; (8001ed4 <HAL_GPIO_Init+0x2a4>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d86f      	bhi.n	8001d5e <HAL_GPIO_Init+0x12e>
 8001c7e:	4a96      	ldr	r2, [pc, #600]	; (8001ed8 <HAL_GPIO_Init+0x2a8>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d052      	beq.n	8001d2a <HAL_GPIO_Init+0xfa>
 8001c84:	4a94      	ldr	r2, [pc, #592]	; (8001ed8 <HAL_GPIO_Init+0x2a8>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d869      	bhi.n	8001d5e <HAL_GPIO_Init+0x12e>
 8001c8a:	4a94      	ldr	r2, [pc, #592]	; (8001edc <HAL_GPIO_Init+0x2ac>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d04c      	beq.n	8001d2a <HAL_GPIO_Init+0xfa>
 8001c90:	4a92      	ldr	r2, [pc, #584]	; (8001edc <HAL_GPIO_Init+0x2ac>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d863      	bhi.n	8001d5e <HAL_GPIO_Init+0x12e>
 8001c96:	4a92      	ldr	r2, [pc, #584]	; (8001ee0 <HAL_GPIO_Init+0x2b0>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d046      	beq.n	8001d2a <HAL_GPIO_Init+0xfa>
 8001c9c:	4a90      	ldr	r2, [pc, #576]	; (8001ee0 <HAL_GPIO_Init+0x2b0>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d85d      	bhi.n	8001d5e <HAL_GPIO_Init+0x12e>
 8001ca2:	2b12      	cmp	r3, #18
 8001ca4:	d82a      	bhi.n	8001cfc <HAL_GPIO_Init+0xcc>
 8001ca6:	2b12      	cmp	r3, #18
 8001ca8:	d859      	bhi.n	8001d5e <HAL_GPIO_Init+0x12e>
 8001caa:	a201      	add	r2, pc, #4	; (adr r2, 8001cb0 <HAL_GPIO_Init+0x80>)
 8001cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb0:	08001d2b 	.word	0x08001d2b
 8001cb4:	08001d05 	.word	0x08001d05
 8001cb8:	08001d17 	.word	0x08001d17
 8001cbc:	08001d59 	.word	0x08001d59
 8001cc0:	08001d5f 	.word	0x08001d5f
 8001cc4:	08001d5f 	.word	0x08001d5f
 8001cc8:	08001d5f 	.word	0x08001d5f
 8001ccc:	08001d5f 	.word	0x08001d5f
 8001cd0:	08001d5f 	.word	0x08001d5f
 8001cd4:	08001d5f 	.word	0x08001d5f
 8001cd8:	08001d5f 	.word	0x08001d5f
 8001cdc:	08001d5f 	.word	0x08001d5f
 8001ce0:	08001d5f 	.word	0x08001d5f
 8001ce4:	08001d5f 	.word	0x08001d5f
 8001ce8:	08001d5f 	.word	0x08001d5f
 8001cec:	08001d5f 	.word	0x08001d5f
 8001cf0:	08001d5f 	.word	0x08001d5f
 8001cf4:	08001d0d 	.word	0x08001d0d
 8001cf8:	08001d21 	.word	0x08001d21
 8001cfc:	4a79      	ldr	r2, [pc, #484]	; (8001ee4 <HAL_GPIO_Init+0x2b4>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d013      	beq.n	8001d2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d02:	e02c      	b.n	8001d5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	623b      	str	r3, [r7, #32]
          break;
 8001d0a:	e029      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	3304      	adds	r3, #4
 8001d12:	623b      	str	r3, [r7, #32]
          break;
 8001d14:	e024      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	3308      	adds	r3, #8
 8001d1c:	623b      	str	r3, [r7, #32]
          break;
 8001d1e:	e01f      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	330c      	adds	r3, #12
 8001d26:	623b      	str	r3, [r7, #32]
          break;
 8001d28:	e01a      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d102      	bne.n	8001d38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d32:	2304      	movs	r3, #4
 8001d34:	623b      	str	r3, [r7, #32]
          break;
 8001d36:	e013      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d105      	bne.n	8001d4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d40:	2308      	movs	r3, #8
 8001d42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	611a      	str	r2, [r3, #16]
          break;
 8001d4a:	e009      	b.n	8001d60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d4c:	2308      	movs	r3, #8
 8001d4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	69fa      	ldr	r2, [r7, #28]
 8001d54:	615a      	str	r2, [r3, #20]
          break;
 8001d56:	e003      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
          break;
 8001d5c:	e000      	b.n	8001d60 <HAL_GPIO_Init+0x130>
          break;
 8001d5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	2bff      	cmp	r3, #255	; 0xff
 8001d64:	d801      	bhi.n	8001d6a <HAL_GPIO_Init+0x13a>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	e001      	b.n	8001d6e <HAL_GPIO_Init+0x13e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3304      	adds	r3, #4
 8001d6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	2bff      	cmp	r3, #255	; 0xff
 8001d74:	d802      	bhi.n	8001d7c <HAL_GPIO_Init+0x14c>
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	e002      	b.n	8001d82 <HAL_GPIO_Init+0x152>
 8001d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7e:	3b08      	subs	r3, #8
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	210f      	movs	r1, #15
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	401a      	ands	r2, r3
 8001d94:	6a39      	ldr	r1, [r7, #32]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f000 80b1 	beq.w	8001f12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001db0:	4b4d      	ldr	r3, [pc, #308]	; (8001ee8 <HAL_GPIO_Init+0x2b8>)
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	4a4c      	ldr	r2, [pc, #304]	; (8001ee8 <HAL_GPIO_Init+0x2b8>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6193      	str	r3, [r2, #24]
 8001dbc:	4b4a      	ldr	r3, [pc, #296]	; (8001ee8 <HAL_GPIO_Init+0x2b8>)
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dc8:	4a48      	ldr	r2, [pc, #288]	; (8001eec <HAL_GPIO_Init+0x2bc>)
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	089b      	lsrs	r3, r3, #2
 8001dce:	3302      	adds	r3, #2
 8001dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	220f      	movs	r2, #15
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	4013      	ands	r3, r2
 8001dea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a40      	ldr	r2, [pc, #256]	; (8001ef0 <HAL_GPIO_Init+0x2c0>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d013      	beq.n	8001e1c <HAL_GPIO_Init+0x1ec>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a3f      	ldr	r2, [pc, #252]	; (8001ef4 <HAL_GPIO_Init+0x2c4>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d00d      	beq.n	8001e18 <HAL_GPIO_Init+0x1e8>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a3e      	ldr	r2, [pc, #248]	; (8001ef8 <HAL_GPIO_Init+0x2c8>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d007      	beq.n	8001e14 <HAL_GPIO_Init+0x1e4>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a3d      	ldr	r2, [pc, #244]	; (8001efc <HAL_GPIO_Init+0x2cc>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d101      	bne.n	8001e10 <HAL_GPIO_Init+0x1e0>
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e006      	b.n	8001e1e <HAL_GPIO_Init+0x1ee>
 8001e10:	2304      	movs	r3, #4
 8001e12:	e004      	b.n	8001e1e <HAL_GPIO_Init+0x1ee>
 8001e14:	2302      	movs	r3, #2
 8001e16:	e002      	b.n	8001e1e <HAL_GPIO_Init+0x1ee>
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e000      	b.n	8001e1e <HAL_GPIO_Init+0x1ee>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e20:	f002 0203 	and.w	r2, r2, #3
 8001e24:	0092      	lsls	r2, r2, #2
 8001e26:	4093      	lsls	r3, r2
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e2e:	492f      	ldr	r1, [pc, #188]	; (8001eec <HAL_GPIO_Init+0x2bc>)
 8001e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e32:	089b      	lsrs	r3, r3, #2
 8001e34:	3302      	adds	r3, #2
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d006      	beq.n	8001e56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e48:	4b2d      	ldr	r3, [pc, #180]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	492c      	ldr	r1, [pc, #176]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]
 8001e54:	e006      	b.n	8001e64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e56:	4b2a      	ldr	r3, [pc, #168]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	4928      	ldr	r1, [pc, #160]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d006      	beq.n	8001e7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e70:	4b23      	ldr	r3, [pc, #140]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e72:	68da      	ldr	r2, [r3, #12]
 8001e74:	4922      	ldr	r1, [pc, #136]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	60cb      	str	r3, [r1, #12]
 8001e7c:	e006      	b.n	8001e8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e7e:	4b20      	ldr	r3, [pc, #128]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	491e      	ldr	r1, [pc, #120]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d006      	beq.n	8001ea6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e98:	4b19      	ldr	r3, [pc, #100]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	4918      	ldr	r1, [pc, #96]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	604b      	str	r3, [r1, #4]
 8001ea4:	e006      	b.n	8001eb4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ea6:	4b16      	ldr	r3, [pc, #88]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	4914      	ldr	r1, [pc, #80]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d021      	beq.n	8001f04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	490e      	ldr	r1, [pc, #56]	; (8001f00 <HAL_GPIO_Init+0x2d0>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]
 8001ecc:	e021      	b.n	8001f12 <HAL_GPIO_Init+0x2e2>
 8001ece:	bf00      	nop
 8001ed0:	10320000 	.word	0x10320000
 8001ed4:	10310000 	.word	0x10310000
 8001ed8:	10220000 	.word	0x10220000
 8001edc:	10210000 	.word	0x10210000
 8001ee0:	10120000 	.word	0x10120000
 8001ee4:	10110000 	.word	0x10110000
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40010000 	.word	0x40010000
 8001ef0:	40010800 	.word	0x40010800
 8001ef4:	40010c00 	.word	0x40010c00
 8001ef8:	40011000 	.word	0x40011000
 8001efc:	40011400 	.word	0x40011400
 8001f00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f04:	4b0b      	ldr	r3, [pc, #44]	; (8001f34 <HAL_GPIO_Init+0x304>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	4909      	ldr	r1, [pc, #36]	; (8001f34 <HAL_GPIO_Init+0x304>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	3301      	adds	r3, #1
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f47f ae8e 	bne.w	8001c44 <HAL_GPIO_Init+0x14>
  }
}
 8001f28:	bf00      	nop
 8001f2a:	bf00      	nop
 8001f2c:	372c      	adds	r7, #44	; 0x2c
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	40010400 	.word	0x40010400

08001f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	460b      	mov	r3, r1
 8001f42:	807b      	strh	r3, [r7, #2]
 8001f44:	4613      	mov	r3, r2
 8001f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f48:	787b      	ldrb	r3, [r7, #1]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f4e:	887a      	ldrh	r2, [r7, #2]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f54:	e003      	b.n	8001f5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f56:	887b      	ldrh	r3, [r7, #2]
 8001f58:	041a      	lsls	r2, r3, #16
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	611a      	str	r2, [r3, #16]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f7a:	887a      	ldrh	r2, [r7, #2]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	041a      	lsls	r2, r3, #16
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43d9      	mvns	r1, r3
 8001f86:	887b      	ldrh	r3, [r7, #2]
 8001f88:	400b      	ands	r3, r1
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	611a      	str	r2, [r3, #16]
}
 8001f90:	bf00      	nop
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
	...

08001f9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fa8:	695a      	ldr	r2, [r3, #20]
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d006      	beq.n	8001fc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fb2:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fb4:	88fb      	ldrh	r3, [r7, #6]
 8001fb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff f9b6 	bl	800132c <HAL_GPIO_EXTI_Callback>
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40010400 	.word	0x40010400

08001fcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e12b      	b.n	8002236 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d106      	bne.n	8001ff8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff faa8 	bl	8001548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2224      	movs	r2, #36	; 0x24
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0201 	bic.w	r2, r2, #1
 800200e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800201e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800202e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002030:	f001 fbf0 	bl	8003814 <HAL_RCC_GetPCLK1Freq>
 8002034:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4a81      	ldr	r2, [pc, #516]	; (8002240 <HAL_I2C_Init+0x274>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d807      	bhi.n	8002050 <HAL_I2C_Init+0x84>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	4a80      	ldr	r2, [pc, #512]	; (8002244 <HAL_I2C_Init+0x278>)
 8002044:	4293      	cmp	r3, r2
 8002046:	bf94      	ite	ls
 8002048:	2301      	movls	r3, #1
 800204a:	2300      	movhi	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	e006      	b.n	800205e <HAL_I2C_Init+0x92>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4a7d      	ldr	r2, [pc, #500]	; (8002248 <HAL_I2C_Init+0x27c>)
 8002054:	4293      	cmp	r3, r2
 8002056:	bf94      	ite	ls
 8002058:	2301      	movls	r3, #1
 800205a:	2300      	movhi	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e0e7      	b.n	8002236 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	4a78      	ldr	r2, [pc, #480]	; (800224c <HAL_I2C_Init+0x280>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	0c9b      	lsrs	r3, r3, #18
 8002070:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	430a      	orrs	r2, r1
 8002084:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	4a6a      	ldr	r2, [pc, #424]	; (8002240 <HAL_I2C_Init+0x274>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d802      	bhi.n	80020a0 <HAL_I2C_Init+0xd4>
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	3301      	adds	r3, #1
 800209e:	e009      	b.n	80020b4 <HAL_I2C_Init+0xe8>
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020a6:	fb02 f303 	mul.w	r3, r2, r3
 80020aa:	4a69      	ldr	r2, [pc, #420]	; (8002250 <HAL_I2C_Init+0x284>)
 80020ac:	fba2 2303 	umull	r2, r3, r2, r3
 80020b0:	099b      	lsrs	r3, r3, #6
 80020b2:	3301      	adds	r3, #1
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	430b      	orrs	r3, r1
 80020ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	495c      	ldr	r1, [pc, #368]	; (8002240 <HAL_I2C_Init+0x274>)
 80020d0:	428b      	cmp	r3, r1
 80020d2:	d819      	bhi.n	8002108 <HAL_I2C_Init+0x13c>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	1e59      	subs	r1, r3, #1
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	fbb1 f3f3 	udiv	r3, r1, r3
 80020e2:	1c59      	adds	r1, r3, #1
 80020e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80020e8:	400b      	ands	r3, r1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00a      	beq.n	8002104 <HAL_I2C_Init+0x138>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	1e59      	subs	r1, r3, #1
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80020fc:	3301      	adds	r3, #1
 80020fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002102:	e051      	b.n	80021a8 <HAL_I2C_Init+0x1dc>
 8002104:	2304      	movs	r3, #4
 8002106:	e04f      	b.n	80021a8 <HAL_I2C_Init+0x1dc>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d111      	bne.n	8002134 <HAL_I2C_Init+0x168>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	1e58      	subs	r0, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6859      	ldr	r1, [r3, #4]
 8002118:	460b      	mov	r3, r1
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	440b      	add	r3, r1
 800211e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002122:	3301      	adds	r3, #1
 8002124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002128:	2b00      	cmp	r3, #0
 800212a:	bf0c      	ite	eq
 800212c:	2301      	moveq	r3, #1
 800212e:	2300      	movne	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	e012      	b.n	800215a <HAL_I2C_Init+0x18e>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	1e58      	subs	r0, r3, #1
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6859      	ldr	r1, [r3, #4]
 800213c:	460b      	mov	r3, r1
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	440b      	add	r3, r1
 8002142:	0099      	lsls	r1, r3, #2
 8002144:	440b      	add	r3, r1
 8002146:	fbb0 f3f3 	udiv	r3, r0, r3
 800214a:	3301      	adds	r3, #1
 800214c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002150:	2b00      	cmp	r3, #0
 8002152:	bf0c      	ite	eq
 8002154:	2301      	moveq	r3, #1
 8002156:	2300      	movne	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_I2C_Init+0x196>
 800215e:	2301      	movs	r3, #1
 8002160:	e022      	b.n	80021a8 <HAL_I2C_Init+0x1dc>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10e      	bne.n	8002188 <HAL_I2C_Init+0x1bc>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1e58      	subs	r0, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6859      	ldr	r1, [r3, #4]
 8002172:	460b      	mov	r3, r1
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	440b      	add	r3, r1
 8002178:	fbb0 f3f3 	udiv	r3, r0, r3
 800217c:	3301      	adds	r3, #1
 800217e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002186:	e00f      	b.n	80021a8 <HAL_I2C_Init+0x1dc>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1e58      	subs	r0, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6859      	ldr	r1, [r3, #4]
 8002190:	460b      	mov	r3, r1
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	0099      	lsls	r1, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	fbb0 f3f3 	udiv	r3, r0, r3
 800219e:	3301      	adds	r3, #1
 80021a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	6809      	ldr	r1, [r1, #0]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69da      	ldr	r2, [r3, #28]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80021d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6911      	ldr	r1, [r2, #16]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	68d2      	ldr	r2, [r2, #12]
 80021e2:	4311      	orrs	r1, r2
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	430b      	orrs	r3, r1
 80021ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	695a      	ldr	r2, [r3, #20]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2220      	movs	r2, #32
 8002222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	000186a0 	.word	0x000186a0
 8002244:	001e847f 	.word	0x001e847f
 8002248:	003d08ff 	.word	0x003d08ff
 800224c:	431bde83 	.word	0x431bde83
 8002250:	10624dd3 	.word	0x10624dd3

08002254 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af02      	add	r7, sp, #8
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	4608      	mov	r0, r1
 800225e:	4611      	mov	r1, r2
 8002260:	461a      	mov	r2, r3
 8002262:	4603      	mov	r3, r0
 8002264:	817b      	strh	r3, [r7, #10]
 8002266:	460b      	mov	r3, r1
 8002268:	813b      	strh	r3, [r7, #8]
 800226a:	4613      	mov	r3, r2
 800226c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800226e:	f7ff fba3 	bl	80019b8 <HAL_GetTick>
 8002272:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2b20      	cmp	r3, #32
 800227e:	f040 80d9 	bne.w	8002434 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	9300      	str	r3, [sp, #0]
 8002286:	2319      	movs	r3, #25
 8002288:	2201      	movs	r2, #1
 800228a:	496d      	ldr	r1, [pc, #436]	; (8002440 <HAL_I2C_Mem_Write+0x1ec>)
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f000 fcc1 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002298:	2302      	movs	r3, #2
 800229a:	e0cc      	b.n	8002436 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d101      	bne.n	80022aa <HAL_I2C_Mem_Write+0x56>
 80022a6:	2302      	movs	r3, #2
 80022a8:	e0c5      	b.n	8002436 <HAL_I2C_Mem_Write+0x1e2>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2201      	movs	r2, #1
 80022ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d007      	beq.n	80022d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f042 0201 	orr.w	r2, r2, #1
 80022ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2221      	movs	r2, #33	; 0x21
 80022e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2240      	movs	r2, #64	; 0x40
 80022ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6a3a      	ldr	r2, [r7, #32]
 80022fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002300:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4a4d      	ldr	r2, [pc, #308]	; (8002444 <HAL_I2C_Mem_Write+0x1f0>)
 8002310:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002312:	88f8      	ldrh	r0, [r7, #6]
 8002314:	893a      	ldrh	r2, [r7, #8]
 8002316:	8979      	ldrh	r1, [r7, #10]
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	4603      	mov	r3, r0
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f000 faf8 	bl	8002918 <I2C_RequestMemoryWrite>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d052      	beq.n	80023d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e081      	b.n	8002436 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 fd86 	bl	8002e48 <I2C_WaitOnTXEFlagUntilTimeout>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00d      	beq.n	800235e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	2b04      	cmp	r3, #4
 8002348:	d107      	bne.n	800235a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002358:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e06b      	b.n	8002436 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	781a      	ldrb	r2, [r3, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	1c5a      	adds	r2, r3, #1
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002378:	3b01      	subs	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002384:	b29b      	uxth	r3, r3
 8002386:	3b01      	subs	r3, #1
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	f003 0304 	and.w	r3, r3, #4
 8002398:	2b04      	cmp	r3, #4
 800239a:	d11b      	bne.n	80023d4 <HAL_I2C_Mem_Write+0x180>
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d017      	beq.n	80023d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	781a      	ldrb	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	3b01      	subs	r3, #1
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1aa      	bne.n	8002332 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 fd79 	bl	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00d      	beq.n	8002408 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d107      	bne.n	8002404 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002402:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e016      	b.n	8002436 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002416:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2220      	movs	r2, #32
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	e000      	b.n	8002436 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002434:	2302      	movs	r3, #2
  }
}
 8002436:	4618      	mov	r0, r3
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	00100002 	.word	0x00100002
 8002444:	ffff0000 	.word	0xffff0000

08002448 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08c      	sub	sp, #48	; 0x30
 800244c:	af02      	add	r7, sp, #8
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	4608      	mov	r0, r1
 8002452:	4611      	mov	r1, r2
 8002454:	461a      	mov	r2, r3
 8002456:	4603      	mov	r3, r0
 8002458:	817b      	strh	r3, [r7, #10]
 800245a:	460b      	mov	r3, r1
 800245c:	813b      	strh	r3, [r7, #8]
 800245e:	4613      	mov	r3, r2
 8002460:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002466:	f7ff faa7 	bl	80019b8 <HAL_GetTick>
 800246a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b20      	cmp	r3, #32
 8002476:	f040 8244 	bne.w	8002902 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	2319      	movs	r3, #25
 8002480:	2201      	movs	r2, #1
 8002482:	4982      	ldr	r1, [pc, #520]	; (800268c <HAL_I2C_Mem_Read+0x244>)
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 fbc5 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002490:	2302      	movs	r3, #2
 8002492:	e237      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <HAL_I2C_Mem_Read+0x5a>
 800249e:	2302      	movs	r3, #2
 80024a0:	e230      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d007      	beq.n	80024c8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2222      	movs	r2, #34	; 0x22
 80024dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2240      	movs	r2, #64	; 0x40
 80024e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80024f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024fe:	b29a      	uxth	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4a62      	ldr	r2, [pc, #392]	; (8002690 <HAL_I2C_Mem_Read+0x248>)
 8002508:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800250a:	88f8      	ldrh	r0, [r7, #6]
 800250c:	893a      	ldrh	r2, [r7, #8]
 800250e:	8979      	ldrh	r1, [r7, #10]
 8002510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002512:	9301      	str	r3, [sp, #4]
 8002514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	4603      	mov	r3, r0
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fa92 	bl	8002a44 <I2C_RequestMemoryRead>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e1ec      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252e:	2b00      	cmp	r3, #0
 8002530:	d113      	bne.n	800255a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	61fb      	str	r3, [r7, #28]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	61fb      	str	r3, [r7, #28]
 8002546:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	e1c0      	b.n	80028dc <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255e:	2b01      	cmp	r3, #1
 8002560:	d11e      	bne.n	80025a0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002570:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002572:	b672      	cpsid	i
}
 8002574:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002576:	2300      	movs	r3, #0
 8002578:	61bb      	str	r3, [r7, #24]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	695b      	ldr	r3, [r3, #20]
 8002580:	61bb      	str	r3, [r7, #24]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800259a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800259c:	b662      	cpsie	i
}
 800259e:	e035      	b.n	800260c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d11e      	bne.n	80025e6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80025b8:	b672      	cpsid	i
}
 80025ba:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80025e2:	b662      	cpsie	i
}
 80025e4:	e012      	b.n	800260c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025f4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800260c:	e166      	b.n	80028dc <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002612:	2b03      	cmp	r3, #3
 8002614:	f200 811f 	bhi.w	8002856 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800261c:	2b01      	cmp	r3, #1
 800261e:	d123      	bne.n	8002668 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002622:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 fc9f 	bl	8002f68 <I2C_WaitOnRXNEFlagUntilTimeout>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e167      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691a      	ldr	r2, [r3, #16]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	1c5a      	adds	r2, r3, #1
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002650:	3b01      	subs	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b29a      	uxth	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002666:	e139      	b.n	80028dc <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266c:	2b02      	cmp	r3, #2
 800266e:	d152      	bne.n	8002716 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002676:	2200      	movs	r2, #0
 8002678:	4906      	ldr	r1, [pc, #24]	; (8002694 <HAL_I2C_Mem_Read+0x24c>)
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 faca 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d008      	beq.n	8002698 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e13c      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
 800268a:	bf00      	nop
 800268c:	00100002 	.word	0x00100002
 8002690:	ffff0000 	.word	0xffff0000
 8002694:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002698:	b672      	cpsid	i
}
 800269a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	691a      	ldr	r2, [r3, #16]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c8:	3b01      	subs	r3, #1
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	3b01      	subs	r3, #1
 80026d8:	b29a      	uxth	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80026de:	b662      	cpsie	i
}
 80026e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	691a      	ldr	r2, [r3, #16]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270a:	b29b      	uxth	r3, r3
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002714:	e0e2      	b.n	80028dc <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271c:	2200      	movs	r2, #0
 800271e:	497b      	ldr	r1, [pc, #492]	; (800290c <HAL_I2C_Mem_Read+0x4c4>)
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f000 fa77 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0e9      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800273e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002740:	b672      	cpsid	i
}
 8002742:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	691a      	ldr	r2, [r3, #16]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002760:	3b01      	subs	r3, #1
 8002762:	b29a      	uxth	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29b      	uxth	r3, r3
 800276e:	3b01      	subs	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002776:	4b66      	ldr	r3, [pc, #408]	; (8002910 <HAL_I2C_Mem_Read+0x4c8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	08db      	lsrs	r3, r3, #3
 800277c:	4a65      	ldr	r2, [pc, #404]	; (8002914 <HAL_I2C_Mem_Read+0x4cc>)
 800277e:	fba2 2303 	umull	r2, r3, r2, r3
 8002782:	0a1a      	lsrs	r2, r3, #8
 8002784:	4613      	mov	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	00da      	lsls	r2, r3, #3
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	3b01      	subs	r3, #1
 8002794:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002796:	6a3b      	ldr	r3, [r7, #32]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d118      	bne.n	80027ce <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2220      	movs	r2, #32
 80027a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	f043 0220 	orr.w	r2, r3, #32
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80027be:	b662      	cpsie	i
}
 80027c0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e09a      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d1d9      	bne.n	8002790 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	691a      	ldr	r2, [r3, #16]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002808:	3b01      	subs	r3, #1
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002814:	b29b      	uxth	r3, r3
 8002816:	3b01      	subs	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800281e:	b662      	cpsie	i
}
 8002820:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	1c5a      	adds	r2, r3, #1
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283e:	3b01      	subs	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284a:	b29b      	uxth	r3, r3
 800284c:	3b01      	subs	r3, #1
 800284e:	b29a      	uxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002854:	e042      	b.n	80028dc <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002858:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fb84 	bl	8002f68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e04c      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	691a      	ldr	r2, [r3, #16]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	1c5a      	adds	r2, r3, #1
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002892:	b29b      	uxth	r3, r3
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	f003 0304 	and.w	r3, r3, #4
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d118      	bne.n	80028dc <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	691a      	ldr	r2, [r3, #16]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	1c5a      	adds	r2, r3, #1
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c6:	3b01      	subs	r3, #1
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f47f ae94 	bne.w	800260e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2220      	movs	r2, #32
 80028ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	e000      	b.n	8002904 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8002902:	2302      	movs	r3, #2
  }
}
 8002904:	4618      	mov	r0, r3
 8002906:	3728      	adds	r7, #40	; 0x28
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	00010004 	.word	0x00010004
 8002910:	20000000 	.word	0x20000000
 8002914:	14f8b589 	.word	0x14f8b589

08002918 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b088      	sub	sp, #32
 800291c:	af02      	add	r7, sp, #8
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	4608      	mov	r0, r1
 8002922:	4611      	mov	r1, r2
 8002924:	461a      	mov	r2, r3
 8002926:	4603      	mov	r3, r0
 8002928:	817b      	strh	r3, [r7, #10]
 800292a:	460b      	mov	r3, r1
 800292c:	813b      	strh	r3, [r7, #8]
 800292e:	4613      	mov	r3, r2
 8002930:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002940:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	2200      	movs	r2, #0
 800294a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800294e:	68f8      	ldr	r0, [r7, #12]
 8002950:	f000 f960 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d00d      	beq.n	8002976 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002968:	d103      	bne.n	8002972 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e05f      	b.n	8002a36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002976:	897b      	ldrh	r3, [r7, #10]
 8002978:	b2db      	uxtb	r3, r3
 800297a:	461a      	mov	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002984:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	6a3a      	ldr	r2, [r7, #32]
 800298a:	492d      	ldr	r1, [pc, #180]	; (8002a40 <I2C_RequestMemoryWrite+0x128>)
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f000 f9bb 	bl	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e04c      	b.n	8002a36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029b4:	6a39      	ldr	r1, [r7, #32]
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 fa46 	bl	8002e48 <I2C_WaitOnTXEFlagUntilTimeout>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00d      	beq.n	80029de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d107      	bne.n	80029da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e02b      	b.n	8002a36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d105      	bne.n	80029f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80029e4:	893b      	ldrh	r3, [r7, #8]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	611a      	str	r2, [r3, #16]
 80029ee:	e021      	b.n	8002a34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80029f0:	893b      	ldrh	r3, [r7, #8]
 80029f2:	0a1b      	lsrs	r3, r3, #8
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a00:	6a39      	ldr	r1, [r7, #32]
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 fa20 	bl	8002e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00d      	beq.n	8002a2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d107      	bne.n	8002a26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e005      	b.n	8002a36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a2a:	893b      	ldrh	r3, [r7, #8]
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	00010002 	.word	0x00010002

08002a44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af02      	add	r7, sp, #8
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	4608      	mov	r0, r1
 8002a4e:	4611      	mov	r1, r2
 8002a50:	461a      	mov	r2, r3
 8002a52:	4603      	mov	r3, r0
 8002a54:	817b      	strh	r3, [r7, #10]
 8002a56:	460b      	mov	r3, r1
 8002a58:	813b      	strh	r3, [r7, #8]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	6a3b      	ldr	r3, [r7, #32]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f8c2 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00d      	beq.n	8002ab2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aa4:	d103      	bne.n	8002aae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002aac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e0aa      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ab2:	897b      	ldrh	r3, [r7, #10]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ac0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	6a3a      	ldr	r2, [r7, #32]
 8002ac6:	4952      	ldr	r1, [pc, #328]	; (8002c10 <I2C_RequestMemoryRead+0x1cc>)
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f000 f91d 	bl	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e097      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af0:	6a39      	ldr	r1, [r7, #32]
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f000 f9a8 	bl	8002e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00d      	beq.n	8002b1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d107      	bne.n	8002b16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e076      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b1a:	88fb      	ldrh	r3, [r7, #6]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d105      	bne.n	8002b2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b20:	893b      	ldrh	r3, [r7, #8]
 8002b22:	b2da      	uxtb	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	611a      	str	r2, [r3, #16]
 8002b2a:	e021      	b.n	8002b70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b2c:	893b      	ldrh	r3, [r7, #8]
 8002b2e:	0a1b      	lsrs	r3, r3, #8
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b3c:	6a39      	ldr	r1, [r7, #32]
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f000 f982 	bl	8002e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00d      	beq.n	8002b66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d107      	bne.n	8002b62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e050      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b66:	893b      	ldrh	r3, [r7, #8]
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b72:	6a39      	ldr	r1, [r7, #32]
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 f967 	bl	8002e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00d      	beq.n	8002b9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d107      	bne.n	8002b98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e035      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002baa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 f82b 	bl	8002c14 <I2C_WaitOnFlagUntilTimeout>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00d      	beq.n	8002be0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bd2:	d103      	bne.n	8002bdc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bda:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e013      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002be0:	897b      	ldrh	r3, [r7, #10]
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	f043 0301 	orr.w	r3, r3, #1
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf2:	6a3a      	ldr	r2, [r7, #32]
 8002bf4:	4906      	ldr	r1, [pc, #24]	; (8002c10 <I2C_RequestMemoryRead+0x1cc>)
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f886 	bl	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	00010002 	.word	0x00010002

08002c14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	603b      	str	r3, [r7, #0]
 8002c20:	4613      	mov	r3, r2
 8002c22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c24:	e048      	b.n	8002cb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2c:	d044      	beq.n	8002cb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c2e:	f7fe fec3 	bl	80019b8 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d302      	bcc.n	8002c44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d139      	bne.n	8002cb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	0c1b      	lsrs	r3, r3, #16
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d10d      	bne.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	43da      	mvns	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	461a      	mov	r2, r3
 8002c68:	e00c      	b.n	8002c84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	43da      	mvns	r2, r3
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	4013      	ands	r3, r2
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	bf0c      	ite	eq
 8002c7c:	2301      	moveq	r3, #1
 8002c7e:	2300      	movne	r3, #0
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	461a      	mov	r2, r3
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d116      	bne.n	8002cb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	f043 0220 	orr.w	r2, r3, #32
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e023      	b.n	8002d00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	0c1b      	lsrs	r3, r3, #16
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d10d      	bne.n	8002cde <I2C_WaitOnFlagUntilTimeout+0xca>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	43da      	mvns	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	bf0c      	ite	eq
 8002cd4:	2301      	moveq	r3, #1
 8002cd6:	2300      	movne	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	461a      	mov	r2, r3
 8002cdc:	e00c      	b.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	43da      	mvns	r2, r3
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	bf0c      	ite	eq
 8002cf0:	2301      	moveq	r3, #1
 8002cf2:	2300      	movne	r3, #0
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d093      	beq.n	8002c26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d16:	e071      	b.n	8002dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d26:	d123      	bne.n	8002d70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5c:	f043 0204 	orr.w	r2, r3, #4
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e067      	b.n	8002e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d76:	d041      	beq.n	8002dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d78:	f7fe fe1e 	bl	80019b8 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d302      	bcc.n	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d136      	bne.n	8002dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	0c1b      	lsrs	r3, r3, #16
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d10c      	bne.n	8002db2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4013      	ands	r3, r2
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	bf14      	ite	ne
 8002daa:	2301      	movne	r3, #1
 8002dac:	2300      	moveq	r3, #0
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	e00b      	b.n	8002dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	43da      	mvns	r2, r3
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	bf14      	ite	ne
 8002dc4:	2301      	movne	r3, #1
 8002dc6:	2300      	moveq	r3, #0
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d016      	beq.n	8002dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de8:	f043 0220 	orr.w	r2, r3, #32
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e021      	b.n	8002e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	0c1b      	lsrs	r3, r3, #16
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d10c      	bne.n	8002e20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	43da      	mvns	r2, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	4013      	ands	r3, r2
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	bf14      	ite	ne
 8002e18:	2301      	movne	r3, #1
 8002e1a:	2300      	moveq	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	e00b      	b.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	43da      	mvns	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	bf14      	ite	ne
 8002e32:	2301      	movne	r3, #1
 8002e34:	2300      	moveq	r3, #0
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f47f af6d 	bne.w	8002d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e54:	e034      	b.n	8002ec0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f000 f8e3 	bl	8003022 <I2C_IsAcknowledgeFailed>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e034      	b.n	8002ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6c:	d028      	beq.n	8002ec0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e6e:	f7fe fda3 	bl	80019b8 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d302      	bcc.n	8002e84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d11d      	bne.n	8002ec0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e8e:	2b80      	cmp	r3, #128	; 0x80
 8002e90:	d016      	beq.n	8002ec0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	f043 0220 	orr.w	r2, r3, #32
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e007      	b.n	8002ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eca:	2b80      	cmp	r3, #128	; 0x80
 8002ecc:	d1c3      	bne.n	8002e56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ee4:	e034      	b.n	8002f50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f000 f89b 	bl	8003022 <I2C_IsAcknowledgeFailed>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e034      	b.n	8002f60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002efc:	d028      	beq.n	8002f50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002efe:	f7fe fd5b 	bl	80019b8 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d302      	bcc.n	8002f14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d11d      	bne.n	8002f50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d016      	beq.n	8002f50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3c:	f043 0220 	orr.w	r2, r3, #32
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e007      	b.n	8002f60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d1c3      	bne.n	8002ee6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f74:	e049      	b.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	2b10      	cmp	r3, #16
 8002f82:	d119      	bne.n	8002fb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 0210 	mvn.w	r2, #16
 8002f8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2220      	movs	r2, #32
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e030      	b.n	800301a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb8:	f7fe fcfe 	bl	80019b8 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	68ba      	ldr	r2, [r7, #8]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d302      	bcc.n	8002fce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d11d      	bne.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b40      	cmp	r3, #64	; 0x40
 8002fda:	d016      	beq.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	f043 0220 	orr.w	r2, r3, #32
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e007      	b.n	800301a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003014:	2b40      	cmp	r3, #64	; 0x40
 8003016:	d1ae      	bne.n	8002f76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003022:	b480      	push	{r7}
 8003024:	b083      	sub	sp, #12
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003038:	d11b      	bne.n	8003072 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003042:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f043 0204 	orr.w	r2, r3, #4
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr
	...

08003080 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e272      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 8087 	beq.w	80031ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030a0:	4b92      	ldr	r3, [pc, #584]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f003 030c 	and.w	r3, r3, #12
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d00c      	beq.n	80030c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030ac:	4b8f      	ldr	r3, [pc, #572]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d112      	bne.n	80030de <HAL_RCC_OscConfig+0x5e>
 80030b8:	4b8c      	ldr	r3, [pc, #560]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030c4:	d10b      	bne.n	80030de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c6:	4b89      	ldr	r3, [pc, #548]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d06c      	beq.n	80031ac <HAL_RCC_OscConfig+0x12c>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d168      	bne.n	80031ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e24c      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030e6:	d106      	bne.n	80030f6 <HAL_RCC_OscConfig+0x76>
 80030e8:	4b80      	ldr	r3, [pc, #512]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a7f      	ldr	r2, [pc, #508]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80030ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f2:	6013      	str	r3, [r2, #0]
 80030f4:	e02e      	b.n	8003154 <HAL_RCC_OscConfig+0xd4>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10c      	bne.n	8003118 <HAL_RCC_OscConfig+0x98>
 80030fe:	4b7b      	ldr	r3, [pc, #492]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a7a      	ldr	r2, [pc, #488]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003104:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003108:	6013      	str	r3, [r2, #0]
 800310a:	4b78      	ldr	r3, [pc, #480]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a77      	ldr	r2, [pc, #476]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003110:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	e01d      	b.n	8003154 <HAL_RCC_OscConfig+0xd4>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003120:	d10c      	bne.n	800313c <HAL_RCC_OscConfig+0xbc>
 8003122:	4b72      	ldr	r3, [pc, #456]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a71      	ldr	r2, [pc, #452]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	4b6f      	ldr	r3, [pc, #444]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a6e      	ldr	r2, [pc, #440]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	e00b      	b.n	8003154 <HAL_RCC_OscConfig+0xd4>
 800313c:	4b6b      	ldr	r3, [pc, #428]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a6a      	ldr	r2, [pc, #424]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003142:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003146:	6013      	str	r3, [r2, #0]
 8003148:	4b68      	ldr	r3, [pc, #416]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a67      	ldr	r2, [pc, #412]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 800314e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003152:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d013      	beq.n	8003184 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800315c:	f7fe fc2c 	bl	80019b8 <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003164:	f7fe fc28 	bl	80019b8 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b64      	cmp	r3, #100	; 0x64
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e200      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003176:	4b5d      	ldr	r3, [pc, #372]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d0f0      	beq.n	8003164 <HAL_RCC_OscConfig+0xe4>
 8003182:	e014      	b.n	80031ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003184:	f7fe fc18 	bl	80019b8 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800318c:	f7fe fc14 	bl	80019b8 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b64      	cmp	r3, #100	; 0x64
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e1ec      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319e:	4b53      	ldr	r3, [pc, #332]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_RCC_OscConfig+0x10c>
 80031aa:	e000      	b.n	80031ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d063      	beq.n	8003282 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031ba:	4b4c      	ldr	r3, [pc, #304]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f003 030c 	and.w	r3, r3, #12
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00b      	beq.n	80031de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031c6:	4b49      	ldr	r3, [pc, #292]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	d11c      	bne.n	800320c <HAL_RCC_OscConfig+0x18c>
 80031d2:	4b46      	ldr	r3, [pc, #280]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d116      	bne.n	800320c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031de:	4b43      	ldr	r3, [pc, #268]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d005      	beq.n	80031f6 <HAL_RCC_OscConfig+0x176>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d001      	beq.n	80031f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e1c0      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f6:	4b3d      	ldr	r3, [pc, #244]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	4939      	ldr	r1, [pc, #228]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003206:	4313      	orrs	r3, r2
 8003208:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800320a:	e03a      	b.n	8003282 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d020      	beq.n	8003256 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003214:	4b36      	ldr	r3, [pc, #216]	; (80032f0 <HAL_RCC_OscConfig+0x270>)
 8003216:	2201      	movs	r2, #1
 8003218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321a:	f7fe fbcd 	bl	80019b8 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003220:	e008      	b.n	8003234 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003222:	f7fe fbc9 	bl	80019b8 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d901      	bls.n	8003234 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e1a1      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003234:	4b2d      	ldr	r3, [pc, #180]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d0f0      	beq.n	8003222 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003240:	4b2a      	ldr	r3, [pc, #168]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4927      	ldr	r1, [pc, #156]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003250:	4313      	orrs	r3, r2
 8003252:	600b      	str	r3, [r1, #0]
 8003254:	e015      	b.n	8003282 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003256:	4b26      	ldr	r3, [pc, #152]	; (80032f0 <HAL_RCC_OscConfig+0x270>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe fbac 	bl	80019b8 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003264:	f7fe fba8 	bl	80019b8 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e180      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003276:	4b1d      	ldr	r3, [pc, #116]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b00      	cmp	r3, #0
 800328c:	d03a      	beq.n	8003304 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d019      	beq.n	80032ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003296:	4b17      	ldr	r3, [pc, #92]	; (80032f4 <HAL_RCC_OscConfig+0x274>)
 8003298:	2201      	movs	r2, #1
 800329a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800329c:	f7fe fb8c 	bl	80019b8 <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032a4:	f7fe fb88 	bl	80019b8 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e160      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b6:	4b0d      	ldr	r3, [pc, #52]	; (80032ec <HAL_RCC_OscConfig+0x26c>)
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0f0      	beq.n	80032a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032c2:	2001      	movs	r0, #1
 80032c4:	f000 face 	bl	8003864 <RCC_Delay>
 80032c8:	e01c      	b.n	8003304 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032ca:	4b0a      	ldr	r3, [pc, #40]	; (80032f4 <HAL_RCC_OscConfig+0x274>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d0:	f7fe fb72 	bl	80019b8 <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d6:	e00f      	b.n	80032f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d8:	f7fe fb6e 	bl	80019b8 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d908      	bls.n	80032f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e146      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
 80032ea:	bf00      	nop
 80032ec:	40021000 	.word	0x40021000
 80032f0:	42420000 	.word	0x42420000
 80032f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032f8:	4b92      	ldr	r3, [pc, #584]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80032fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1e9      	bne.n	80032d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 80a6 	beq.w	800345e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003312:	2300      	movs	r3, #0
 8003314:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003316:	4b8b      	ldr	r3, [pc, #556]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10d      	bne.n	800333e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003322:	4b88      	ldr	r3, [pc, #544]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	4a87      	ldr	r2, [pc, #540]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800332c:	61d3      	str	r3, [r2, #28]
 800332e:	4b85      	ldr	r3, [pc, #532]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800333a:	2301      	movs	r3, #1
 800333c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800333e:	4b82      	ldr	r3, [pc, #520]	; (8003548 <HAL_RCC_OscConfig+0x4c8>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d118      	bne.n	800337c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800334a:	4b7f      	ldr	r3, [pc, #508]	; (8003548 <HAL_RCC_OscConfig+0x4c8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a7e      	ldr	r2, [pc, #504]	; (8003548 <HAL_RCC_OscConfig+0x4c8>)
 8003350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003354:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003356:	f7fe fb2f 	bl	80019b8 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335e:	f7fe fb2b 	bl	80019b8 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b64      	cmp	r3, #100	; 0x64
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e103      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003370:	4b75      	ldr	r3, [pc, #468]	; (8003548 <HAL_RCC_OscConfig+0x4c8>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d106      	bne.n	8003392 <HAL_RCC_OscConfig+0x312>
 8003384:	4b6f      	ldr	r3, [pc, #444]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	4a6e      	ldr	r2, [pc, #440]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 800338a:	f043 0301 	orr.w	r3, r3, #1
 800338e:	6213      	str	r3, [r2, #32]
 8003390:	e02d      	b.n	80033ee <HAL_RCC_OscConfig+0x36e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10c      	bne.n	80033b4 <HAL_RCC_OscConfig+0x334>
 800339a:	4b6a      	ldr	r3, [pc, #424]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	4a69      	ldr	r2, [pc, #420]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	f023 0301 	bic.w	r3, r3, #1
 80033a4:	6213      	str	r3, [r2, #32]
 80033a6:	4b67      	ldr	r3, [pc, #412]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4a66      	ldr	r2, [pc, #408]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	f023 0304 	bic.w	r3, r3, #4
 80033b0:	6213      	str	r3, [r2, #32]
 80033b2:	e01c      	b.n	80033ee <HAL_RCC_OscConfig+0x36e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	2b05      	cmp	r3, #5
 80033ba:	d10c      	bne.n	80033d6 <HAL_RCC_OscConfig+0x356>
 80033bc:	4b61      	ldr	r3, [pc, #388]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	4a60      	ldr	r2, [pc, #384]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	f043 0304 	orr.w	r3, r3, #4
 80033c6:	6213      	str	r3, [r2, #32]
 80033c8:	4b5e      	ldr	r3, [pc, #376]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	4a5d      	ldr	r2, [pc, #372]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6213      	str	r3, [r2, #32]
 80033d4:	e00b      	b.n	80033ee <HAL_RCC_OscConfig+0x36e>
 80033d6:	4b5b      	ldr	r3, [pc, #364]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	4a5a      	ldr	r2, [pc, #360]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6213      	str	r3, [r2, #32]
 80033e2:	4b58      	ldr	r3, [pc, #352]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a57      	ldr	r2, [pc, #348]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	f023 0304 	bic.w	r3, r3, #4
 80033ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d015      	beq.n	8003422 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f6:	f7fe fadf 	bl	80019b8 <HAL_GetTick>
 80033fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fc:	e00a      	b.n	8003414 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fe:	f7fe fadb 	bl	80019b8 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	f241 3288 	movw	r2, #5000	; 0x1388
 800340c:	4293      	cmp	r3, r2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e0b1      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003414:	4b4b      	ldr	r3, [pc, #300]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0ee      	beq.n	80033fe <HAL_RCC_OscConfig+0x37e>
 8003420:	e014      	b.n	800344c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003422:	f7fe fac9 	bl	80019b8 <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003428:	e00a      	b.n	8003440 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342a:	f7fe fac5 	bl	80019b8 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	f241 3288 	movw	r2, #5000	; 0x1388
 8003438:	4293      	cmp	r3, r2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e09b      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003440:	4b40      	ldr	r3, [pc, #256]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1ee      	bne.n	800342a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800344c:	7dfb      	ldrb	r3, [r7, #23]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d105      	bne.n	800345e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003452:	4b3c      	ldr	r3, [pc, #240]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	4a3b      	ldr	r2, [pc, #236]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800345c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 8087 	beq.w	8003576 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003468:	4b36      	ldr	r3, [pc, #216]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 030c 	and.w	r3, r3, #12
 8003470:	2b08      	cmp	r3, #8
 8003472:	d061      	beq.n	8003538 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	69db      	ldr	r3, [r3, #28]
 8003478:	2b02      	cmp	r3, #2
 800347a:	d146      	bne.n	800350a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800347c:	4b33      	ldr	r3, [pc, #204]	; (800354c <HAL_RCC_OscConfig+0x4cc>)
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003482:	f7fe fa99 	bl	80019b8 <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348a:	f7fe fa95 	bl	80019b8 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e06d      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800349c:	4b29      	ldr	r3, [pc, #164]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1f0      	bne.n	800348a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b0:	d108      	bne.n	80034c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034b2:	4b24      	ldr	r3, [pc, #144]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	4921      	ldr	r1, [pc, #132]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c4:	4b1f      	ldr	r3, [pc, #124]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a19      	ldr	r1, [r3, #32]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d4:	430b      	orrs	r3, r1
 80034d6:	491b      	ldr	r1, [pc, #108]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034dc:	4b1b      	ldr	r3, [pc, #108]	; (800354c <HAL_RCC_OscConfig+0x4cc>)
 80034de:	2201      	movs	r2, #1
 80034e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e2:	f7fe fa69 	bl	80019b8 <HAL_GetTick>
 80034e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034e8:	e008      	b.n	80034fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ea:	f7fe fa65 	bl	80019b8 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d901      	bls.n	80034fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e03d      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034fc:	4b11      	ldr	r3, [pc, #68]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0f0      	beq.n	80034ea <HAL_RCC_OscConfig+0x46a>
 8003508:	e035      	b.n	8003576 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800350a:	4b10      	ldr	r3, [pc, #64]	; (800354c <HAL_RCC_OscConfig+0x4cc>)
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003510:	f7fe fa52 	bl	80019b8 <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003516:	e008      	b.n	800352a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003518:	f7fe fa4e 	bl	80019b8 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e026      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800352a:	4b06      	ldr	r3, [pc, #24]	; (8003544 <HAL_RCC_OscConfig+0x4c4>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1f0      	bne.n	8003518 <HAL_RCC_OscConfig+0x498>
 8003536:	e01e      	b.n	8003576 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d107      	bne.n	8003550 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e019      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
 8003544:	40021000 	.word	0x40021000
 8003548:	40007000 	.word	0x40007000
 800354c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003550:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_RCC_OscConfig+0x500>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	429a      	cmp	r2, r3
 8003562:	d106      	bne.n	8003572 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	429a      	cmp	r2, r3
 8003570:	d001      	beq.n	8003576 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e000      	b.n	8003578 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40021000 	.word	0x40021000

08003584 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d101      	bne.n	8003598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e0d0      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003598:	4b6a      	ldr	r3, [pc, #424]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d910      	bls.n	80035c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a6:	4b67      	ldr	r3, [pc, #412]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f023 0207 	bic.w	r2, r3, #7
 80035ae:	4965      	ldr	r1, [pc, #404]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b6:	4b63      	ldr	r3, [pc, #396]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d001      	beq.n	80035c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0b8      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d020      	beq.n	8003616 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035e0:	4b59      	ldr	r3, [pc, #356]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	4a58      	ldr	r2, [pc, #352]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 80035e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0308 	and.w	r3, r3, #8
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035f8:	4b53      	ldr	r3, [pc, #332]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	4a52      	ldr	r2, [pc, #328]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 80035fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003602:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003604:	4b50      	ldr	r3, [pc, #320]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	494d      	ldr	r1, [pc, #308]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	4313      	orrs	r3, r2
 8003614:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d040      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d107      	bne.n	800363a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800362a:	4b47      	ldr	r3, [pc, #284]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d115      	bne.n	8003662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e07f      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b02      	cmp	r3, #2
 8003640:	d107      	bne.n	8003652 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003642:	4b41      	ldr	r3, [pc, #260]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d109      	bne.n	8003662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e073      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003652:	4b3d      	ldr	r3, [pc, #244]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e06b      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003662:	4b39      	ldr	r3, [pc, #228]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f023 0203 	bic.w	r2, r3, #3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	4936      	ldr	r1, [pc, #216]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003674:	f7fe f9a0 	bl	80019b8 <HAL_GetTick>
 8003678:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367a:	e00a      	b.n	8003692 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800367c:	f7fe f99c 	bl	80019b8 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	f241 3288 	movw	r2, #5000	; 0x1388
 800368a:	4293      	cmp	r3, r2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e053      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003692:	4b2d      	ldr	r3, [pc, #180]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f003 020c 	and.w	r2, r3, #12
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d1eb      	bne.n	800367c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036a4:	4b27      	ldr	r3, [pc, #156]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d210      	bcs.n	80036d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b2:	4b24      	ldr	r3, [pc, #144]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f023 0207 	bic.w	r2, r3, #7
 80036ba:	4922      	ldr	r1, [pc, #136]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	4313      	orrs	r3, r2
 80036c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036c2:	4b20      	ldr	r3, [pc, #128]	; (8003744 <HAL_RCC_ClockConfig+0x1c0>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d001      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e032      	b.n	800373a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d008      	beq.n	80036f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036e0:	4b19      	ldr	r3, [pc, #100]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4916      	ldr	r1, [pc, #88]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0308 	and.w	r3, r3, #8
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d009      	beq.n	8003712 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036fe:	4b12      	ldr	r3, [pc, #72]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	490e      	ldr	r1, [pc, #56]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 800370e:	4313      	orrs	r3, r2
 8003710:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003712:	f000 f821 	bl	8003758 <HAL_RCC_GetSysClockFreq>
 8003716:	4602      	mov	r2, r0
 8003718:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	091b      	lsrs	r3, r3, #4
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	490a      	ldr	r1, [pc, #40]	; (800374c <HAL_RCC_ClockConfig+0x1c8>)
 8003724:	5ccb      	ldrb	r3, [r1, r3]
 8003726:	fa22 f303 	lsr.w	r3, r2, r3
 800372a:	4a09      	ldr	r2, [pc, #36]	; (8003750 <HAL_RCC_ClockConfig+0x1cc>)
 800372c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800372e:	4b09      	ldr	r3, [pc, #36]	; (8003754 <HAL_RCC_ClockConfig+0x1d0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fe f8fe 	bl	8001934 <HAL_InitTick>

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40022000 	.word	0x40022000
 8003748:	40021000 	.word	0x40021000
 800374c:	0800728c 	.word	0x0800728c
 8003750:	20000000 	.word	0x20000000
 8003754:	20000004 	.word	0x20000004

08003758 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003758:	b480      	push	{r7}
 800375a:	b087      	sub	sp, #28
 800375c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800376e:	2300      	movs	r3, #0
 8003770:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003772:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <HAL_RCC_GetSysClockFreq+0x94>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f003 030c 	and.w	r3, r3, #12
 800377e:	2b04      	cmp	r3, #4
 8003780:	d002      	beq.n	8003788 <HAL_RCC_GetSysClockFreq+0x30>
 8003782:	2b08      	cmp	r3, #8
 8003784:	d003      	beq.n	800378e <HAL_RCC_GetSysClockFreq+0x36>
 8003786:	e027      	b.n	80037d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003788:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800378a:	613b      	str	r3, [r7, #16]
      break;
 800378c:	e027      	b.n	80037de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	0c9b      	lsrs	r3, r3, #18
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	4a17      	ldr	r2, [pc, #92]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003798:	5cd3      	ldrb	r3, [r2, r3]
 800379a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d010      	beq.n	80037c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037a6:	4b11      	ldr	r3, [pc, #68]	; (80037ec <HAL_RCC_GetSysClockFreq+0x94>)
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	0c5b      	lsrs	r3, r3, #17
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	4a11      	ldr	r2, [pc, #68]	; (80037f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037b2:	5cd3      	ldrb	r3, [r2, r3]
 80037b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a0d      	ldr	r2, [pc, #52]	; (80037f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80037ba:	fb03 f202 	mul.w	r2, r3, r2
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	e004      	b.n	80037d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a0c      	ldr	r2, [pc, #48]	; (80037fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80037cc:	fb02 f303 	mul.w	r3, r2, r3
 80037d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	613b      	str	r3, [r7, #16]
      break;
 80037d6:	e002      	b.n	80037de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037d8:	4b05      	ldr	r3, [pc, #20]	; (80037f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80037da:	613b      	str	r3, [r7, #16]
      break;
 80037dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037de:	693b      	ldr	r3, [r7, #16]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	371c      	adds	r7, #28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
 80037f0:	007a1200 	.word	0x007a1200
 80037f4:	080072a4 	.word	0x080072a4
 80037f8:	080072b4 	.word	0x080072b4
 80037fc:	003d0900 	.word	0x003d0900

08003800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003804:	4b02      	ldr	r3, [pc, #8]	; (8003810 <HAL_RCC_GetHCLKFreq+0x10>)
 8003806:	681b      	ldr	r3, [r3, #0]
}
 8003808:	4618      	mov	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr
 8003810:	20000000 	.word	0x20000000

08003814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003818:	f7ff fff2 	bl	8003800 <HAL_RCC_GetHCLKFreq>
 800381c:	4602      	mov	r2, r0
 800381e:	4b05      	ldr	r3, [pc, #20]	; (8003834 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	4903      	ldr	r1, [pc, #12]	; (8003838 <HAL_RCC_GetPCLK1Freq+0x24>)
 800382a:	5ccb      	ldrb	r3, [r1, r3]
 800382c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003830:	4618      	mov	r0, r3
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40021000 	.word	0x40021000
 8003838:	0800729c 	.word	0x0800729c

0800383c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003840:	f7ff ffde 	bl	8003800 <HAL_RCC_GetHCLKFreq>
 8003844:	4602      	mov	r2, r0
 8003846:	4b05      	ldr	r3, [pc, #20]	; (800385c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	0adb      	lsrs	r3, r3, #11
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	4903      	ldr	r1, [pc, #12]	; (8003860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003852:	5ccb      	ldrb	r3, [r1, r3]
 8003854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003858:	4618      	mov	r0, r3
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000
 8003860:	0800729c 	.word	0x0800729c

08003864 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800386c:	4b0a      	ldr	r3, [pc, #40]	; (8003898 <RCC_Delay+0x34>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a0a      	ldr	r2, [pc, #40]	; (800389c <RCC_Delay+0x38>)
 8003872:	fba2 2303 	umull	r2, r3, r2, r3
 8003876:	0a5b      	lsrs	r3, r3, #9
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003880:	bf00      	nop
  }
  while (Delay --);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	1e5a      	subs	r2, r3, #1
 8003886:	60fa      	str	r2, [r7, #12]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f9      	bne.n	8003880 <RCC_Delay+0x1c>
}
 800388c:	bf00      	nop
 800388e:	bf00      	nop
 8003890:	3714      	adds	r7, #20
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr
 8003898:	20000000 	.word	0x20000000
 800389c:	10624dd3 	.word	0x10624dd3

080038a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	2300      	movs	r3, #0
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d07d      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80038bc:	2300      	movs	r3, #0
 80038be:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038c0:	4b4f      	ldr	r3, [pc, #316]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c2:	69db      	ldr	r3, [r3, #28]
 80038c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10d      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038cc:	4b4c      	ldr	r3, [pc, #304]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ce:	69db      	ldr	r3, [r3, #28]
 80038d0:	4a4b      	ldr	r2, [pc, #300]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d6:	61d3      	str	r3, [r2, #28]
 80038d8:	4b49      	ldr	r3, [pc, #292]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e0:	60bb      	str	r3, [r7, #8]
 80038e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e4:	2301      	movs	r3, #1
 80038e6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e8:	4b46      	ldr	r3, [pc, #280]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d118      	bne.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f4:	4b43      	ldr	r3, [pc, #268]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a42      	ldr	r2, [pc, #264]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003900:	f7fe f85a 	bl	80019b8 <HAL_GetTick>
 8003904:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003906:	e008      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003908:	f7fe f856 	bl	80019b8 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b64      	cmp	r3, #100	; 0x64
 8003914:	d901      	bls.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e06d      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800391a:	4b3a      	ldr	r3, [pc, #232]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003922:	2b00      	cmp	r3, #0
 8003924:	d0f0      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003926:	4b36      	ldr	r3, [pc, #216]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800392e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d02e      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	429a      	cmp	r2, r3
 8003942:	d027      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003944:	4b2e      	ldr	r3, [pc, #184]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800394c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800394e:	4b2e      	ldr	r3, [pc, #184]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003950:	2201      	movs	r2, #1
 8003952:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003954:	4b2c      	ldr	r3, [pc, #176]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003956:	2200      	movs	r2, #0
 8003958:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800395a:	4a29      	ldr	r2, [pc, #164]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d014      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396a:	f7fe f825 	bl	80019b8 <HAL_GetTick>
 800396e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003970:	e00a      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003972:	f7fe f821 	bl	80019b8 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003980:	4293      	cmp	r3, r2
 8003982:	d901      	bls.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e036      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003988:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0ee      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003994:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	4917      	ldr	r1, [pc, #92]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039a6:	7dfb      	ldrb	r3, [r7, #23]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d105      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ac:	4b14      	ldr	r3, [pc, #80]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	4a13      	ldr	r2, [pc, #76]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039b6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039c4:	4b0e      	ldr	r3, [pc, #56]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	490b      	ldr	r1, [pc, #44]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0310 	and.w	r3, r3, #16
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d008      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039e2:	4b07      	ldr	r3, [pc, #28]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	4904      	ldr	r1, [pc, #16]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3718      	adds	r7, #24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40007000 	.word	0x40007000
 8003a08:	42420440 	.word	0x42420440

08003a0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e076      	b.n	8003b0c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d108      	bne.n	8003a38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a2e:	d009      	beq.n	8003a44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	61da      	str	r2, [r3, #28]
 8003a36:	e005      	b.n	8003a44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7fd fdde 	bl	8001620 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ab4:	431a      	orrs	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac8:	ea42 0103 	orr.w	r1, r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	0c1a      	lsrs	r2, r3, #16
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f002 0204 	and.w	r2, r2, #4
 8003aea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	69da      	ldr	r2, [r3, #28]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003afa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	603b      	str	r3, [r7, #0]
 8003b20:	4613      	mov	r3, r2
 8003b22:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d101      	bne.n	8003b36 <HAL_SPI_Transmit+0x22>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e12d      	b.n	8003d92 <HAL_SPI_Transmit+0x27e>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b3e:	f7fd ff3b 	bl	80019b8 <HAL_GetTick>
 8003b42:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b44:	88fb      	ldrh	r3, [r7, #6]
 8003b46:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d002      	beq.n	8003b5a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b54:	2302      	movs	r3, #2
 8003b56:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b58:	e116      	b.n	8003d88 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d002      	beq.n	8003b66 <HAL_SPI_Transmit+0x52>
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d102      	bne.n	8003b6c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b6a:	e10d      	b.n	8003d88 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2203      	movs	r2, #3
 8003b70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	88fa      	ldrh	r2, [r7, #6]
 8003b84:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	88fa      	ldrh	r2, [r7, #6]
 8003b8a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bb2:	d10f      	bne.n	8003bd4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bc2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bd2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bde:	2b40      	cmp	r3, #64	; 0x40
 8003be0:	d007      	beq.n	8003bf2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bf0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bfa:	d14f      	bne.n	8003c9c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d002      	beq.n	8003c0a <HAL_SPI_Transmit+0xf6>
 8003c04:	8afb      	ldrh	r3, [r7, #22]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d142      	bne.n	8003c90 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	881a      	ldrh	r2, [r3, #0]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	1c9a      	adds	r2, r3, #2
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	3b01      	subs	r3, #1
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c2e:	e02f      	b.n	8003c90 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d112      	bne.n	8003c64 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	881a      	ldrh	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	1c9a      	adds	r2, r3, #2
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c62:	e015      	b.n	8003c90 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c64:	f7fd fea8 	bl	80019b8 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d803      	bhi.n	8003c7c <HAL_SPI_Transmit+0x168>
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7a:	d102      	bne.n	8003c82 <HAL_SPI_Transmit+0x16e>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003c8e:	e07b      	b.n	8003d88 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1ca      	bne.n	8003c30 <HAL_SPI_Transmit+0x11c>
 8003c9a:	e050      	b.n	8003d3e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <HAL_SPI_Transmit+0x196>
 8003ca4:	8afb      	ldrh	r3, [r7, #22]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d144      	bne.n	8003d34 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	330c      	adds	r3, #12
 8003cb4:	7812      	ldrb	r2, [r2, #0]
 8003cb6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	1c5a      	adds	r2, r3, #1
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003cd0:	e030      	b.n	8003d34 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d113      	bne.n	8003d08 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	330c      	adds	r3, #12
 8003cea:	7812      	ldrb	r2, [r2, #0]
 8003cec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d06:	e015      	b.n	8003d34 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d08:	f7fd fe56 	bl	80019b8 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	683a      	ldr	r2, [r7, #0]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d803      	bhi.n	8003d20 <HAL_SPI_Transmit+0x20c>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1e:	d102      	bne.n	8003d26 <HAL_SPI_Transmit+0x212>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003d32:	e029      	b.n	8003d88 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1c9      	bne.n	8003cd2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	6839      	ldr	r1, [r7, #0]
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 fbd8 	bl	80044f8 <SPI_EndRxTxTransaction>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d002      	beq.n	8003d54 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2220      	movs	r2, #32
 8003d52:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10a      	bne.n	8003d72 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	613b      	str	r3, [r7, #16]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	613b      	str	r3, [r7, #16]
 8003d70:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d002      	beq.n	8003d80 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	77fb      	strb	r3, [r7, #31]
 8003d7e:	e003      	b.n	8003d88 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d90:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3720      	adds	r7, #32
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}

08003d9a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d9a:	b580      	push	{r7, lr}
 8003d9c:	b088      	sub	sp, #32
 8003d9e:	af02      	add	r7, sp, #8
 8003da0:	60f8      	str	r0, [r7, #12]
 8003da2:	60b9      	str	r1, [r7, #8]
 8003da4:	603b      	str	r3, [r7, #0]
 8003da6:	4613      	mov	r3, r2
 8003da8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003daa:	2300      	movs	r3, #0
 8003dac:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d002      	beq.n	8003dc0 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003dba:	2302      	movs	r3, #2
 8003dbc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003dbe:	e0fb      	b.n	8003fb8 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dc8:	d112      	bne.n	8003df0 <HAL_SPI_Receive+0x56>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10e      	bne.n	8003df0 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2204      	movs	r2, #4
 8003dd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003dda:	88fa      	ldrh	r2, [r7, #6]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	4613      	mov	r3, r2
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	68b9      	ldr	r1, [r7, #8]
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	f000 f8ef 	bl	8003fca <HAL_SPI_TransmitReceive>
 8003dec:	4603      	mov	r3, r0
 8003dee:	e0e8      	b.n	8003fc2 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d101      	bne.n	8003dfe <HAL_SPI_Receive+0x64>
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	e0e1      	b.n	8003fc2 <HAL_SPI_Receive+0x228>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e06:	f7fd fdd7 	bl	80019b8 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <HAL_SPI_Receive+0x7e>
 8003e12:	88fb      	ldrh	r3, [r7, #6]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d102      	bne.n	8003e1e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e1c:	e0cc      	b.n	8003fb8 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2204      	movs	r2, #4
 8003e22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	88fa      	ldrh	r2, [r7, #6]
 8003e36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	88fa      	ldrh	r2, [r7, #6]
 8003e3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e64:	d10f      	bne.n	8003e86 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e84:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e90:	2b40      	cmp	r3, #64	; 0x40
 8003e92:	d007      	beq.n	8003ea4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ea2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d16a      	bne.n	8003f82 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003eac:	e032      	b.n	8003f14 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d115      	bne.n	8003ee8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f103 020c 	add.w	r2, r3, #12
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec8:	7812      	ldrb	r2, [r2, #0]
 8003eca:	b2d2      	uxtb	r2, r2
 8003ecc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed2:	1c5a      	adds	r2, r3, #1
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ee6:	e015      	b.n	8003f14 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ee8:	f7fd fd66 	bl	80019b8 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d803      	bhi.n	8003f00 <HAL_SPI_Receive+0x166>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efe:	d102      	bne.n	8003f06 <HAL_SPI_Receive+0x16c>
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d106      	bne.n	8003f14 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003f12:	e051      	b.n	8003fb8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1c7      	bne.n	8003eae <HAL_SPI_Receive+0x114>
 8003f1e:	e035      	b.n	8003f8c <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d113      	bne.n	8003f56 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f38:	b292      	uxth	r2, r2
 8003f3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f40:	1c9a      	adds	r2, r3, #2
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f54:	e015      	b.n	8003f82 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f56:	f7fd fd2f 	bl	80019b8 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d803      	bhi.n	8003f6e <HAL_SPI_Receive+0x1d4>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6c:	d102      	bne.n	8003f74 <HAL_SPI_Receive+0x1da>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d106      	bne.n	8003f82 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003f80:	e01a      	b.n	8003fb8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1c9      	bne.n	8003f20 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	6839      	ldr	r1, [r7, #0]
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 fa5f 	bl	8004454 <SPI_EndRxTransaction>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	75fb      	strb	r3, [r7, #23]
 8003fae:	e003      	b.n	8003fb8 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b08c      	sub	sp, #48	; 0x30
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	60f8      	str	r0, [r7, #12]
 8003fd2:	60b9      	str	r1, [r7, #8]
 8003fd4:	607a      	str	r2, [r7, #4]
 8003fd6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d101      	bne.n	8003ff0 <HAL_SPI_TransmitReceive+0x26>
 8003fec:	2302      	movs	r3, #2
 8003fee:	e198      	b.n	8004322 <HAL_SPI_TransmitReceive+0x358>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ff8:	f7fd fcde 	bl	80019b8 <HAL_GetTick>
 8003ffc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004004:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800400e:	887b      	ldrh	r3, [r7, #2]
 8004010:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004012:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004016:	2b01      	cmp	r3, #1
 8004018:	d00f      	beq.n	800403a <HAL_SPI_TransmitReceive+0x70>
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004020:	d107      	bne.n	8004032 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d103      	bne.n	8004032 <HAL_SPI_TransmitReceive+0x68>
 800402a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800402e:	2b04      	cmp	r3, #4
 8004030:	d003      	beq.n	800403a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004032:	2302      	movs	r3, #2
 8004034:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004038:	e16d      	b.n	8004316 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_SPI_TransmitReceive+0x82>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_SPI_TransmitReceive+0x82>
 8004046:	887b      	ldrh	r3, [r7, #2]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d103      	bne.n	8004054 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004052:	e160      	b.n	8004316 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b04      	cmp	r3, #4
 800405e:	d003      	beq.n	8004068 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2205      	movs	r2, #5
 8004064:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	887a      	ldrh	r2, [r7, #2]
 8004078:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	887a      	ldrh	r2, [r7, #2]
 800407e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	887a      	ldrh	r2, [r7, #2]
 800408a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	887a      	ldrh	r2, [r7, #2]
 8004090:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a8:	2b40      	cmp	r3, #64	; 0x40
 80040aa:	d007      	beq.n	80040bc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040c4:	d17c      	bne.n	80041c0 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <HAL_SPI_TransmitReceive+0x10a>
 80040ce:	8b7b      	ldrh	r3, [r7, #26]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d16a      	bne.n	80041aa <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	881a      	ldrh	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e4:	1c9a      	adds	r2, r3, #2
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040f8:	e057      	b.n	80041aa <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b02      	cmp	r3, #2
 8004106:	d11b      	bne.n	8004140 <HAL_SPI_TransmitReceive+0x176>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d016      	beq.n	8004140 <HAL_SPI_TransmitReceive+0x176>
 8004112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004114:	2b01      	cmp	r3, #1
 8004116:	d113      	bne.n	8004140 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411c:	881a      	ldrh	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004128:	1c9a      	adds	r2, r3, #2
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004132:	b29b      	uxth	r3, r3
 8004134:	3b01      	subs	r3, #1
 8004136:	b29a      	uxth	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800413c:	2300      	movs	r3, #0
 800413e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b01      	cmp	r3, #1
 800414c:	d119      	bne.n	8004182 <HAL_SPI_TransmitReceive+0x1b8>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004152:	b29b      	uxth	r3, r3
 8004154:	2b00      	cmp	r3, #0
 8004156:	d014      	beq.n	8004182 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004162:	b292      	uxth	r2, r2
 8004164:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	1c9a      	adds	r2, r3, #2
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004174:	b29b      	uxth	r3, r3
 8004176:	3b01      	subs	r3, #1
 8004178:	b29a      	uxth	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800417e:	2301      	movs	r3, #1
 8004180:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004182:	f7fd fc19 	bl	80019b8 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800418e:	429a      	cmp	r2, r3
 8004190:	d80b      	bhi.n	80041aa <HAL_SPI_TransmitReceive+0x1e0>
 8004192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004198:	d007      	beq.n	80041aa <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80041a8:	e0b5      	b.n	8004316 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1a2      	bne.n	80040fa <HAL_SPI_TransmitReceive+0x130>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d19d      	bne.n	80040fa <HAL_SPI_TransmitReceive+0x130>
 80041be:	e080      	b.n	80042c2 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <HAL_SPI_TransmitReceive+0x204>
 80041c8:	8b7b      	ldrh	r3, [r7, #26]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d16f      	bne.n	80042ae <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	330c      	adds	r3, #12
 80041d8:	7812      	ldrb	r2, [r2, #0]
 80041da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041f4:	e05b      	b.n	80042ae <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d11c      	bne.n	800423e <HAL_SPI_TransmitReceive+0x274>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004208:	b29b      	uxth	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d017      	beq.n	800423e <HAL_SPI_TransmitReceive+0x274>
 800420e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004210:	2b01      	cmp	r3, #1
 8004212:	d114      	bne.n	800423e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	7812      	ldrb	r2, [r2, #0]
 8004220:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004226:	1c5a      	adds	r2, r3, #1
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b01      	cmp	r3, #1
 800424a:	d119      	bne.n	8004280 <HAL_SPI_TransmitReceive+0x2b6>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d014      	beq.n	8004280 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800427c:	2301      	movs	r3, #1
 800427e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004280:	f7fd fb9a 	bl	80019b8 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800428c:	429a      	cmp	r2, r3
 800428e:	d803      	bhi.n	8004298 <HAL_SPI_TransmitReceive+0x2ce>
 8004290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d102      	bne.n	800429e <HAL_SPI_TransmitReceive+0x2d4>
 8004298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800429a:	2b00      	cmp	r3, #0
 800429c:	d107      	bne.n	80042ae <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80042ac:	e033      	b.n	8004316 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d19e      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x22c>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d199      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f916 	bl	80044f8 <SPI_EndRxTxTransaction>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d006      	beq.n	80042e0 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2220      	movs	r2, #32
 80042dc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80042de:	e01a      	b.n	8004316 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10a      	bne.n	80042fe <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042e8:	2300      	movs	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004302:	2b00      	cmp	r3, #0
 8004304:	d003      	beq.n	800430e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800430c:	e003      	b.n	8004316 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800431e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004322:	4618      	mov	r0, r3
 8004324:	3730      	adds	r7, #48	; 0x30
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004338:	b2db      	uxtb	r3, r3
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr

08004344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004354:	f7fd fb30 	bl	80019b8 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	4413      	add	r3, r2
 8004362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004364:	f7fd fb28 	bl	80019b8 <HAL_GetTick>
 8004368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800436a:	4b39      	ldr	r3, [pc, #228]	; (8004450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	015b      	lsls	r3, r3, #5
 8004370:	0d1b      	lsrs	r3, r3, #20
 8004372:	69fa      	ldr	r2, [r7, #28]
 8004374:	fb02 f303 	mul.w	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800437a:	e054      	b.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004382:	d050      	beq.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004384:	f7fd fb18 	bl	80019b8 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	429a      	cmp	r2, r3
 8004392:	d902      	bls.n	800439a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d13d      	bne.n	8004416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043b2:	d111      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043bc:	d004      	beq.n	80043c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c6:	d107      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e0:	d10f      	bne.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e017      	b.n	8004446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3b01      	subs	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4013      	ands	r3, r2
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	429a      	cmp	r2, r3
 8004434:	bf0c      	ite	eq
 8004436:	2301      	moveq	r3, #1
 8004438:	2300      	movne	r3, #0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	429a      	cmp	r2, r3
 8004442:	d19b      	bne.n	800437c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000000 	.word	0x20000000

08004454 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004468:	d111      	bne.n	800448e <SPI_EndRxTransaction+0x3a>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004472:	d004      	beq.n	800447e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800447c:	d107      	bne.n	800448e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800448c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004496:	d117      	bne.n	80044c8 <SPI_EndRxTransaction+0x74>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a0:	d112      	bne.n	80044c8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	9300      	str	r3, [sp, #0]
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2200      	movs	r2, #0
 80044aa:	2101      	movs	r1, #1
 80044ac:	68f8      	ldr	r0, [r7, #12]
 80044ae:	f7ff ff49 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d01a      	beq.n	80044ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044bc:	f043 0220 	orr.w	r2, r3, #32
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e013      	b.n	80044f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2200      	movs	r2, #0
 80044d0:	2180      	movs	r1, #128	; 0x80
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f7ff ff36 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d007      	beq.n	80044ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e2:	f043 0220 	orr.w	r2, r3, #32
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e000      	b.n	80044f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af02      	add	r7, sp, #8
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2200      	movs	r2, #0
 800450c:	2180      	movs	r1, #128	; 0x80
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f7ff ff18 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d007      	beq.n	800452a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451e:	f043 0220 	orr.w	r2, r3, #32
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e000      	b.n	800452c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e042      	b.n	80045cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d106      	bne.n	8004560 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7fd f8aa 	bl	80016b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2224      	movs	r2, #36	; 0x24
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004576:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f82b 	bl	80045d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691a      	ldr	r2, [r3, #16]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800458c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	695a      	ldr	r2, [r3, #20]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800459c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68da      	ldr	r2, [r3, #12]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3708      	adds	r7, #8
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	431a      	orrs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	4313      	orrs	r3, r2
 8004602:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800460e:	f023 030c 	bic.w	r3, r3, #12
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6812      	ldr	r2, [r2, #0]
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	430b      	orrs	r3, r1
 800461a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2c      	ldr	r2, [pc, #176]	; (80046e8 <UART_SetConfig+0x114>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d103      	bne.n	8004644 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800463c:	f7ff f8fe 	bl	800383c <HAL_RCC_GetPCLK2Freq>
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	e002      	b.n	800464a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004644:	f7ff f8e6 	bl	8003814 <HAL_RCC_GetPCLK1Freq>
 8004648:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4613      	mov	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	009a      	lsls	r2, r3, #2
 8004654:	441a      	add	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004660:	4a22      	ldr	r2, [pc, #136]	; (80046ec <UART_SetConfig+0x118>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	0119      	lsls	r1, r3, #4
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4613      	mov	r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4413      	add	r3, r2
 8004672:	009a      	lsls	r2, r3, #2
 8004674:	441a      	add	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004680:	4b1a      	ldr	r3, [pc, #104]	; (80046ec <UART_SetConfig+0x118>)
 8004682:	fba3 0302 	umull	r0, r3, r3, r2
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	2064      	movs	r0, #100	; 0x64
 800468a:	fb00 f303 	mul.w	r3, r0, r3
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	011b      	lsls	r3, r3, #4
 8004692:	3332      	adds	r3, #50	; 0x32
 8004694:	4a15      	ldr	r2, [pc, #84]	; (80046ec <UART_SetConfig+0x118>)
 8004696:	fba2 2303 	umull	r2, r3, r2, r3
 800469a:	095b      	lsrs	r3, r3, #5
 800469c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046a0:	4419      	add	r1, r3
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	4613      	mov	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	009a      	lsls	r2, r3, #2
 80046ac:	441a      	add	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80046b8:	4b0c      	ldr	r3, [pc, #48]	; (80046ec <UART_SetConfig+0x118>)
 80046ba:	fba3 0302 	umull	r0, r3, r3, r2
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	2064      	movs	r0, #100	; 0x64
 80046c2:	fb00 f303 	mul.w	r3, r0, r3
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	3332      	adds	r3, #50	; 0x32
 80046cc:	4a07      	ldr	r2, [pc, #28]	; (80046ec <UART_SetConfig+0x118>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	095b      	lsrs	r3, r3, #5
 80046d4:	f003 020f 	and.w	r2, r3, #15
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	440a      	add	r2, r1
 80046de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80046e0:	bf00      	nop
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40013800 	.word	0x40013800
 80046ec:	51eb851f 	.word	0x51eb851f

080046f0 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 80046f0:	b4b0      	push	{r4, r5, r7}
 80046f2:	b08f      	sub	sp, #60	; 0x3c
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 80046f8:	f240 13b1 	movw	r3, #433	; 0x1b1
 80046fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 80046fe:	2307      	movs	r3, #7
 8004700:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8004704:	2307      	movs	r3, #7
 8004706:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 800470a:	2301      	movs	r3, #1
 800470c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8004710:	23ff      	movs	r3, #255	; 0xff
 8004712:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8004716:	2364      	movs	r3, #100	; 0x64
 8004718:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 800471c:	2308      	movs	r3, #8
 800471e:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	461d      	mov	r5, r3
 8004724:	f107 040c 	add.w	r4, r7, #12
 8004728:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800472a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800472c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800472e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004730:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004734:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	373c      	adds	r7, #60	; 0x3c
 800473c:	46bd      	mov	sp, r7
 800473e:	bcb0      	pop	{r4, r5, r7}
 8004740:	4770      	bx	lr

08004742 <LoRa_reset>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6898      	ldr	r0, [r3, #8]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	899b      	ldrh	r3, [r3, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	4619      	mov	r1, r3
 8004756:	f7fd fbef 	bl	8001f38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800475a:	2001      	movs	r0, #1
 800475c:	f7fd f936 	bl	80019cc <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6898      	ldr	r0, [r3, #8]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	899b      	ldrh	r3, [r3, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	4619      	mov	r1, r3
 800476c:	f7fd fbe4 	bl	8001f38 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8004770:	2064      	movs	r0, #100	; 0x64
 8004772:	f7fd f92b 	bl	80019cc <HAL_Delay>
}
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 800477e:	b580      	push	{r7, lr}
 8004780:	b084      	sub	sp, #16
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
 8004786:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8004788:	2101      	movs	r1, #1
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f99e 	bl	8004acc <LoRa_read>
 8004790:	4603      	mov	r3, r0
 8004792:	73bb      	strb	r3, [r7, #14]
	data = read;
 8004794:	7bbb      	ldrb	r3, [r7, #14]
 8004796:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d107      	bne.n	80047ae <LoRa_gotoMode+0x30>
		data = (read & 0xF0) | 0x00;
 800479e:	7bbb      	ldrb	r3, [r7, #14]
 80047a0:	f023 030f 	bic.w	r3, r3, #15
 80047a4:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	61da      	str	r2, [r3, #28]
 80047ac:	e03e      	b.n	800482c <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d10c      	bne.n	80047ce <LoRa_gotoMode+0x50>
		data = (read & 0xF0) | 0x01;
 80047b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80047b8:	f023 030f 	bic.w	r3, r3, #15
 80047bc:	b25b      	sxtb	r3, r3
 80047be:	f043 0301 	orr.w	r3, r3, #1
 80047c2:	b25b      	sxtb	r3, r3
 80047c4:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	61da      	str	r2, [r3, #28]
 80047cc:	e02e      	b.n	800482c <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b03      	cmp	r3, #3
 80047d2:	d10c      	bne.n	80047ee <LoRa_gotoMode+0x70>
		data = (read & 0xF0) | 0x03;
 80047d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80047d8:	f023 030f 	bic.w	r3, r3, #15
 80047dc:	b25b      	sxtb	r3, r3
 80047de:	f043 0303 	orr.w	r3, r3, #3
 80047e2:	b25b      	sxtb	r3, r3
 80047e4:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2203      	movs	r2, #3
 80047ea:	61da      	str	r2, [r3, #28]
 80047ec:	e01e      	b.n	800482c <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b05      	cmp	r3, #5
 80047f2:	d10c      	bne.n	800480e <LoRa_gotoMode+0x90>
		data = (read & 0xF0) | 0x05;
 80047f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80047f8:	f023 030f 	bic.w	r3, r3, #15
 80047fc:	b25b      	sxtb	r3, r3
 80047fe:	f043 0305 	orr.w	r3, r3, #5
 8004802:	b25b      	sxtb	r3, r3
 8004804:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2205      	movs	r2, #5
 800480a:	61da      	str	r2, [r3, #28]
 800480c:	e00e      	b.n	800482c <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b06      	cmp	r3, #6
 8004812:	d10b      	bne.n	800482c <LoRa_gotoMode+0xae>
		data = (read & 0xF0) | 0x06;
 8004814:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004818:	f023 030f 	bic.w	r3, r3, #15
 800481c:	b25b      	sxtb	r3, r3
 800481e:	f043 0306 	orr.w	r3, r3, #6
 8004822:	b25b      	sxtb	r3, r3
 8004824:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2206      	movs	r2, #6
 800482a:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 800482c:	7bfb      	ldrb	r3, [r7, #15]
 800482e:	461a      	mov	r2, r3
 8004830:	2101      	movs	r1, #1
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f964 	bl	8004b00 <LoRa_write>
	//HAL_Delay(10);
}
 8004838:	bf00      	nop
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	889b      	ldrh	r3, [r3, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	4619      	mov	r1, r3
 800485c:	f7fd fb6c 	bl	8001f38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6998      	ldr	r0, [r3, #24]
 8004864:	88fa      	ldrh	r2, [r7, #6]
 8004866:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	f7ff f952 	bl	8003b14 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8004870:	bf00      	nop
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff fd57 	bl	800432a <HAL_SPI_GetState>
 800487c:	4603      	mov	r3, r0
 800487e:	2b01      	cmp	r3, #1
 8004880:	d1f7      	bne.n	8004872 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6998      	ldr	r0, [r3, #24]
 8004886:	8b3a      	ldrh	r2, [r7, #24]
 8004888:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800488c:	6839      	ldr	r1, [r7, #0]
 800488e:	f7ff fa84 	bl	8003d9a <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8004892:	bf00      	nop
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	4618      	mov	r0, r3
 800489a:	f7ff fd46 	bl	800432a <HAL_SPI_GetState>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d1f7      	bne.n	8004894 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6818      	ldr	r0, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	889b      	ldrh	r3, [r3, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	4619      	mov	r1, r3
 80048b0:	f7fd fb42 	bl	8001f38 <HAL_GPIO_WritePin>
}
 80048b4:	bf00      	nop
 80048b6:	3710      	adds	r7, #16
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	603b      	str	r3, [r7, #0]
 80048c8:	4613      	mov	r3, r2
 80048ca:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6818      	ldr	r0, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	889b      	ldrh	r3, [r3, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	4619      	mov	r1, r3
 80048d8:	f7fd fb2e 	bl	8001f38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6998      	ldr	r0, [r3, #24]
 80048e0:	88fa      	ldrh	r2, [r7, #6]
 80048e2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	f7ff f914 	bl	8003b14 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80048ec:	bf00      	nop
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff fd19 	bl	800432a <HAL_SPI_GetState>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d1f7      	bne.n	80048ee <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6998      	ldr	r0, [r3, #24]
 8004902:	8b3a      	ldrh	r2, [r7, #24]
 8004904:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004908:	6839      	ldr	r1, [r7, #0]
 800490a:	f7ff f903 	bl	8003b14 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800490e:	bf00      	nop
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	4618      	mov	r0, r3
 8004916:	f7ff fd08 	bl	800432a <HAL_SPI_GetState>
 800491a:	4603      	mov	r3, r0
 800491c:	2b01      	cmp	r3, #1
 800491e:	d1f7      	bne.n	8004910 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	889b      	ldrh	r3, [r3, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	4619      	mov	r1, r3
 800492c:	f7fd fb04 	bl	8001f38 <HAL_GPIO_WritePin>
}
 8004930:	bf00      	nop
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	04db      	lsls	r3, r3, #19
 8004946:	115b      	asrs	r3, r3, #5
 8004948:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	0c1b      	lsrs	r3, r3, #16
 800494e:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8004950:	7afb      	ldrb	r3, [r7, #11]
 8004952:	461a      	mov	r2, r3
 8004954:	2106      	movs	r1, #6
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f8d2 	bl	8004b00 <LoRa_write>
	HAL_Delay(5);
 800495c:	2005      	movs	r0, #5
 800495e:	f7fd f835 	bl	80019cc <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	0a1b      	lsrs	r3, r3, #8
 8004966:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8004968:	7afb      	ldrb	r3, [r7, #11]
 800496a:	461a      	mov	r2, r3
 800496c:	2107      	movs	r1, #7
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f8c6 	bl	8004b00 <LoRa_write>
	HAL_Delay(5);
 8004974:	2005      	movs	r0, #5
 8004976:	f7fd f829 	bl	80019cc <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800497e:	7afb      	ldrb	r3, [r7, #11]
 8004980:	461a      	mov	r2, r3
 8004982:	2108      	movs	r1, #8
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f8bb 	bl	8004b00 <LoRa_write>
	HAL_Delay(5);
 800498a:	2005      	movs	r0, #5
 800498c:	f7fd f81e 	bl	80019cc <HAL_Delay>
}
 8004990:	bf00      	nop
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	2b0c      	cmp	r3, #12
 80049a6:	dd01      	ble.n	80049ac <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80049a8:	230c      	movs	r3, #12
 80049aa:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	2b06      	cmp	r3, #6
 80049b0:	dc01      	bgt.n	80049b6 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80049b2:	2307      	movs	r3, #7
 80049b4:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80049b6:	211e      	movs	r1, #30
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 f887 	bl	8004acc <LoRa_read>
 80049be:	4603      	mov	r3, r0
 80049c0:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80049c2:	200a      	movs	r0, #10
 80049c4:	f7fd f802 	bl	80019cc <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	7bfb      	ldrb	r3, [r7, #15]
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	4413      	add	r3, r2
 80049da:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80049dc:	7bbb      	ldrb	r3, [r7, #14]
 80049de:	461a      	mov	r2, r3
 80049e0:	211e      	movs	r1, #30
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f88c 	bl	8004b00 <LoRa_write>
	HAL_Delay(10);
 80049e8:	200a      	movs	r0, #10
 80049ea:	f7fc ffef 	bl	80019cc <HAL_Delay>
}
 80049ee:	bf00      	nop
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b082      	sub	sp, #8
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
 80049fe:	460b      	mov	r3, r1
 8004a00:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8004a02:	78fb      	ldrb	r3, [r7, #3]
 8004a04:	461a      	mov	r2, r3
 8004a06:	2109      	movs	r1, #9
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 f879 	bl	8004b00 <LoRa_write>
	HAL_Delay(10);
 8004a0e:	200a      	movs	r0, #10
 8004a10:	f7fc ffdc 	bl	80019cc <HAL_Delay>
}
 8004a14:	bf00      	nop
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8004a2c:	78fb      	ldrb	r3, [r7, #3]
 8004a2e:	2b2c      	cmp	r3, #44	; 0x2c
 8004a30:	d801      	bhi.n	8004a36 <LoRa_setOCP+0x1a>
		current = 45;
 8004a32:	232d      	movs	r3, #45	; 0x2d
 8004a34:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8004a36:	78fb      	ldrb	r3, [r7, #3]
 8004a38:	2bf0      	cmp	r3, #240	; 0xf0
 8004a3a:	d901      	bls.n	8004a40 <LoRa_setOCP+0x24>
		current = 240;
 8004a3c:	23f0      	movs	r3, #240	; 0xf0
 8004a3e:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8004a40:	78fb      	ldrb	r3, [r7, #3]
 8004a42:	2b78      	cmp	r3, #120	; 0x78
 8004a44:	d809      	bhi.n	8004a5a <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8004a46:	78fb      	ldrb	r3, [r7, #3]
 8004a48:	3b2d      	subs	r3, #45	; 0x2d
 8004a4a:	4a12      	ldr	r2, [pc, #72]	; (8004a94 <LoRa_setOCP+0x78>)
 8004a4c:	fb82 1203 	smull	r1, r2, r2, r3
 8004a50:	1052      	asrs	r2, r2, #1
 8004a52:	17db      	asrs	r3, r3, #31
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	73fb      	strb	r3, [r7, #15]
 8004a58:	e00b      	b.n	8004a72 <LoRa_setOCP+0x56>
	else if(current <= 240)
 8004a5a:	78fb      	ldrb	r3, [r7, #3]
 8004a5c:	2bf0      	cmp	r3, #240	; 0xf0
 8004a5e:	d808      	bhi.n	8004a72 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8004a60:	78fb      	ldrb	r3, [r7, #3]
 8004a62:	331e      	adds	r3, #30
 8004a64:	4a0b      	ldr	r2, [pc, #44]	; (8004a94 <LoRa_setOCP+0x78>)
 8004a66:	fb82 1203 	smull	r1, r2, r2, r3
 8004a6a:	1092      	asrs	r2, r2, #2
 8004a6c:	17db      	asrs	r3, r3, #31
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8004a72:	7bfb      	ldrb	r3, [r7, #15]
 8004a74:	3320      	adds	r3, #32
 8004a76:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	210b      	movs	r1, #11
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f83e 	bl	8004b00 <LoRa_write>
	HAL_Delay(10);
 8004a84:	200a      	movs	r0, #10
 8004a86:	f7fc ffa1 	bl	80019cc <HAL_Delay>
}
 8004a8a:	bf00      	nop
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	66666667 	.word	0x66666667

08004a98 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8004aa0:	211e      	movs	r1, #30
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f812 	bl	8004acc <LoRa_read>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8004aac:	7bfb      	ldrb	r3, [r7, #15]
 8004aae:	f043 0307 	orr.w	r3, r3, #7
 8004ab2:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, 0x70);
 8004ab4:	2270      	movs	r2, #112	; 0x70
 8004ab6:	211e      	movs	r1, #30
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f821 	bl	8004b00 <LoRa_write>
	HAL_Delay(10);
 8004abe:	200a      	movs	r0, #10
 8004ac0:	f7fc ff84 	bl	80019cc <HAL_Delay>
}
 8004ac4:	bf00      	nop
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af02      	add	r7, sp, #8
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8004ae2:	f107 030f 	add.w	r3, r7, #15
 8004ae6:	f107 010e 	add.w	r1, r7, #14
 8004aea:	2201      	movs	r2, #1
 8004aec:	9200      	str	r2, [sp, #0]
 8004aee:	2201      	movs	r2, #1
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f7ff fea5 	bl	8004840 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8004af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af02      	add	r7, sp, #8
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	460b      	mov	r3, r1
 8004b0a:	70fb      	strb	r3, [r7, #3]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8004b10:	78fb      	ldrb	r3, [r7, #3]
 8004b12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	73bb      	strb	r3, [r7, #14]
	data = value;
 8004b1a:	78bb      	ldrb	r3, [r7, #2]
 8004b1c:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8004b1e:	f107 030f 	add.w	r3, r7, #15
 8004b22:	f107 010e 	add.w	r1, r7, #14
 8004b26:	2201      	movs	r2, #1
 8004b28:	9200      	str	r2, [sp, #0]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f7ff fec5 	bl	80048bc <LoRa_writeReg>
	//HAL_Delay(5);
}
 8004b32:	bf00      	nop
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b086      	sub	sp, #24
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	607a      	str	r2, [r7, #4]
 8004b44:	461a      	mov	r2, r3
 8004b46:	460b      	mov	r3, r1
 8004b48:	72fb      	strb	r3, [r7, #11]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8004b4e:	7afb      	ldrb	r3, [r7, #11]
 8004b50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6818      	ldr	r0, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	889b      	ldrh	r3, [r3, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	4619      	mov	r1, r3
 8004b64:	f7fd f9e8 	bl	8001f38 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6998      	ldr	r0, [r3, #24]
 8004b6c:	f107 0117 	add.w	r1, r7, #23
 8004b70:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004b74:	2201      	movs	r2, #1
 8004b76:	f7fe ffcd 	bl	8003b14 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8004b7a:	bf00      	nop
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff fbd2 	bl	800432a <HAL_SPI_GetState>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d1f7      	bne.n	8004b7c <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6998      	ldr	r0, [r3, #24]
 8004b90:	7abb      	ldrb	r3, [r7, #10]
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	f7fe ffbb 	bl	8003b14 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8004b9e:	bf00      	nop
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7ff fbc0 	bl	800432a <HAL_SPI_GetState>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d1f7      	bne.n	8004ba0 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6818      	ldr	r0, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	889b      	ldrh	r3, [r3, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	4619      	mov	r1, r3
 8004bbc:	f7fd f9bc 	bl	8001f38 <HAL_GPIO_WritePin>
}
 8004bc0:	bf00      	nop
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]

	return 1;
 8004bd0:	2301      	movs	r3, #1
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr

08004bdc <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	4611      	mov	r1, r2
 8004be8:	461a      	mov	r2, r3
 8004bea:	460b      	mov	r3, r1
 8004bec:	71fb      	strb	r3, [r7, #7]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f7ff fdbf 	bl	800477e <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8004c00:	210e      	movs	r1, #14
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f7ff ff62 	bl	8004acc <LoRa_read>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoTxBaseAddr, 0x00);//
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	210e      	movs	r1, #14
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f7ff ff75 	bl	8004b00 <LoRa_write>
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8004c16:	7cfb      	ldrb	r3, [r7, #19]
 8004c18:	461a      	mov	r2, r3
 8004c1a:	210d      	movs	r1, #13
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f7ff ff6f 	bl	8004b00 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8004c22:	79fb      	ldrb	r3, [r7, #7]
 8004c24:	461a      	mov	r2, r3
 8004c26:	2122      	movs	r1, #34	; 0x22
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f7ff ff69 	bl	8004b00 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8004c2e:	79fb      	ldrb	r3, [r7, #7]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	2100      	movs	r1, #0
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f7ff ff80 	bl	8004b3a <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8004c3a:	2103      	movs	r1, #3
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	f7ff fd9e 	bl	800477e <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8004c42:	2112      	movs	r1, #18
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f7ff ff41 	bl	8004acc <LoRa_read>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8004c4e:	7cfb      	ldrb	r3, [r7, #19]
 8004c50:	f003 0308 	and.w	r3, r3, #8
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00a      	beq.n	8004c6e <LoRa_transmit+0x92>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8004c58:	22ff      	movs	r2, #255	; 0xff
 8004c5a:	2112      	movs	r1, #18
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f7ff ff4f 	bl	8004b00 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8004c62:	6979      	ldr	r1, [r7, #20]
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f7ff fd8a 	bl	800477e <LoRa_gotoMode>
			return 1;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e00f      	b.n	8004c8e <LoRa_transmit+0xb2>
		}
		else{
			if(--timeout==0){
 8004c6e:	88bb      	ldrh	r3, [r7, #4]
 8004c70:	3b01      	subs	r3, #1
 8004c72:	80bb      	strh	r3, [r7, #4]
 8004c74:	88bb      	ldrh	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d105      	bne.n	8004c86 <LoRa_transmit+0xaa>
				LoRa_gotoMode(_LoRa, mode);
 8004c7a:	6979      	ldr	r1, [r7, #20]
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f7ff fd7e 	bl	800477e <LoRa_gotoMode>
				return 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	e003      	b.n	8004c8e <LoRa_transmit+0xb2>
			}
		}
		HAL_Delay(1);
 8004c86:	2001      	movs	r0, #1
 8004c88:	f7fc fea0 	bl	80019cc <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8004c8c:	e7d9      	b.n	8004c42 <LoRa_transmit+0x66>
	}
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8004c96:	b590      	push	{r4, r7, lr}
 8004c98:	b089      	sub	sp, #36	; 0x24
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	60f8      	str	r0, [r7, #12]
 8004c9e:	60b9      	str	r1, [r7, #8]
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 8004ca8:	2300      	movs	r3, #0
 8004caa:	61bb      	str	r3, [r7, #24]
 8004cac:	e007      	b.n	8004cbe <LoRa_receive+0x28>
		data[i]=0;
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	dbf3      	blt.n	8004cae <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f7ff fd58 	bl	800477e <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 8004cce:	2112      	movs	r1, #18
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f7ff fefb 	bl	8004acc <LoRa_read>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 8004cda:	7cfb      	ldrb	r3, [r7, #19]
 8004cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d02f      	beq.n	8004d44 <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8004ce4:	22ff      	movs	r2, #255	; 0xff
 8004ce6:	2112      	movs	r1, #18
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f7ff ff09 	bl	8004b00 <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8004cee:	2113      	movs	r1, #19
 8004cf0:	68f8      	ldr	r0, [r7, #12]
 8004cf2:	f7ff feeb 	bl	8004acc <LoRa_read>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8004cfa:	2110      	movs	r1, #16
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f7ff fee5 	bl	8004acc <LoRa_read>
 8004d02:	4603      	mov	r3, r0
 8004d04:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8004d06:	7cfb      	ldrb	r3, [r7, #19]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	210d      	movs	r1, #13
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f7ff fef7 	bl	8004b00 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8004d12:	7cba      	ldrb	r2, [r7, #18]
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	4293      	cmp	r3, r2
 8004d18:	bf28      	it	cs
 8004d1a:	4613      	movcs	r3, r2
 8004d1c:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8004d1e:	2300      	movs	r3, #0
 8004d20:	617b      	str	r3, [r7, #20]
 8004d22:	e00b      	b.n	8004d3c <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	68ba      	ldr	r2, [r7, #8]
 8004d28:	18d4      	adds	r4, r2, r3
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f7ff fecd 	bl	8004acc <LoRa_read>
 8004d32:	4603      	mov	r3, r0
 8004d34:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	7ffb      	ldrb	r3, [r7, #31]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	dbef      	blt.n	8004d24 <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8004d44:	2105      	movs	r1, #5
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f7ff fd19 	bl	800477e <LoRa_gotoMode>
    return min;
 8004d4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3724      	adds	r7, #36	; 0x24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd90      	pop	{r4, r7, pc}

08004d56 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f7ff ff32 	bl	8004bc8 <LoRa_isvalid>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 8098 	beq.w	8004e9c <LoRa_init+0x146>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7ff fd05 	bl	800477e <LoRa_gotoMode>
			HAL_Delay(10);
 8004d74:	200a      	movs	r0, #10
 8004d76:	f7fc fe29 	bl	80019cc <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7ff fea5 	bl	8004acc <LoRa_read>
 8004d82:	4603      	mov	r3, r0
 8004d84:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8004d86:	200a      	movs	r0, #10
 8004d88:	f7fc fe20 	bl	80019cc <HAL_Delay>
			data = read | 0x80;
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d92:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8004d94:	7bbb      	ldrb	r3, [r7, #14]
 8004d96:	461a      	mov	r2, r3
 8004d98:	2101      	movs	r1, #1
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7ff feb0 	bl	8004b00 <LoRa_write>
			HAL_Delay(100);
 8004da0:	2064      	movs	r0, #100	; 0x64
 8004da2:	f7fc fe13 	bl	80019cc <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	4619      	mov	r1, r3
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f7ff fdc3 	bl	8004938 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004db8:	4619      	mov	r1, r3
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7ff fe1b 	bl	80049f6 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f7ff fe27 	bl	8004a1c <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8004dce:	2223      	movs	r2, #35	; 0x23
 8004dd0:	210c      	movs	r1, #12
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7ff fe94 	bl	8004b00 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f7ff fe5d 	bl	8004a98 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004de4:	4619      	mov	r1, r3
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7ff fdd6 	bl	8004998 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8004dec:	22ff      	movs	r2, #255	; 0xff
 8004dee:	211f      	movs	r1, #31
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7ff fe85 	bl	8004b00 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8004df6:	2300      	movs	r3, #0
 8004df8:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004e0a:	005b      	lsls	r3, r3, #1
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	4413      	add	r3, r2
 8004e10:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8004e12:	7bbb      	ldrb	r3, [r7, #14]
 8004e14:	461a      	mov	r2, r3
 8004e16:	211d      	movs	r1, #29
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff fe71 	bl	8004b00 <LoRa_write>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e22:	0a1b      	lsrs	r3, r3, #8
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	461a      	mov	r2, r3
 8004e2a:	2120      	movs	r1, #32
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f7ff fe67 	bl	8004b00 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	461a      	mov	r2, r3
 8004e3a:	2121      	movs	r1, #33	; 0x21
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f7ff fe5f 	bl	8004b00 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8004e42:	2140      	movs	r1, #64	; 0x40
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f7ff fe41 	bl	8004acc <LoRa_read>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8004e4e:	7bfb      	ldrb	r3, [r7, #15]
 8004e50:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8004e54:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8004e56:	7bbb      	ldrb	r3, [r7, #14]
 8004e58:	461a      	mov	r2, r3
 8004e5a:	2140      	movs	r1, #64	; 0x40
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff fe4f 	bl	8004b00 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8004e62:	2101      	movs	r1, #1
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7ff fc8a 	bl	800477e <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8004e70:	200a      	movs	r0, #10
 8004e72:	f7fc fdab 	bl	80019cc <HAL_Delay>

			//init register
			LoRa_write(_LoRa, RegFiFoTxBaseAddr, 0x00);//
 8004e76:	2200      	movs	r2, #0
 8004e78:	210e      	movs	r1, #14
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff fe40 	bl	8004b00 <LoRa_write>
			read = LoRa_read(_LoRa, RegVersion);
 8004e80:	2142      	movs	r1, #66	; 0x42
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7ff fe22 	bl	8004acc <LoRa_read>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
 8004e8e:	2b12      	cmp	r3, #18
 8004e90:	d101      	bne.n	8004e96 <LoRa_init+0x140>
				return LORA_OK;
 8004e92:	23c8      	movs	r3, #200	; 0xc8
 8004e94:	e004      	b.n	8004ea0 <LoRa_init+0x14a>
			else
				return LORA_NOT_FOUND;
 8004e96:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8004e9a:	e001      	b.n	8004ea0 <LoRa_init+0x14a>
	}
	else {
		return LORA_UNAVAILABLE;
 8004e9c:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af04      	add	r7, sp, #16
 8004eae:	4603      	mov	r3, r0
 8004eb0:	460a      	mov	r2, r1
 8004eb2:	71fb      	strb	r3, [r7, #7]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8004eb8:	4a0c      	ldr	r2, [pc, #48]	; (8004eec <writeReg+0x44>)
 8004eba:	79bb      	ldrb	r3, [r7, #6]
 8004ebc:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8004ebe:	4b0c      	ldr	r3, [pc, #48]	; (8004ef0 <writeReg+0x48>)
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	b299      	uxth	r1, r3
 8004ec4:	79fb      	ldrb	r3, [r7, #7]
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	2364      	movs	r3, #100	; 0x64
 8004eca:	9302      	str	r3, [sp, #8]
 8004ecc:	2301      	movs	r3, #1
 8004ece:	9301      	str	r3, [sp, #4]
 8004ed0:	4b06      	ldr	r3, [pc, #24]	; (8004eec <writeReg+0x44>)
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	4807      	ldr	r0, [pc, #28]	; (8004ef4 <writeReg+0x4c>)
 8004ed8:	f7fd f9bc 	bl	8002254 <HAL_I2C_Mem_Write>
 8004edc:	4603      	mov	r3, r0
 8004ede:	461a      	mov	r2, r3
 8004ee0:	4b05      	ldr	r3, [pc, #20]	; (8004ef8 <writeReg+0x50>)
 8004ee2:	701a      	strb	r2, [r3, #0]
}
 8004ee4:	bf00      	nop
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	20000360 	.word	0x20000360
 8004ef0:	20000009 	.word	0x20000009
 8004ef4:	2000030c 	.word	0x2000030c
 8004ef8:	20000364 	.word	0x20000364

08004efc <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af04      	add	r7, sp, #16
 8004f02:	4603      	mov	r3, r0
 8004f04:	460a      	mov	r2, r1
 8004f06:	71fb      	strb	r3, [r7, #7]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	80bb      	strh	r3, [r7, #4]
 8004f0c:	88ba      	ldrh	r2, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8004f0e:	4b0c      	ldr	r3, [pc, #48]	; (8004f40 <writeReg16Bit+0x44>)
 8004f10:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8004f12:	4b0c      	ldr	r3, [pc, #48]	; (8004f44 <writeReg16Bit+0x48>)
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	b299      	uxth	r1, r3
 8004f18:	79fb      	ldrb	r3, [r7, #7]
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	2364      	movs	r3, #100	; 0x64
 8004f1e:	9302      	str	r3, [sp, #8]
 8004f20:	2302      	movs	r3, #2
 8004f22:	9301      	str	r3, [sp, #4]
 8004f24:	4b06      	ldr	r3, [pc, #24]	; (8004f40 <writeReg16Bit+0x44>)
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	2301      	movs	r3, #1
 8004f2a:	4807      	ldr	r0, [pc, #28]	; (8004f48 <writeReg16Bit+0x4c>)
 8004f2c:	f7fd f992 	bl	8002254 <HAL_I2C_Mem_Write>
 8004f30:	4603      	mov	r3, r0
 8004f32:	461a      	mov	r2, r3
 8004f34:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <writeReg16Bit+0x50>)
 8004f36:	701a      	strb	r2, [r3, #0]
}
 8004f38:	bf00      	nop
 8004f3a:	3708      	adds	r7, #8
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	20000360 	.word	0x20000360
 8004f44:	20000009 	.word	0x20000009
 8004f48:	2000030c 	.word	0x2000030c
 8004f4c:	20000364 	.word	0x20000364

08004f50 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af04      	add	r7, sp, #16
 8004f56:	4603      	mov	r3, r0
 8004f58:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8004f5a:	4b0f      	ldr	r3, [pc, #60]	; (8004f98 <readReg+0x48>)
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	f043 0301 	orr.w	r3, r3, #1
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	b299      	uxth	r1, r3
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	2364      	movs	r3, #100	; 0x64
 8004f6c:	9302      	str	r3, [sp, #8]
 8004f6e:	2301      	movs	r3, #1
 8004f70:	9301      	str	r3, [sp, #4]
 8004f72:	4b0a      	ldr	r3, [pc, #40]	; (8004f9c <readReg+0x4c>)
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	2301      	movs	r3, #1
 8004f78:	4809      	ldr	r0, [pc, #36]	; (8004fa0 <readReg+0x50>)
 8004f7a:	f7fd fa65 	bl	8002448 <HAL_I2C_Mem_Read>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	461a      	mov	r2, r3
 8004f82:	4b08      	ldr	r3, [pc, #32]	; (8004fa4 <readReg+0x54>)
 8004f84:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8004f86:	4b05      	ldr	r3, [pc, #20]	; (8004f9c <readReg+0x4c>)
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	73fb      	strb	r3, [r7, #15]

  return value;
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000009 	.word	0x20000009
 8004f9c:	20000360 	.word	0x20000360
 8004fa0:	2000030c 	.word	0x2000030c
 8004fa4:	20000364 	.word	0x20000364

08004fa8 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b088      	sub	sp, #32
 8004fac:	af04      	add	r7, sp, #16
 8004fae:	4603      	mov	r3, r0
 8004fb0:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8004fb2:	4b0f      	ldr	r3, [pc, #60]	; (8004ff0 <readReg16Bit+0x48>)
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	f043 0301 	orr.w	r3, r3, #1
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	b299      	uxth	r1, r3
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	2364      	movs	r3, #100	; 0x64
 8004fc4:	9302      	str	r3, [sp, #8]
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	9301      	str	r3, [sp, #4]
 8004fca:	4b0a      	ldr	r3, [pc, #40]	; (8004ff4 <readReg16Bit+0x4c>)
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	2301      	movs	r3, #1
 8004fd0:	4809      	ldr	r0, [pc, #36]	; (8004ff8 <readReg16Bit+0x50>)
 8004fd2:	f7fd fa39 	bl	8002448 <HAL_I2C_Mem_Read>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	461a      	mov	r2, r3
 8004fda:	4b08      	ldr	r3, [pc, #32]	; (8004ffc <readReg16Bit+0x54>)
 8004fdc:	701a      	strb	r2, [r3, #0]
 8004fde:	4b05      	ldr	r3, [pc, #20]	; (8004ff4 <readReg16Bit+0x4c>)
 8004fe0:	881b      	ldrh	r3, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8004fe2:	81fb      	strh	r3, [r7, #14]

  return value;
 8004fe4:	89fb      	ldrh	r3, [r7, #14]
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	20000009 	.word	0x20000009
 8004ff4:	20000360 	.word	0x20000360
 8004ff8:	2000030c 	.word	0x2000030c
 8004ffc:	20000364 	.word	0x20000364

08005000 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af04      	add	r7, sp, #16
 8005006:	4603      	mov	r3, r0
 8005008:	6039      	str	r1, [r7, #0]
 800500a:	71fb      	strb	r3, [r7, #7]
 800500c:	4613      	mov	r3, r2
 800500e:	71bb      	strb	r3, [r7, #6]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	461a      	mov	r2, r3

  memcpy(msgBuffer, src, 4);
 8005016:	4b0d      	ldr	r3, [pc, #52]	; (800504c <writeMulti+0x4c>)
 8005018:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <writeMulti+0x50>)
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	b299      	uxth	r1, r3
 8005020:	79fb      	ldrb	r3, [r7, #7]
 8005022:	b29a      	uxth	r2, r3
 8005024:	79bb      	ldrb	r3, [r7, #6]
 8005026:	b29b      	uxth	r3, r3
 8005028:	2064      	movs	r0, #100	; 0x64
 800502a:	9002      	str	r0, [sp, #8]
 800502c:	9301      	str	r3, [sp, #4]
 800502e:	4b07      	ldr	r3, [pc, #28]	; (800504c <writeMulti+0x4c>)
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	2301      	movs	r3, #1
 8005034:	4807      	ldr	r0, [pc, #28]	; (8005054 <writeMulti+0x54>)
 8005036:	f7fd f90d 	bl	8002254 <HAL_I2C_Mem_Write>
 800503a:	4603      	mov	r3, r0
 800503c:	461a      	mov	r2, r3
 800503e:	4b06      	ldr	r3, [pc, #24]	; (8005058 <writeMulti+0x58>)
 8005040:	701a      	strb	r2, [r3, #0]
}
 8005042:	bf00      	nop
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	20000360 	.word	0x20000360
 8005050:	20000009 	.word	0x20000009
 8005054:	2000030c 	.word	0x2000030c
 8005058:	20000364 	.word	0x20000364

0800505c <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af04      	add	r7, sp, #16
 8005062:	4603      	mov	r3, r0
 8005064:	6039      	str	r1, [r7, #0]
 8005066:	71fb      	strb	r3, [r7, #7]
 8005068:	4613      	mov	r3, r2
 800506a:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <readMulti+0x48>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	f043 0301 	orr.w	r3, r3, #1
 8005074:	b2db      	uxtb	r3, r3
 8005076:	b299      	uxth	r1, r3
 8005078:	79fb      	ldrb	r3, [r7, #7]
 800507a:	b29a      	uxth	r2, r3
 800507c:	79bb      	ldrb	r3, [r7, #6]
 800507e:	b29b      	uxth	r3, r3
 8005080:	2064      	movs	r0, #100	; 0x64
 8005082:	9002      	str	r0, [sp, #8]
 8005084:	9301      	str	r3, [sp, #4]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	2301      	movs	r3, #1
 800508c:	4806      	ldr	r0, [pc, #24]	; (80050a8 <readMulti+0x4c>)
 800508e:	f7fd f9db 	bl	8002448 <HAL_I2C_Mem_Read>
 8005092:	4603      	mov	r3, r0
 8005094:	461a      	mov	r2, r3
 8005096:	4b05      	ldr	r3, [pc, #20]	; (80050ac <readMulti+0x50>)
 8005098:	701a      	strb	r2, [r3, #0]
}
 800509a:	bf00      	nop
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	20000009 	.word	0x20000009
 80050a8:	2000030c 	.word	0x2000030c
 80050ac:	20000364 	.word	0x20000364

080050b0 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	4603      	mov	r3, r0
 80050b8:	6039      	str	r1, [r7, #0]
 80050ba:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 80050bc:	2254      	movs	r2, #84	; 0x54
 80050be:	6839      	ldr	r1, [r7, #0]
 80050c0:	4854      	ldr	r0, [pc, #336]	; (8005214 <initVL53L0X+0x164>)
 80050c2:	f001 fa35 	bl	8006530 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 80050c6:	4b54      	ldr	r3, [pc, #336]	; (8005218 <initVL53L0X+0x168>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 80050cc:	4b52      	ldr	r3, [pc, #328]	; (8005218 <initVL53L0X+0x168>)
 80050ce:	2200      	movs	r2, #0
 80050d0:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 80050d2:	4b51      	ldr	r3, [pc, #324]	; (8005218 <initVL53L0X+0x168>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 80050d8:	4b4f      	ldr	r3, [pc, #316]	; (8005218 <initVL53L0X+0x168>)
 80050da:	2200      	movs	r2, #0
 80050dc:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 80050de:	79fb      	ldrb	r3, [r7, #7]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 80050e4:	2089      	movs	r0, #137	; 0x89
 80050e6:	f7ff ff33 	bl	8004f50 <readReg>
 80050ea:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	4619      	mov	r1, r3
 80050f4:	2089      	movs	r0, #137	; 0x89
 80050f6:	f7ff fed7 	bl	8004ea8 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 80050fa:	2100      	movs	r1, #0
 80050fc:	2088      	movs	r0, #136	; 0x88
 80050fe:	f7ff fed3 	bl	8004ea8 <writeReg>

  writeReg(0x80, 0x01);
 8005102:	2101      	movs	r1, #1
 8005104:	2080      	movs	r0, #128	; 0x80
 8005106:	f7ff fecf 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x01);
 800510a:	2101      	movs	r1, #1
 800510c:	20ff      	movs	r0, #255	; 0xff
 800510e:	f7ff fecb 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x00);
 8005112:	2100      	movs	r1, #0
 8005114:	2000      	movs	r0, #0
 8005116:	f7ff fec7 	bl	8004ea8 <writeReg>
  g_stopVariable = readReg(0x91);
 800511a:	2091      	movs	r0, #145	; 0x91
 800511c:	f7ff ff18 	bl	8004f50 <readReg>
 8005120:	4603      	mov	r3, r0
 8005122:	461a      	mov	r2, r3
 8005124:	4b3d      	ldr	r3, [pc, #244]	; (800521c <initVL53L0X+0x16c>)
 8005126:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8005128:	2101      	movs	r1, #1
 800512a:	2000      	movs	r0, #0
 800512c:	f7ff febc 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x00);
 8005130:	2100      	movs	r1, #0
 8005132:	20ff      	movs	r0, #255	; 0xff
 8005134:	f7ff feb8 	bl	8004ea8 <writeReg>
  writeReg(0x80, 0x00);
 8005138:	2100      	movs	r1, #0
 800513a:	2080      	movs	r0, #128	; 0x80
 800513c:	f7ff feb4 	bl	8004ea8 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8005140:	2060      	movs	r0, #96	; 0x60
 8005142:	f7ff ff05 	bl	8004f50 <readReg>
 8005146:	4603      	mov	r3, r0
 8005148:	f043 0312 	orr.w	r3, r3, #18
 800514c:	b2db      	uxtb	r3, r3
 800514e:	4619      	mov	r1, r3
 8005150:	2060      	movs	r0, #96	; 0x60
 8005152:	f7ff fea9 	bl	8004ea8 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8005156:	f04f 507a 	mov.w	r0, #1048576000	; 0x3e800000
 800515a:	f000 fa09 	bl	8005570 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800515e:	21ff      	movs	r1, #255	; 0xff
 8005160:	2001      	movs	r0, #1
 8005162:	f7ff fea1 	bl	8004ea8 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8005166:	f107 0213 	add.w	r2, r7, #19
 800516a:	f107 0314 	add.w	r3, r7, #20
 800516e:	4611      	mov	r1, r2
 8005170:	4618      	mov	r0, r3
 8005172:	f000 fd6d 	bl	8005c50 <getSpadInfo>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <initVL53L0X+0xd0>
 800517c:	2300      	movs	r3, #0
 800517e:	e1ee      	b.n	800555e <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8005180:	f107 030c 	add.w	r3, r7, #12
 8005184:	2206      	movs	r2, #6
 8005186:	4619      	mov	r1, r3
 8005188:	20b0      	movs	r0, #176	; 0xb0
 800518a:	f7ff ff67 	bl	800505c <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 800518e:	2101      	movs	r1, #1
 8005190:	20ff      	movs	r0, #255	; 0xff
 8005192:	f7ff fe89 	bl	8004ea8 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8005196:	2100      	movs	r1, #0
 8005198:	204f      	movs	r0, #79	; 0x4f
 800519a:	f7ff fe85 	bl	8004ea8 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800519e:	212c      	movs	r1, #44	; 0x2c
 80051a0:	204e      	movs	r0, #78	; 0x4e
 80051a2:	f7ff fe81 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x00);
 80051a6:	2100      	movs	r1, #0
 80051a8:	20ff      	movs	r0, #255	; 0xff
 80051aa:	f7ff fe7d 	bl	8004ea8 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 80051ae:	21b4      	movs	r1, #180	; 0xb4
 80051b0:	20b6      	movs	r0, #182	; 0xb6
 80051b2:	f7ff fe79 	bl	8004ea8 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 80051b6:	7cfb      	ldrb	r3, [r7, #19]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <initVL53L0X+0x110>
 80051bc:	230c      	movs	r3, #12
 80051be:	e000      	b.n	80051c2 <initVL53L0X+0x112>
 80051c0:	2300      	movs	r3, #0
 80051c2:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 80051c4:	2300      	movs	r3, #0
 80051c6:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 80051c8:	2300      	movs	r3, #0
 80051ca:	75bb      	strb	r3, [r7, #22]
 80051cc:	e03f      	b.n	800524e <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 80051ce:	7dba      	ldrb	r2, [r7, #22]
 80051d0:	7d7b      	ldrb	r3, [r7, #21]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d303      	bcc.n	80051de <initVL53L0X+0x12e>
 80051d6:	7d3b      	ldrb	r3, [r7, #20]
 80051d8:	7dfa      	ldrb	r2, [r7, #23]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d120      	bne.n	8005220 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80051de:	7dbb      	ldrb	r3, [r7, #22]
 80051e0:	08db      	lsrs	r3, r3, #3
 80051e2:	b2d8      	uxtb	r0, r3
 80051e4:	4603      	mov	r3, r0
 80051e6:	3318      	adds	r3, #24
 80051e8:	443b      	add	r3, r7
 80051ea:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80051ee:	b25a      	sxtb	r2, r3
 80051f0:	7dbb      	ldrb	r3, [r7, #22]
 80051f2:	f003 0307 	and.w	r3, r3, #7
 80051f6:	2101      	movs	r1, #1
 80051f8:	fa01 f303 	lsl.w	r3, r1, r3
 80051fc:	b25b      	sxtb	r3, r3
 80051fe:	43db      	mvns	r3, r3
 8005200:	b25b      	sxtb	r3, r3
 8005202:	4013      	ands	r3, r2
 8005204:	b25a      	sxtb	r2, r3
 8005206:	4603      	mov	r3, r0
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	3318      	adds	r3, #24
 800520c:	443b      	add	r3, r7
 800520e:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8005212:	e019      	b.n	8005248 <initVL53L0X+0x198>
 8005214:	2000030c 	.word	0x2000030c
 8005218:	20000360 	.word	0x20000360
 800521c:	20000306 	.word	0x20000306
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8005220:	7dbb      	ldrb	r3, [r7, #22]
 8005222:	08db      	lsrs	r3, r3, #3
 8005224:	b2db      	uxtb	r3, r3
 8005226:	3318      	adds	r3, #24
 8005228:	443b      	add	r3, r7
 800522a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800522e:	461a      	mov	r2, r3
 8005230:	7dbb      	ldrb	r3, [r7, #22]
 8005232:	f003 0307 	and.w	r3, r3, #7
 8005236:	fa42 f303 	asr.w	r3, r2, r3
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <initVL53L0X+0x198>
    {
      spads_enabled++;
 8005242:	7dfb      	ldrb	r3, [r7, #23]
 8005244:	3301      	adds	r3, #1
 8005246:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8005248:	7dbb      	ldrb	r3, [r7, #22]
 800524a:	3301      	adds	r3, #1
 800524c:	75bb      	strb	r3, [r7, #22]
 800524e:	7dbb      	ldrb	r3, [r7, #22]
 8005250:	2b2f      	cmp	r3, #47	; 0x2f
 8005252:	d9bc      	bls.n	80051ce <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8005254:	f107 030c 	add.w	r3, r7, #12
 8005258:	2206      	movs	r2, #6
 800525a:	4619      	mov	r1, r3
 800525c:	20b0      	movs	r0, #176	; 0xb0
 800525e:	f7ff fecf 	bl	8005000 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8005262:	2101      	movs	r1, #1
 8005264:	20ff      	movs	r0, #255	; 0xff
 8005266:	f7ff fe1f 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x00);
 800526a:	2100      	movs	r1, #0
 800526c:	2000      	movs	r0, #0
 800526e:	f7ff fe1b 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 8005272:	2100      	movs	r1, #0
 8005274:	20ff      	movs	r0, #255	; 0xff
 8005276:	f7ff fe17 	bl	8004ea8 <writeReg>
  writeReg(0x09, 0x00);
 800527a:	2100      	movs	r1, #0
 800527c:	2009      	movs	r0, #9
 800527e:	f7ff fe13 	bl	8004ea8 <writeReg>
  writeReg(0x10, 0x00);
 8005282:	2100      	movs	r1, #0
 8005284:	2010      	movs	r0, #16
 8005286:	f7ff fe0f 	bl	8004ea8 <writeReg>
  writeReg(0x11, 0x00);
 800528a:	2100      	movs	r1, #0
 800528c:	2011      	movs	r0, #17
 800528e:	f7ff fe0b 	bl	8004ea8 <writeReg>

  writeReg(0x24, 0x01);
 8005292:	2101      	movs	r1, #1
 8005294:	2024      	movs	r0, #36	; 0x24
 8005296:	f7ff fe07 	bl	8004ea8 <writeReg>
  writeReg(0x25, 0xFF);
 800529a:	21ff      	movs	r1, #255	; 0xff
 800529c:	2025      	movs	r0, #37	; 0x25
 800529e:	f7ff fe03 	bl	8004ea8 <writeReg>
  writeReg(0x75, 0x00);
 80052a2:	2100      	movs	r1, #0
 80052a4:	2075      	movs	r0, #117	; 0x75
 80052a6:	f7ff fdff 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x01);
 80052aa:	2101      	movs	r1, #1
 80052ac:	20ff      	movs	r0, #255	; 0xff
 80052ae:	f7ff fdfb 	bl	8004ea8 <writeReg>
  writeReg(0x4E, 0x2C);
 80052b2:	212c      	movs	r1, #44	; 0x2c
 80052b4:	204e      	movs	r0, #78	; 0x4e
 80052b6:	f7ff fdf7 	bl	8004ea8 <writeReg>
  writeReg(0x48, 0x00);
 80052ba:	2100      	movs	r1, #0
 80052bc:	2048      	movs	r0, #72	; 0x48
 80052be:	f7ff fdf3 	bl	8004ea8 <writeReg>
  writeReg(0x30, 0x20);
 80052c2:	2120      	movs	r1, #32
 80052c4:	2030      	movs	r0, #48	; 0x30
 80052c6:	f7ff fdef 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 80052ca:	2100      	movs	r1, #0
 80052cc:	20ff      	movs	r0, #255	; 0xff
 80052ce:	f7ff fdeb 	bl	8004ea8 <writeReg>
  writeReg(0x30, 0x09);
 80052d2:	2109      	movs	r1, #9
 80052d4:	2030      	movs	r0, #48	; 0x30
 80052d6:	f7ff fde7 	bl	8004ea8 <writeReg>
  writeReg(0x54, 0x00);
 80052da:	2100      	movs	r1, #0
 80052dc:	2054      	movs	r0, #84	; 0x54
 80052de:	f7ff fde3 	bl	8004ea8 <writeReg>
  writeReg(0x31, 0x04);
 80052e2:	2104      	movs	r1, #4
 80052e4:	2031      	movs	r0, #49	; 0x31
 80052e6:	f7ff fddf 	bl	8004ea8 <writeReg>
  writeReg(0x32, 0x03);
 80052ea:	2103      	movs	r1, #3
 80052ec:	2032      	movs	r0, #50	; 0x32
 80052ee:	f7ff fddb 	bl	8004ea8 <writeReg>
  writeReg(0x40, 0x83);
 80052f2:	2183      	movs	r1, #131	; 0x83
 80052f4:	2040      	movs	r0, #64	; 0x40
 80052f6:	f7ff fdd7 	bl	8004ea8 <writeReg>
  writeReg(0x46, 0x25);
 80052fa:	2125      	movs	r1, #37	; 0x25
 80052fc:	2046      	movs	r0, #70	; 0x46
 80052fe:	f7ff fdd3 	bl	8004ea8 <writeReg>
  writeReg(0x60, 0x00);
 8005302:	2100      	movs	r1, #0
 8005304:	2060      	movs	r0, #96	; 0x60
 8005306:	f7ff fdcf 	bl	8004ea8 <writeReg>
  writeReg(0x27, 0x00);
 800530a:	2100      	movs	r1, #0
 800530c:	2027      	movs	r0, #39	; 0x27
 800530e:	f7ff fdcb 	bl	8004ea8 <writeReg>
  writeReg(0x50, 0x06);
 8005312:	2106      	movs	r1, #6
 8005314:	2050      	movs	r0, #80	; 0x50
 8005316:	f7ff fdc7 	bl	8004ea8 <writeReg>
  writeReg(0x51, 0x00);
 800531a:	2100      	movs	r1, #0
 800531c:	2051      	movs	r0, #81	; 0x51
 800531e:	f7ff fdc3 	bl	8004ea8 <writeReg>
  writeReg(0x52, 0x96);
 8005322:	2196      	movs	r1, #150	; 0x96
 8005324:	2052      	movs	r0, #82	; 0x52
 8005326:	f7ff fdbf 	bl	8004ea8 <writeReg>
  writeReg(0x56, 0x08);
 800532a:	2108      	movs	r1, #8
 800532c:	2056      	movs	r0, #86	; 0x56
 800532e:	f7ff fdbb 	bl	8004ea8 <writeReg>
  writeReg(0x57, 0x30);
 8005332:	2130      	movs	r1, #48	; 0x30
 8005334:	2057      	movs	r0, #87	; 0x57
 8005336:	f7ff fdb7 	bl	8004ea8 <writeReg>
  writeReg(0x61, 0x00);
 800533a:	2100      	movs	r1, #0
 800533c:	2061      	movs	r0, #97	; 0x61
 800533e:	f7ff fdb3 	bl	8004ea8 <writeReg>
  writeReg(0x62, 0x00);
 8005342:	2100      	movs	r1, #0
 8005344:	2062      	movs	r0, #98	; 0x62
 8005346:	f7ff fdaf 	bl	8004ea8 <writeReg>
  writeReg(0x64, 0x00);
 800534a:	2100      	movs	r1, #0
 800534c:	2064      	movs	r0, #100	; 0x64
 800534e:	f7ff fdab 	bl	8004ea8 <writeReg>
  writeReg(0x65, 0x00);
 8005352:	2100      	movs	r1, #0
 8005354:	2065      	movs	r0, #101	; 0x65
 8005356:	f7ff fda7 	bl	8004ea8 <writeReg>
  writeReg(0x66, 0xA0);
 800535a:	21a0      	movs	r1, #160	; 0xa0
 800535c:	2066      	movs	r0, #102	; 0x66
 800535e:	f7ff fda3 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x01);
 8005362:	2101      	movs	r1, #1
 8005364:	20ff      	movs	r0, #255	; 0xff
 8005366:	f7ff fd9f 	bl	8004ea8 <writeReg>
  writeReg(0x22, 0x32);
 800536a:	2132      	movs	r1, #50	; 0x32
 800536c:	2022      	movs	r0, #34	; 0x22
 800536e:	f7ff fd9b 	bl	8004ea8 <writeReg>
  writeReg(0x47, 0x14);
 8005372:	2114      	movs	r1, #20
 8005374:	2047      	movs	r0, #71	; 0x47
 8005376:	f7ff fd97 	bl	8004ea8 <writeReg>
  writeReg(0x49, 0xFF);
 800537a:	21ff      	movs	r1, #255	; 0xff
 800537c:	2049      	movs	r0, #73	; 0x49
 800537e:	f7ff fd93 	bl	8004ea8 <writeReg>
  writeReg(0x4A, 0x00);
 8005382:	2100      	movs	r1, #0
 8005384:	204a      	movs	r0, #74	; 0x4a
 8005386:	f7ff fd8f 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 800538a:	2100      	movs	r1, #0
 800538c:	20ff      	movs	r0, #255	; 0xff
 800538e:	f7ff fd8b 	bl	8004ea8 <writeReg>
  writeReg(0x7A, 0x0A);
 8005392:	210a      	movs	r1, #10
 8005394:	207a      	movs	r0, #122	; 0x7a
 8005396:	f7ff fd87 	bl	8004ea8 <writeReg>
  writeReg(0x7B, 0x00);
 800539a:	2100      	movs	r1, #0
 800539c:	207b      	movs	r0, #123	; 0x7b
 800539e:	f7ff fd83 	bl	8004ea8 <writeReg>
  writeReg(0x78, 0x21);
 80053a2:	2121      	movs	r1, #33	; 0x21
 80053a4:	2078      	movs	r0, #120	; 0x78
 80053a6:	f7ff fd7f 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x01);
 80053aa:	2101      	movs	r1, #1
 80053ac:	20ff      	movs	r0, #255	; 0xff
 80053ae:	f7ff fd7b 	bl	8004ea8 <writeReg>
  writeReg(0x23, 0x34);
 80053b2:	2134      	movs	r1, #52	; 0x34
 80053b4:	2023      	movs	r0, #35	; 0x23
 80053b6:	f7ff fd77 	bl	8004ea8 <writeReg>
  writeReg(0x42, 0x00);
 80053ba:	2100      	movs	r1, #0
 80053bc:	2042      	movs	r0, #66	; 0x42
 80053be:	f7ff fd73 	bl	8004ea8 <writeReg>
  writeReg(0x44, 0xFF);
 80053c2:	21ff      	movs	r1, #255	; 0xff
 80053c4:	2044      	movs	r0, #68	; 0x44
 80053c6:	f7ff fd6f 	bl	8004ea8 <writeReg>
  writeReg(0x45, 0x26);
 80053ca:	2126      	movs	r1, #38	; 0x26
 80053cc:	2045      	movs	r0, #69	; 0x45
 80053ce:	f7ff fd6b 	bl	8004ea8 <writeReg>
  writeReg(0x46, 0x05);
 80053d2:	2105      	movs	r1, #5
 80053d4:	2046      	movs	r0, #70	; 0x46
 80053d6:	f7ff fd67 	bl	8004ea8 <writeReg>
  writeReg(0x40, 0x40);
 80053da:	2140      	movs	r1, #64	; 0x40
 80053dc:	2040      	movs	r0, #64	; 0x40
 80053de:	f7ff fd63 	bl	8004ea8 <writeReg>
  writeReg(0x0E, 0x06);
 80053e2:	2106      	movs	r1, #6
 80053e4:	200e      	movs	r0, #14
 80053e6:	f7ff fd5f 	bl	8004ea8 <writeReg>
  writeReg(0x20, 0x1A);
 80053ea:	211a      	movs	r1, #26
 80053ec:	2020      	movs	r0, #32
 80053ee:	f7ff fd5b 	bl	8004ea8 <writeReg>
  writeReg(0x43, 0x40);
 80053f2:	2140      	movs	r1, #64	; 0x40
 80053f4:	2043      	movs	r0, #67	; 0x43
 80053f6:	f7ff fd57 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 80053fa:	2100      	movs	r1, #0
 80053fc:	20ff      	movs	r0, #255	; 0xff
 80053fe:	f7ff fd53 	bl	8004ea8 <writeReg>
  writeReg(0x34, 0x03);
 8005402:	2103      	movs	r1, #3
 8005404:	2034      	movs	r0, #52	; 0x34
 8005406:	f7ff fd4f 	bl	8004ea8 <writeReg>
  writeReg(0x35, 0x44);
 800540a:	2144      	movs	r1, #68	; 0x44
 800540c:	2035      	movs	r0, #53	; 0x35
 800540e:	f7ff fd4b 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x01);
 8005412:	2101      	movs	r1, #1
 8005414:	20ff      	movs	r0, #255	; 0xff
 8005416:	f7ff fd47 	bl	8004ea8 <writeReg>
  writeReg(0x31, 0x04);
 800541a:	2104      	movs	r1, #4
 800541c:	2031      	movs	r0, #49	; 0x31
 800541e:	f7ff fd43 	bl	8004ea8 <writeReg>
  writeReg(0x4B, 0x09);
 8005422:	2109      	movs	r1, #9
 8005424:	204b      	movs	r0, #75	; 0x4b
 8005426:	f7ff fd3f 	bl	8004ea8 <writeReg>
  writeReg(0x4C, 0x05);
 800542a:	2105      	movs	r1, #5
 800542c:	204c      	movs	r0, #76	; 0x4c
 800542e:	f7ff fd3b 	bl	8004ea8 <writeReg>
  writeReg(0x4D, 0x04);
 8005432:	2104      	movs	r1, #4
 8005434:	204d      	movs	r0, #77	; 0x4d
 8005436:	f7ff fd37 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 800543a:	2100      	movs	r1, #0
 800543c:	20ff      	movs	r0, #255	; 0xff
 800543e:	f7ff fd33 	bl	8004ea8 <writeReg>
  writeReg(0x44, 0x00);
 8005442:	2100      	movs	r1, #0
 8005444:	2044      	movs	r0, #68	; 0x44
 8005446:	f7ff fd2f 	bl	8004ea8 <writeReg>
  writeReg(0x45, 0x20);
 800544a:	2120      	movs	r1, #32
 800544c:	2045      	movs	r0, #69	; 0x45
 800544e:	f7ff fd2b 	bl	8004ea8 <writeReg>
  writeReg(0x47, 0x08);
 8005452:	2108      	movs	r1, #8
 8005454:	2047      	movs	r0, #71	; 0x47
 8005456:	f7ff fd27 	bl	8004ea8 <writeReg>
  writeReg(0x48, 0x28);
 800545a:	2128      	movs	r1, #40	; 0x28
 800545c:	2048      	movs	r0, #72	; 0x48
 800545e:	f7ff fd23 	bl	8004ea8 <writeReg>
  writeReg(0x67, 0x00);
 8005462:	2100      	movs	r1, #0
 8005464:	2067      	movs	r0, #103	; 0x67
 8005466:	f7ff fd1f 	bl	8004ea8 <writeReg>
  writeReg(0x70, 0x04);
 800546a:	2104      	movs	r1, #4
 800546c:	2070      	movs	r0, #112	; 0x70
 800546e:	f7ff fd1b 	bl	8004ea8 <writeReg>
  writeReg(0x71, 0x01);
 8005472:	2101      	movs	r1, #1
 8005474:	2071      	movs	r0, #113	; 0x71
 8005476:	f7ff fd17 	bl	8004ea8 <writeReg>
  writeReg(0x72, 0xFE);
 800547a:	21fe      	movs	r1, #254	; 0xfe
 800547c:	2072      	movs	r0, #114	; 0x72
 800547e:	f7ff fd13 	bl	8004ea8 <writeReg>
  writeReg(0x76, 0x00);
 8005482:	2100      	movs	r1, #0
 8005484:	2076      	movs	r0, #118	; 0x76
 8005486:	f7ff fd0f 	bl	8004ea8 <writeReg>
  writeReg(0x77, 0x00);
 800548a:	2100      	movs	r1, #0
 800548c:	2077      	movs	r0, #119	; 0x77
 800548e:	f7ff fd0b 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x01);
 8005492:	2101      	movs	r1, #1
 8005494:	20ff      	movs	r0, #255	; 0xff
 8005496:	f7ff fd07 	bl	8004ea8 <writeReg>
  writeReg(0x0D, 0x01);
 800549a:	2101      	movs	r1, #1
 800549c:	200d      	movs	r0, #13
 800549e:	f7ff fd03 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 80054a2:	2100      	movs	r1, #0
 80054a4:	20ff      	movs	r0, #255	; 0xff
 80054a6:	f7ff fcff 	bl	8004ea8 <writeReg>
  writeReg(0x80, 0x01);
 80054aa:	2101      	movs	r1, #1
 80054ac:	2080      	movs	r0, #128	; 0x80
 80054ae:	f7ff fcfb 	bl	8004ea8 <writeReg>
  writeReg(0x01, 0xF8);
 80054b2:	21f8      	movs	r1, #248	; 0xf8
 80054b4:	2001      	movs	r0, #1
 80054b6:	f7ff fcf7 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x01);
 80054ba:	2101      	movs	r1, #1
 80054bc:	20ff      	movs	r0, #255	; 0xff
 80054be:	f7ff fcf3 	bl	8004ea8 <writeReg>
  writeReg(0x8E, 0x01);
 80054c2:	2101      	movs	r1, #1
 80054c4:	208e      	movs	r0, #142	; 0x8e
 80054c6:	f7ff fcef 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x01);
 80054ca:	2101      	movs	r1, #1
 80054cc:	2000      	movs	r0, #0
 80054ce:	f7ff fceb 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x00);
 80054d2:	2100      	movs	r1, #0
 80054d4:	20ff      	movs	r0, #255	; 0xff
 80054d6:	f7ff fce7 	bl	8004ea8 <writeReg>
  writeReg(0x80, 0x00);
 80054da:	2100      	movs	r1, #0
 80054dc:	2080      	movs	r0, #128	; 0x80
 80054de:	f7ff fce3 	bl	8004ea8 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 80054e2:	2104      	movs	r1, #4
 80054e4:	200a      	movs	r0, #10
 80054e6:	f7ff fcdf 	bl	8004ea8 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 80054ea:	2084      	movs	r0, #132	; 0x84
 80054ec:	f7ff fd30 	bl	8004f50 <readReg>
 80054f0:	4603      	mov	r3, r0
 80054f2:	f023 0310 	bic.w	r3, r3, #16
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	4619      	mov	r1, r3
 80054fa:	2084      	movs	r0, #132	; 0x84
 80054fc:	f7ff fcd4 	bl	8004ea8 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8005500:	2101      	movs	r1, #1
 8005502:	200b      	movs	r0, #11
 8005504:	f7ff fcd0 	bl	8004ea8 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8005508:	f000 f8fe 	bl	8005708 <getMeasurementTimingBudget>
 800550c:	4603      	mov	r3, r0
 800550e:	4a16      	ldr	r2, [pc, #88]	; (8005568 <initVL53L0X+0x4b8>)
 8005510:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8005512:	21e8      	movs	r1, #232	; 0xe8
 8005514:	2001      	movs	r0, #1
 8005516:	f7ff fcc7 	bl	8004ea8 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 800551a:	4b13      	ldr	r3, [pc, #76]	; (8005568 <initVL53L0X+0x4b8>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f000 f85a 	bl	80055d8 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005524:	2101      	movs	r1, #1
 8005526:	2001      	movs	r0, #1
 8005528:	f7ff fcbe 	bl	8004ea8 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 800552c:	2040      	movs	r0, #64	; 0x40
 800552e:	f000 fd47 	bl	8005fc0 <performSingleRefCalibration>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d101      	bne.n	800553c <initVL53L0X+0x48c>
 8005538:	2300      	movs	r3, #0
 800553a:	e010      	b.n	800555e <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 800553c:	2102      	movs	r1, #2
 800553e:	2001      	movs	r0, #1
 8005540:	f7ff fcb2 	bl	8004ea8 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8005544:	2000      	movs	r0, #0
 8005546:	f000 fd3b 	bl	8005fc0 <performSingleRefCalibration>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <initVL53L0X+0x4a4>
 8005550:	2300      	movs	r3, #0
 8005552:	e004      	b.n	800555e <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8005554:	21e8      	movs	r1, #232	; 0xe8
 8005556:	2001      	movs	r0, #1
 8005558:	f7ff fca6 	bl	8004ea8 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 800555c:	2301      	movs	r3, #1
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	20000308 	.word	0x20000308
 800556c:	00000000 	.word	0x00000000

08005570 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8005578:	f04f 0100 	mov.w	r1, #0
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7fb f9c9 	bl	8000914 <__aeabi_fcmplt>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10a      	bne.n	800559e <setSignalRateLimit+0x2e>
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f7fa ff45 	bl	8000418 <__aeabi_f2d>
 800558e:	a310      	add	r3, pc, #64	; (adr r3, 80055d0 <setSignalRateLimit+0x60>)
 8005590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005594:	f7fb f816 	bl	80005c4 <__aeabi_dcmpgt>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <setSignalRateLimit+0x32>
 800559e:	2300      	movs	r3, #0
 80055a0:	e00f      	b.n	80055c2 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 80055a2:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7fb f816 	bl	80005d8 <__aeabi_fmul>
 80055ac:	4603      	mov	r3, r0
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7fb f9d8 	bl	8000964 <__aeabi_f2uiz>
 80055b4:	4603      	mov	r3, r0
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	4619      	mov	r1, r3
 80055ba:	2044      	movs	r0, #68	; 0x44
 80055bc:	f7ff fc9e 	bl	8004efc <writeReg16Bit>
  return true;
 80055c0:	2301      	movs	r3, #1
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	f3af 8000 	nop.w
 80055d0:	0a3d70a4 	.word	0x0a3d70a4
 80055d4:	407fffd7 	.word	0x407fffd7

080055d8 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b092      	sub	sp, #72	; 0x48
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80055e0:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 80055e4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t const EndOverhead        = 960;
 80055e8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80055ec:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t const MsrcOverhead       = 660;
 80055ee:	f44f 7325 	mov.w	r3, #660	; 0x294
 80055f2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  uint16_t const TccOverhead        = 590;
 80055f4:	f240 234e 	movw	r3, #590	; 0x24e
 80055f8:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint16_t const DssOverhead        = 690;
 80055fa:	f240 23b2 	movw	r3, #690	; 0x2b2
 80055fe:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const PreRangeOverhead   = 660;
 8005600:	f44f 7325 	mov.w	r3, #660	; 0x294
 8005604:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const FinalRangeOverhead = 550;
 8005606:	f240 2326 	movw	r3, #550	; 0x226
 800560a:	86bb      	strh	r3, [r7, #52]	; 0x34

  uint32_t const MinTimingBudget = 20000;
 800560c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8005610:	633b      	str	r3, [r7, #48]	; 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005616:	429a      	cmp	r2, r3
 8005618:	d201      	bcs.n	800561e <setMeasurementTimingBudget+0x46>
 800561a:	2300      	movs	r3, #0
 800561c:	e06e      	b.n	80056fc <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800561e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005622:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005624:	4413      	add	r3, r2
 8005626:	647b      	str	r3, [r7, #68]	; 0x44

  getSequenceStepEnables(&enables);
 8005628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800562c:	4618      	mov	r0, r3
 800562e:	f000 fba3 	bl	8005d78 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8005632:	f107 020c 	add.w	r2, r7, #12
 8005636:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800563a:	4611      	mov	r1, r2
 800563c:	4618      	mov	r0, r3
 800563e:	f000 fbcd 	bl	8005ddc <getSequenceStepTimeouts>

  if (enables.tcc)
 8005642:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800564e:	4413      	add	r3, r2
 8005650:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005652:	4413      	add	r3, r2
 8005654:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.dss)
 8005656:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800565a:	2b00      	cmp	r3, #0
 800565c:	d007      	beq.n	800566e <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 800565e:	69ba      	ldr	r2, [r7, #24]
 8005660:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005662:	4413      	add	r3, r2
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005668:	4413      	add	r3, r2
 800566a:	647b      	str	r3, [r7, #68]	; 0x44
 800566c:	e009      	b.n	8005682 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 800566e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8005676:	69ba      	ldr	r2, [r7, #24]
 8005678:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800567a:	4413      	add	r3, r2
 800567c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800567e:	4413      	add	r3, r2
 8005680:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.pre_range)
 8005682:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005686:	2b00      	cmp	r3, #0
 8005688:	d005      	beq.n	8005696 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800568a:	69fa      	ldr	r2, [r7, #28]
 800568c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800568e:	4413      	add	r3, r2
 8005690:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005692:	4413      	add	r3, r2
 8005694:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.final_range)
 8005696:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800569a:	2b00      	cmp	r3, #0
 800569c:	d02d      	beq.n	80056fa <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 800569e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80056a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056a2:	4413      	add	r3, r2
 80056a4:	647b      	str	r3, [r7, #68]	; 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 80056a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d901      	bls.n	80056b2 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 80056ae:	2300      	movs	r3, #0
 80056b0:	e024      	b.n	80056fc <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 80056ba:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	4619      	mov	r1, r3
 80056c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056c2:	f000 fc57 	bl	8005f74 <timeoutMicrosecondsToMclks>
 80056c6:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 80056c8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

    if (enables.pre_range)
 80056cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80056d4:	8a7a      	ldrh	r2, [r7, #18]
 80056d6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80056da:	4413      	add	r3, r2
 80056dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80056e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80056e4:	4618      	mov	r0, r3
 80056e6:	f000 fbf2 	bl	8005ece <encodeTimeout>
 80056ea:	4603      	mov	r3, r0
 80056ec:	4619      	mov	r1, r3
 80056ee:	2071      	movs	r0, #113	; 0x71
 80056f0:	f7ff fc04 	bl	8004efc <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 80056f4:	4a03      	ldr	r2, [pc, #12]	; (8005704 <setMeasurementTimingBudget+0x12c>)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6013      	str	r3, [r2, #0]
  }
  return true;
 80056fa:	2301      	movs	r3, #1
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3748      	adds	r7, #72	; 0x48
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	20000308 	.word	0x20000308

08005708 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08c      	sub	sp, #48	; 0x30
 800570c:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 800570e:	f240 7376 	movw	r3, #1910	; 0x776
 8005712:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t const EndOverhead        = 960;
 8005714:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8005718:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t const MsrcOverhead       = 660;
 800571a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800571e:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const TccOverhead        = 590;
 8005720:	f240 234e 	movw	r3, #590	; 0x24e
 8005724:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint16_t const DssOverhead        = 690;
 8005726:	f240 23b2 	movw	r3, #690	; 0x2b2
 800572a:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t const PreRangeOverhead   = 660;
 800572c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8005730:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8005732:	f240 2326 	movw	r3, #550	; 0x226
 8005736:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8005738:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800573a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800573c:	4413      	add	r3, r2
 800573e:	62fb      	str	r3, [r7, #44]	; 0x2c

  getSequenceStepEnables(&enables);
 8005740:	f107 0318 	add.w	r3, r7, #24
 8005744:	4618      	mov	r0, r3
 8005746:	f000 fb17 	bl	8005d78 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800574a:	463a      	mov	r2, r7
 800574c:	f107 0318 	add.w	r3, r7, #24
 8005750:	4611      	mov	r1, r2
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fb42 	bl	8005ddc <getSequenceStepTimeouts>

  if (enables.tcc)
 8005758:	7e3b      	ldrb	r3, [r7, #24]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d005      	beq.n	800576a <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005762:	4413      	add	r3, r2
 8005764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005766:	4413      	add	r3, r2
 8005768:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables.dss)
 800576a:	7ebb      	ldrb	r3, [r7, #26]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d007      	beq.n	8005780 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005774:	4413      	add	r3, r2
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800577a:	4413      	add	r3, r2
 800577c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800577e:	e008      	b.n	8005792 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8005780:	7e7b      	ldrb	r3, [r7, #25]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d005      	beq.n	8005792 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800578a:	4413      	add	r3, r2
 800578c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800578e:	4413      	add	r3, r2
 8005790:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables.pre_range)
 8005792:	7efb      	ldrb	r3, [r7, #27]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d005      	beq.n	80057a4 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	8c3b      	ldrh	r3, [r7, #32]
 800579c:	4413      	add	r3, r2
 800579e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057a0:	4413      	add	r3, r2
 80057a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables.final_range)
 80057a4:	7f3b      	ldrb	r3, [r7, #28]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d005      	beq.n	80057b6 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	8bfb      	ldrh	r3, [r7, #30]
 80057ae:	4413      	add	r3, r2
 80057b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057b2:	4413      	add	r3, r2
 80057b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 80057b6:	4a04      	ldr	r2, [pc, #16]	; (80057c8 <getMeasurementTimingBudget+0xc0>)
 80057b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ba:	6013      	str	r3, [r2, #0]
  return budget_us;
 80057bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3730      	adds	r7, #48	; 0x30
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20000308 	.word	0x20000308

080057cc <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b08c      	sub	sp, #48	; 0x30
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	4603      	mov	r3, r0
 80057d4:	460a      	mov	r2, r1
 80057d6:	71fb      	strb	r3, [r7, #7]
 80057d8:	4613      	mov	r3, r2
 80057da:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80057dc:	79bb      	ldrb	r3, [r7, #6]
 80057de:	085b      	lsrs	r3, r3, #1
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 80057e8:	f107 0320 	add.w	r3, r7, #32
 80057ec:	4618      	mov	r0, r3
 80057ee:	f000 fac3 	bl	8005d78 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80057f2:	f107 0208 	add.w	r2, r7, #8
 80057f6:	f107 0320 	add.w	r3, r7, #32
 80057fa:	4611      	mov	r1, r2
 80057fc:	4618      	mov	r0, r3
 80057fe:	f000 faed 	bl	8005ddc <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8005802:	79fb      	ldrb	r3, [r7, #7]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d15d      	bne.n	80058c4 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8005808:	79bb      	ldrb	r3, [r7, #6]
 800580a:	3b0c      	subs	r3, #12
 800580c:	2b06      	cmp	r3, #6
 800580e:	d825      	bhi.n	800585c <setVcselPulsePeriod+0x90>
 8005810:	a201      	add	r2, pc, #4	; (adr r2, 8005818 <setVcselPulsePeriod+0x4c>)
 8005812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005816:	bf00      	nop
 8005818:	08005835 	.word	0x08005835
 800581c:	0800585d 	.word	0x0800585d
 8005820:	0800583f 	.word	0x0800583f
 8005824:	0800585d 	.word	0x0800585d
 8005828:	08005849 	.word	0x08005849
 800582c:	0800585d 	.word	0x0800585d
 8005830:	08005853 	.word	0x08005853
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8005834:	2118      	movs	r1, #24
 8005836:	2057      	movs	r0, #87	; 0x57
 8005838:	f7ff fb36 	bl	8004ea8 <writeReg>
        break;
 800583c:	e010      	b.n	8005860 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 800583e:	2130      	movs	r1, #48	; 0x30
 8005840:	2057      	movs	r0, #87	; 0x57
 8005842:	f7ff fb31 	bl	8004ea8 <writeReg>
        break;
 8005846:	e00b      	b.n	8005860 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8005848:	2140      	movs	r1, #64	; 0x40
 800584a:	2057      	movs	r0, #87	; 0x57
 800584c:	f7ff fb2c 	bl	8004ea8 <writeReg>
        break;
 8005850:	e006      	b.n	8005860 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8005852:	2150      	movs	r1, #80	; 0x50
 8005854:	2057      	movs	r0, #87	; 0x57
 8005856:	f7ff fb27 	bl	8004ea8 <writeReg>
        break;
 800585a:	e001      	b.n	8005860 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 800585c:	2300      	movs	r3, #0
 800585e:	e0fc      	b.n	8005a5a <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8005860:	2108      	movs	r1, #8
 8005862:	2056      	movs	r0, #86	; 0x56
 8005864:	f7ff fb20 	bl	8004ea8 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8005868:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800586c:	4619      	mov	r1, r3
 800586e:	2050      	movs	r0, #80	; 0x50
 8005870:	f7ff fb1a 	bl	8004ea8 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	79ba      	ldrb	r2, [r7, #6]
 8005878:	4611      	mov	r1, r2
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fb7a 	bl	8005f74 <timeoutMicrosecondsToMclks>
 8005880:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8005882:	857b      	strh	r3, [r7, #42]	; 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8005884:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005886:	4618      	mov	r0, r3
 8005888:	f000 fb21 	bl	8005ece <encodeTimeout>
 800588c:	4603      	mov	r3, r0
 800588e:	4619      	mov	r1, r3
 8005890:	2051      	movs	r0, #81	; 0x51
 8005892:	f7ff fb33 	bl	8004efc <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	79ba      	ldrb	r2, [r7, #6]
 800589a:	4611      	mov	r1, r2
 800589c:	4618      	mov	r0, r3
 800589e:	f000 fb69 	bl	8005f74 <timeoutMicrosecondsToMclks>
 80058a2:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 80058a4:	853b      	strh	r3, [r7, #40]	; 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80058a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80058a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ac:	d804      	bhi.n	80058b8 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 80058ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80058b0:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	e000      	b.n	80058ba <setVcselPulsePeriod+0xee>
 80058b8:	23ff      	movs	r3, #255	; 0xff
 80058ba:	4619      	mov	r1, r3
 80058bc:	2046      	movs	r0, #70	; 0x46
 80058be:	f7ff faf3 	bl	8004ea8 <writeReg>
 80058c2:	e0b1      	b.n	8005a28 <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 80058c4:	79fb      	ldrb	r3, [r7, #7]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	f040 80ac 	bne.w	8005a24 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80058cc:	79bb      	ldrb	r3, [r7, #6]
 80058ce:	3b08      	subs	r3, #8
 80058d0:	2b06      	cmp	r3, #6
 80058d2:	f200 8085 	bhi.w	80059e0 <setVcselPulsePeriod+0x214>
 80058d6:	a201      	add	r2, pc, #4	; (adr r2, 80058dc <setVcselPulsePeriod+0x110>)
 80058d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058dc:	080058f9 	.word	0x080058f9
 80058e0:	080059e1 	.word	0x080059e1
 80058e4:	08005933 	.word	0x08005933
 80058e8:	080059e1 	.word	0x080059e1
 80058ec:	0800596d 	.word	0x0800596d
 80058f0:	080059e1 	.word	0x080059e1
 80058f4:	080059a7 	.word	0x080059a7
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80058f8:	2110      	movs	r1, #16
 80058fa:	2048      	movs	r0, #72	; 0x48
 80058fc:	f7ff fad4 	bl	8004ea8 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8005900:	2108      	movs	r1, #8
 8005902:	2047      	movs	r0, #71	; 0x47
 8005904:	f7ff fad0 	bl	8004ea8 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8005908:	2102      	movs	r1, #2
 800590a:	2032      	movs	r0, #50	; 0x32
 800590c:	f7ff facc 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 8005910:	210c      	movs	r1, #12
 8005912:	2030      	movs	r0, #48	; 0x30
 8005914:	f7ff fac8 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x01);
 8005918:	2101      	movs	r1, #1
 800591a:	20ff      	movs	r0, #255	; 0xff
 800591c:	f7ff fac4 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8005920:	2130      	movs	r1, #48	; 0x30
 8005922:	2030      	movs	r0, #48	; 0x30
 8005924:	f7ff fac0 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x00);
 8005928:	2100      	movs	r1, #0
 800592a:	20ff      	movs	r0, #255	; 0xff
 800592c:	f7ff fabc 	bl	8004ea8 <writeReg>
        break;
 8005930:	e058      	b.n	80059e4 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8005932:	2128      	movs	r1, #40	; 0x28
 8005934:	2048      	movs	r0, #72	; 0x48
 8005936:	f7ff fab7 	bl	8004ea8 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800593a:	2108      	movs	r1, #8
 800593c:	2047      	movs	r0, #71	; 0x47
 800593e:	f7ff fab3 	bl	8004ea8 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8005942:	2103      	movs	r1, #3
 8005944:	2032      	movs	r0, #50	; 0x32
 8005946:	f7ff faaf 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800594a:	2109      	movs	r1, #9
 800594c:	2030      	movs	r0, #48	; 0x30
 800594e:	f7ff faab 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x01);
 8005952:	2101      	movs	r1, #1
 8005954:	20ff      	movs	r0, #255	; 0xff
 8005956:	f7ff faa7 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800595a:	2120      	movs	r1, #32
 800595c:	2030      	movs	r0, #48	; 0x30
 800595e:	f7ff faa3 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x00);
 8005962:	2100      	movs	r1, #0
 8005964:	20ff      	movs	r0, #255	; 0xff
 8005966:	f7ff fa9f 	bl	8004ea8 <writeReg>
        break;
 800596a:	e03b      	b.n	80059e4 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 800596c:	2138      	movs	r1, #56	; 0x38
 800596e:	2048      	movs	r0, #72	; 0x48
 8005970:	f7ff fa9a 	bl	8004ea8 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8005974:	2108      	movs	r1, #8
 8005976:	2047      	movs	r0, #71	; 0x47
 8005978:	f7ff fa96 	bl	8004ea8 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800597c:	2103      	movs	r1, #3
 800597e:	2032      	movs	r0, #50	; 0x32
 8005980:	f7ff fa92 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8005984:	2108      	movs	r1, #8
 8005986:	2030      	movs	r0, #48	; 0x30
 8005988:	f7ff fa8e 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x01);
 800598c:	2101      	movs	r1, #1
 800598e:	20ff      	movs	r0, #255	; 0xff
 8005990:	f7ff fa8a 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8005994:	2120      	movs	r1, #32
 8005996:	2030      	movs	r0, #48	; 0x30
 8005998:	f7ff fa86 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x00);
 800599c:	2100      	movs	r1, #0
 800599e:	20ff      	movs	r0, #255	; 0xff
 80059a0:	f7ff fa82 	bl	8004ea8 <writeReg>
        break;
 80059a4:	e01e      	b.n	80059e4 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 80059a6:	2148      	movs	r1, #72	; 0x48
 80059a8:	2048      	movs	r0, #72	; 0x48
 80059aa:	f7ff fa7d 	bl	8004ea8 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80059ae:	2108      	movs	r1, #8
 80059b0:	2047      	movs	r0, #71	; 0x47
 80059b2:	f7ff fa79 	bl	8004ea8 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80059b6:	2103      	movs	r1, #3
 80059b8:	2032      	movs	r0, #50	; 0x32
 80059ba:	f7ff fa75 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 80059be:	2107      	movs	r1, #7
 80059c0:	2030      	movs	r0, #48	; 0x30
 80059c2:	f7ff fa71 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x01);
 80059c6:	2101      	movs	r1, #1
 80059c8:	20ff      	movs	r0, #255	; 0xff
 80059ca:	f7ff fa6d 	bl	8004ea8 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80059ce:	2120      	movs	r1, #32
 80059d0:	2030      	movs	r0, #48	; 0x30
 80059d2:	f7ff fa69 	bl	8004ea8 <writeReg>
        writeReg(0xFF, 0x00);
 80059d6:	2100      	movs	r1, #0
 80059d8:	20ff      	movs	r0, #255	; 0xff
 80059da:	f7ff fa65 	bl	8004ea8 <writeReg>
        break;
 80059de:	e001      	b.n	80059e4 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80059e0:	2300      	movs	r3, #0
 80059e2:	e03a      	b.n	8005a5a <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80059e4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80059e8:	4619      	mov	r1, r3
 80059ea:	2070      	movs	r0, #112	; 0x70
 80059ec:	f7ff fa5c 	bl	8004ea8 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	79ba      	ldrb	r2, [r7, #6]
 80059f4:	4611      	mov	r1, r2
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fabc 	bl	8005f74 <timeoutMicrosecondsToMclks>
 80059fc:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80059fe:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (enables.pre_range)
 8005a00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d003      	beq.n	8005a10 <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8005a08:	89fa      	ldrh	r2, [r7, #14]
 8005a0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005a0c:	4413      	add	r3, r2
 8005a0e:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8005a10:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 fa5b 	bl	8005ece <encodeTimeout>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	2071      	movs	r0, #113	; 0x71
 8005a1e:	f7ff fa6d 	bl	8004efc <writeReg16Bit>
 8005a22:	e001      	b.n	8005a28 <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8005a24:	2300      	movs	r3, #0
 8005a26:	e018      	b.n	8005a5a <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 8005a28:	4b0e      	ldr	r3, [pc, #56]	; (8005a64 <setVcselPulsePeriod+0x298>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff fdd3 	bl	80055d8 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8005a32:	2001      	movs	r0, #1
 8005a34:	f7ff fa8c 	bl	8004f50 <readReg>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005a3e:	2102      	movs	r1, #2
 8005a40:	2001      	movs	r0, #1
 8005a42:	f7ff fa31 	bl	8004ea8 <writeReg>
  performSingleRefCalibration(0x0);
 8005a46:	2000      	movs	r0, #0
 8005a48:	f000 faba 	bl	8005fc0 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8005a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005a50:	4619      	mov	r1, r3
 8005a52:	2001      	movs	r0, #1
 8005a54:	f7ff fa28 	bl	8004ea8 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 8005a58:	2301      	movs	r3, #1
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3730      	adds	r7, #48	; 0x30
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	20000308 	.word	0x20000308

08005a68 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	4603      	mov	r3, r0
 8005a70:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8005a72:	79fb      	ldrb	r3, [r7, #7]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d108      	bne.n	8005a8a <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8005a78:	2050      	movs	r0, #80	; 0x50
 8005a7a:	f7ff fa69 	bl	8004f50 <readReg>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	3301      	adds	r3, #1
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	e00c      	b.n	8005aa4 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8005a8a:	79fb      	ldrb	r3, [r7, #7]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d108      	bne.n	8005aa2 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8005a90:	2070      	movs	r0, #112	; 0x70
 8005a92:	f7ff fa5d 	bl	8004f50 <readReg>
 8005a96:	4603      	mov	r3, r0
 8005a98:	3301      	adds	r3, #1
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	e000      	b.n	8005aa4 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8005aa2:	23ff      	movs	r3, #255	; 0xff
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3708      	adds	r7, #8
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8005ab4:	f7fb ff80 	bl	80019b8 <HAL_GetTick>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	4b33      	ldr	r3, [pc, #204]	; (8005b8c <readRangeContinuousMillimeters+0xe0>)
 8005abe:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8005ac0:	e015      	b.n	8005aee <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8005ac2:	4b33      	ldr	r3, [pc, #204]	; (8005b90 <readRangeContinuousMillimeters+0xe4>)
 8005ac4:	881b      	ldrh	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d011      	beq.n	8005aee <readRangeContinuousMillimeters+0x42>
 8005aca:	f7fb ff75 	bl	80019b8 <HAL_GetTick>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4b2d      	ldr	r3, [pc, #180]	; (8005b8c <readRangeContinuousMillimeters+0xe0>)
 8005ad6:	881b      	ldrh	r3, [r3, #0]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	4a2d      	ldr	r2, [pc, #180]	; (8005b90 <readRangeContinuousMillimeters+0xe4>)
 8005adc:	8812      	ldrh	r2, [r2, #0]
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	dd05      	ble.n	8005aee <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 8005ae2:	4b2c      	ldr	r3, [pc, #176]	; (8005b94 <readRangeContinuousMillimeters+0xe8>)
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	701a      	strb	r2, [r3, #0]
      return 65535;
 8005ae8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005aec:	e04a      	b.n	8005b84 <readRangeContinuousMillimeters+0xd8>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8005aee:	2013      	movs	r0, #19
 8005af0:	f7ff fa2e 	bl	8004f50 <readReg>
 8005af4:	4603      	mov	r3, r0
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d0e1      	beq.n	8005ac2 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d105      	bne.n	8005b10 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8005b04:	201e      	movs	r0, #30
 8005b06:	f7ff fa4f 	bl	8004fa8 <readReg16Bit>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	82fb      	strh	r3, [r7, #22]
 8005b0e:	e034      	b.n	8005b7a <readRangeContinuousMillimeters+0xce>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 8005b10:	f107 0308 	add.w	r3, r7, #8
 8005b14:	220c      	movs	r2, #12
 8005b16:	4619      	mov	r1, r3
 8005b18:	2014      	movs	r0, #20
 8005b1a:	f7ff fa9f 	bl	800505c <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8005b1e:	7a3b      	ldrb	r3, [r7, #8]
 8005b20:	08db      	lsrs	r3, r3, #3
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8005b28:	7abb      	ldrb	r3, [r7, #10]
 8005b2a:	021b      	lsls	r3, r3, #8
 8005b2c:	b21a      	sxth	r2, r3
 8005b2e:	7afb      	ldrb	r3, [r7, #11]
 8005b30:	b21b      	sxth	r3, r3
 8005b32:	4313      	orrs	r3, r2
 8005b34:	b21b      	sxth	r3, r3
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8005b3c:	7bbb      	ldrb	r3, [r7, #14]
 8005b3e:	021b      	lsls	r3, r3, #8
 8005b40:	b21a      	sxth	r2, r3
 8005b42:	7bfb      	ldrb	r3, [r7, #15]
 8005b44:	b21b      	sxth	r3, r3
 8005b46:	4313      	orrs	r3, r2
 8005b48:	b21b      	sxth	r3, r3
 8005b4a:	b29a      	uxth	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8005b50:	7c3b      	ldrb	r3, [r7, #16]
 8005b52:	021b      	lsls	r3, r3, #8
 8005b54:	b21a      	sxth	r2, r3
 8005b56:	7c7b      	ldrb	r3, [r7, #17]
 8005b58:	b21b      	sxth	r3, r3
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	b21b      	sxth	r3, r3
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8005b64:	7cbb      	ldrb	r3, [r7, #18]
 8005b66:	021b      	lsls	r3, r3, #8
 8005b68:	b21a      	sxth	r2, r3
 8005b6a:	7cfb      	ldrb	r3, [r7, #19]
 8005b6c:	b21b      	sxth	r3, r3
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	b21b      	sxth	r3, r3
 8005b72:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	8afa      	ldrh	r2, [r7, #22]
 8005b78:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8005b7a:	2101      	movs	r1, #1
 8005b7c:	200b      	movs	r0, #11
 8005b7e:	f7ff f993 	bl	8004ea8 <writeReg>
  return temp;
 8005b82:	8afb      	ldrh	r3, [r7, #22]
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3718      	adds	r7, #24
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	20000304 	.word	0x20000304
 8005b90:	20000300 	.word	0x20000300
 8005b94:	20000302 	.word	0x20000302

08005b98 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	2080      	movs	r0, #128	; 0x80
 8005ba4:	f7ff f980 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x01);
 8005ba8:	2101      	movs	r1, #1
 8005baa:	20ff      	movs	r0, #255	; 0xff
 8005bac:	f7ff f97c 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x00);
 8005bb0:	2100      	movs	r1, #0
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	f7ff f978 	bl	8004ea8 <writeReg>
  writeReg(0x91, g_stopVariable);
 8005bb8:	4b21      	ldr	r3, [pc, #132]	; (8005c40 <readRangeSingleMillimeters+0xa8>)
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	2091      	movs	r0, #145	; 0x91
 8005bc0:	f7ff f972 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x01);
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	2000      	movs	r0, #0
 8005bc8:	f7ff f96e 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x00);
 8005bcc:	2100      	movs	r1, #0
 8005bce:	20ff      	movs	r0, #255	; 0xff
 8005bd0:	f7ff f96a 	bl	8004ea8 <writeReg>
  writeReg(0x80, 0x00);
 8005bd4:	2100      	movs	r1, #0
 8005bd6:	2080      	movs	r0, #128	; 0x80
 8005bd8:	f7ff f966 	bl	8004ea8 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 8005bdc:	2101      	movs	r1, #1
 8005bde:	2000      	movs	r0, #0
 8005be0:	f7ff f962 	bl	8004ea8 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 8005be4:	f7fb fee8 	bl	80019b8 <HAL_GetTick>
 8005be8:	4603      	mov	r3, r0
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	4b15      	ldr	r3, [pc, #84]	; (8005c44 <readRangeSingleMillimeters+0xac>)
 8005bee:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 8005bf0:	e015      	b.n	8005c1e <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 8005bf2:	4b15      	ldr	r3, [pc, #84]	; (8005c48 <readRangeSingleMillimeters+0xb0>)
 8005bf4:	881b      	ldrh	r3, [r3, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d011      	beq.n	8005c1e <readRangeSingleMillimeters+0x86>
 8005bfa:	f7fb fedd 	bl	80019b8 <HAL_GetTick>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	461a      	mov	r2, r3
 8005c04:	4b0f      	ldr	r3, [pc, #60]	; (8005c44 <readRangeSingleMillimeters+0xac>)
 8005c06:	881b      	ldrh	r3, [r3, #0]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	4a0f      	ldr	r2, [pc, #60]	; (8005c48 <readRangeSingleMillimeters+0xb0>)
 8005c0c:	8812      	ldrh	r2, [r2, #0]
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	dd05      	ble.n	8005c1e <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8005c12:	4b0e      	ldr	r3, [pc, #56]	; (8005c4c <readRangeSingleMillimeters+0xb4>)
 8005c14:	2201      	movs	r2, #1
 8005c16:	701a      	strb	r2, [r3, #0]
      return 65535;
 8005c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c1c:	e00b      	b.n	8005c36 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8005c1e:	2000      	movs	r0, #0
 8005c20:	f7ff f996 	bl	8004f50 <readReg>
 8005c24:	4603      	mov	r3, r0
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1e1      	bne.n	8005bf2 <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7ff ff3c 	bl	8005aac <readRangeContinuousMillimeters>
 8005c34:	4603      	mov	r3, r0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20000306 	.word	0x20000306
 8005c44:	20000304 	.word	0x20000304
 8005c48:	20000300 	.word	0x20000300
 8005c4c:	20000302 	.word	0x20000302

08005c50 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	2080      	movs	r0, #128	; 0x80
 8005c5e:	f7ff f923 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x01);
 8005c62:	2101      	movs	r1, #1
 8005c64:	20ff      	movs	r0, #255	; 0xff
 8005c66:	f7ff f91f 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x00);
 8005c6a:	2100      	movs	r1, #0
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	f7ff f91b 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x06);
 8005c72:	2106      	movs	r1, #6
 8005c74:	20ff      	movs	r0, #255	; 0xff
 8005c76:	f7ff f917 	bl	8004ea8 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8005c7a:	2083      	movs	r0, #131	; 0x83
 8005c7c:	f7ff f968 	bl	8004f50 <readReg>
 8005c80:	4603      	mov	r3, r0
 8005c82:	f043 0304 	orr.w	r3, r3, #4
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	4619      	mov	r1, r3
 8005c8a:	2083      	movs	r0, #131	; 0x83
 8005c8c:	f7ff f90c 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x07);
 8005c90:	2107      	movs	r1, #7
 8005c92:	20ff      	movs	r0, #255	; 0xff
 8005c94:	f7ff f908 	bl	8004ea8 <writeReg>
  writeReg(0x81, 0x01);
 8005c98:	2101      	movs	r1, #1
 8005c9a:	2081      	movs	r0, #129	; 0x81
 8005c9c:	f7ff f904 	bl	8004ea8 <writeReg>

  writeReg(0x80, 0x01);
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	2080      	movs	r0, #128	; 0x80
 8005ca4:	f7ff f900 	bl	8004ea8 <writeReg>

  writeReg(0x94, 0x6b);
 8005ca8:	216b      	movs	r1, #107	; 0x6b
 8005caa:	2094      	movs	r0, #148	; 0x94
 8005cac:	f7ff f8fc 	bl	8004ea8 <writeReg>
  writeReg(0x83, 0x00);
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	2083      	movs	r0, #131	; 0x83
 8005cb4:	f7ff f8f8 	bl	8004ea8 <writeReg>
  startTimeout();
 8005cb8:	f7fb fe7e 	bl	80019b8 <HAL_GetTick>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	4b2b      	ldr	r3, [pc, #172]	; (8005d70 <getSpadInfo+0x120>)
 8005cc2:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8005cc4:	e011      	b.n	8005cea <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8005cc6:	4b2b      	ldr	r3, [pc, #172]	; (8005d74 <getSpadInfo+0x124>)
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00d      	beq.n	8005cea <getSpadInfo+0x9a>
 8005cce:	f7fb fe73 	bl	80019b8 <HAL_GetTick>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	4b25      	ldr	r3, [pc, #148]	; (8005d70 <getSpadInfo+0x120>)
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	4a25      	ldr	r2, [pc, #148]	; (8005d74 <getSpadInfo+0x124>)
 8005ce0:	8812      	ldrh	r2, [r2, #0]
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	dd01      	ble.n	8005cea <getSpadInfo+0x9a>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e03d      	b.n	8005d66 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 8005cea:	2083      	movs	r0, #131	; 0x83
 8005cec:	f7ff f930 	bl	8004f50 <readReg>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0e7      	beq.n	8005cc6 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8005cf6:	2101      	movs	r1, #1
 8005cf8:	2083      	movs	r0, #131	; 0x83
 8005cfa:	f7ff f8d5 	bl	8004ea8 <writeReg>
  tmp = readReg(0x92);
 8005cfe:	2092      	movs	r0, #146	; 0x92
 8005d00:	f7ff f926 	bl	8004f50 <readReg>
 8005d04:	4603      	mov	r3, r0
 8005d06:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8005d08:	7bfb      	ldrb	r3, [r7, #15]
 8005d0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
 8005d16:	09db      	lsrs	r3, r3, #7
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8005d1e:	2100      	movs	r1, #0
 8005d20:	2081      	movs	r0, #129	; 0x81
 8005d22:	f7ff f8c1 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x06);
 8005d26:	2106      	movs	r1, #6
 8005d28:	20ff      	movs	r0, #255	; 0xff
 8005d2a:	f7ff f8bd 	bl	8004ea8 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8005d2e:	2083      	movs	r0, #131	; 0x83
 8005d30:	f7ff f90e 	bl	8004f50 <readReg>
 8005d34:	4603      	mov	r3, r0
 8005d36:	f023 0304 	bic.w	r3, r3, #4
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	2083      	movs	r0, #131	; 0x83
 8005d40:	f7ff f8b2 	bl	8004ea8 <writeReg>
  writeReg(0xFF, 0x01);
 8005d44:	2101      	movs	r1, #1
 8005d46:	20ff      	movs	r0, #255	; 0xff
 8005d48:	f7ff f8ae 	bl	8004ea8 <writeReg>
  writeReg(0x00, 0x01);
 8005d4c:	2101      	movs	r1, #1
 8005d4e:	2000      	movs	r0, #0
 8005d50:	f7ff f8aa 	bl	8004ea8 <writeReg>

  writeReg(0xFF, 0x00);
 8005d54:	2100      	movs	r1, #0
 8005d56:	20ff      	movs	r0, #255	; 0xff
 8005d58:	f7ff f8a6 	bl	8004ea8 <writeReg>
  writeReg(0x80, 0x00);
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	2080      	movs	r0, #128	; 0x80
 8005d60:	f7ff f8a2 	bl	8004ea8 <writeReg>

  return true;
 8005d64:	2301      	movs	r3, #1
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	20000304 	.word	0x20000304
 8005d74:	20000300 	.word	0x20000300

08005d78 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8005d80:	2001      	movs	r0, #1
 8005d82:	f7ff f8e5 	bl	8004f50 <readReg>
 8005d86:	4603      	mov	r3, r0
 8005d88:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8005d8a:	7bfb      	ldrb	r3, [r7, #15]
 8005d8c:	091b      	lsrs	r3, r3, #4
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8005d9a:	7bfb      	ldrb	r3, [r7, #15]
 8005d9c:	08db      	lsrs	r3, r3, #3
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	f003 0301 	and.w	r3, r3, #1
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	089b      	lsrs	r3, r3, #2
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	f003 0301 	and.w	r3, r3, #1
 8005db4:	b2da      	uxtb	r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8005dba:	7bfb      	ldrb	r3, [r7, #15]
 8005dbc:	099b      	lsrs	r3, r3, #6
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	b2da      	uxtb	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
 8005dcc:	09db      	lsrs	r3, r3, #7
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	711a      	strb	r2, [r3, #4]
}
 8005dd4:	bf00      	nop
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8005de6:	2000      	movs	r0, #0
 8005de8:	f7ff fe3e 	bl	8005a68 <getVcselPulsePeriod>
 8005dec:	4603      	mov	r3, r0
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8005df4:	2046      	movs	r0, #70	; 0x46
 8005df6:	f7ff f8ab 	bl	8004f50 <readReg>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3301      	adds	r3, #1
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	4619      	mov	r1, r3
 8005e12:	4610      	mov	r0, r2
 8005e14:	f000 f886 	bl	8005f24 <timeoutMclksToMicroseconds>
 8005e18:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8005e1e:	2051      	movs	r0, #81	; 0x51
 8005e20:	f7ff f8c2 	bl	8004fa8 <readReg16Bit>
 8005e24:	4603      	mov	r3, r0
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 f83e 	bl	8005ea8 <decodeTimeout>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4610      	mov	r0, r2
 8005e42:	f000 f86f 	bl	8005f24 <timeoutMclksToMicroseconds>
 8005e46:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	f7ff fe0b 	bl	8005a68 <getVcselPulsePeriod>
 8005e52:	4603      	mov	r3, r0
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8005e5a:	2071      	movs	r0, #113	; 0x71
 8005e5c:	f7ff f8a4 	bl	8004fa8 <readReg16Bit>
 8005e60:	4603      	mov	r3, r0
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 f820 	bl	8005ea8 <decodeTimeout>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	78db      	ldrb	r3, [r3, #3]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d007      	beq.n	8005e88 <getSequenceStepTimeouts+0xac>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	891a      	ldrh	r2, [r3, #8]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	88db      	ldrh	r3, [r3, #6]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	4619      	mov	r1, r3
 8005e94:	4610      	mov	r0, r2
 8005e96:	f000 f845 	bl	8005f24 <timeoutMclksToMicroseconds>
 8005e9a:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	615a      	str	r2, [r3, #20]
}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	4603      	mov	r3, r0
 8005eb0:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8005eb2:	88fb      	ldrh	r3, [r7, #6]
 8005eb4:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8005eb6:	88fa      	ldrh	r2, [r7, #6]
 8005eb8:	0a12      	lsrs	r2, r2, #8
 8005eba:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8005ebc:	4093      	lsls	r3, r2
 8005ebe:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	b29b      	uxth	r3, r3
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr

08005ece <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b085      	sub	sp, #20
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8005edc:	2300      	movs	r3, #0
 8005ede:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8005ee0:	88fb      	ldrh	r3, [r7, #6]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d018      	beq.n	8005f18 <encodeTimeout+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 8005ee6:	88fb      	ldrh	r3, [r7, #6]
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8005eec:	e005      	b.n	8005efa <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	085b      	lsrs	r3, r3, #1
 8005ef2:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8005ef4:	897b      	ldrh	r3, [r7, #10]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1f4      	bne.n	8005eee <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8005f04:	897b      	ldrh	r3, [r7, #10]
 8005f06:	021b      	lsls	r3, r3, #8
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	4313      	orrs	r3, r2
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	e000      	b.n	8005f1a <encodeTimeout+0x4c>
  }
  else { return 0; }
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3714      	adds	r7, #20
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bc80      	pop	{r7}
 8005f22:	4770      	bx	lr

08005f24 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b085      	sub	sp, #20
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	460a      	mov	r2, r1
 8005f2e:	80fb      	strh	r3, [r7, #6]
 8005f30:	4613      	mov	r3, r2
 8005f32:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8005f34:	797b      	ldrb	r3, [r7, #5]
 8005f36:	4a0d      	ldr	r2, [pc, #52]	; (8005f6c <timeoutMclksToMicroseconds+0x48>)
 8005f38:	fb02 f303 	mul.w	r3, r2, r3
 8005f3c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005f40:	4a0b      	ldr	r2, [pc, #44]	; (8005f70 <timeoutMclksToMicroseconds+0x4c>)
 8005f42:	fba2 2303 	umull	r2, r3, r2, r3
 8005f46:	099b      	lsrs	r3, r3, #6
 8005f48:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8005f4a:	88fb      	ldrh	r3, [r7, #6]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	fb03 f202 	mul.w	r2, r3, r2
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	085b      	lsrs	r3, r3, #1
 8005f56:	4413      	add	r3, r2
 8005f58:	4a05      	ldr	r2, [pc, #20]	; (8005f70 <timeoutMclksToMicroseconds+0x4c>)
 8005f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5e:	099b      	lsrs	r3, r3, #6
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bc80      	pop	{r7}
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	003a2f00 	.word	0x003a2f00
 8005f70:	10624dd3 	.word	0x10624dd3

08005f74 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8005f80:	78fb      	ldrb	r3, [r7, #3]
 8005f82:	4a0d      	ldr	r2, [pc, #52]	; (8005fb8 <timeoutMicrosecondsToMclks+0x44>)
 8005f84:	fb02 f303 	mul.w	r3, r2, r3
 8005f88:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005f8c:	4a0b      	ldr	r2, [pc, #44]	; (8005fbc <timeoutMicrosecondsToMclks+0x48>)
 8005f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f92:	099b      	lsrs	r3, r3, #6
 8005f94:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005f9c:	fb03 f202 	mul.w	r2, r3, r2
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	085b      	lsrs	r3, r3, #1
 8005fa4:	441a      	add	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	003a2f00 	.word	0x003a2f00
 8005fbc:	10624dd3 	.word	0x10624dd3

08005fc0 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8005fca:	79fb      	ldrb	r3, [r7, #7]
 8005fcc:	f043 0301 	orr.w	r3, r3, #1
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	2000      	movs	r0, #0
 8005fd6:	f7fe ff67 	bl	8004ea8 <writeReg>

  startTimeout();
 8005fda:	f7fb fced 	bl	80019b8 <HAL_GetTick>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	4b15      	ldr	r3, [pc, #84]	; (8006038 <performSingleRefCalibration+0x78>)
 8005fe4:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8005fe6:	e011      	b.n	800600c <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8005fe8:	4b14      	ldr	r3, [pc, #80]	; (800603c <performSingleRefCalibration+0x7c>)
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00d      	beq.n	800600c <performSingleRefCalibration+0x4c>
 8005ff0:	f7fb fce2 	bl	80019b8 <HAL_GetTick>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	4b0f      	ldr	r3, [pc, #60]	; (8006038 <performSingleRefCalibration+0x78>)
 8005ffc:	881b      	ldrh	r3, [r3, #0]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	4a0e      	ldr	r2, [pc, #56]	; (800603c <performSingleRefCalibration+0x7c>)
 8006002:	8812      	ldrh	r2, [r2, #0]
 8006004:	4293      	cmp	r3, r2
 8006006:	dd01      	ble.n	800600c <performSingleRefCalibration+0x4c>
 8006008:	2300      	movs	r3, #0
 800600a:	e010      	b.n	800602e <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 800600c:	2013      	movs	r0, #19
 800600e:	f7fe ff9f 	bl	8004f50 <readReg>
 8006012:	4603      	mov	r3, r0
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	2b00      	cmp	r3, #0
 800601a:	d0e5      	beq.n	8005fe8 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800601c:	2101      	movs	r1, #1
 800601e:	200b      	movs	r0, #11
 8006020:	f7fe ff42 	bl	8004ea8 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8006024:	2100      	movs	r1, #0
 8006026:	2000      	movs	r0, #0
 8006028:	f7fe ff3e 	bl	8004ea8 <writeReg>

  return true;
 800602c:	2301      	movs	r3, #1
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	20000304 	.word	0x20000304
 800603c:	20000300 	.word	0x20000300

08006040 <std>:
 8006040:	2300      	movs	r3, #0
 8006042:	b510      	push	{r4, lr}
 8006044:	4604      	mov	r4, r0
 8006046:	e9c0 3300 	strd	r3, r3, [r0]
 800604a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800604e:	6083      	str	r3, [r0, #8]
 8006050:	8181      	strh	r1, [r0, #12]
 8006052:	6643      	str	r3, [r0, #100]	; 0x64
 8006054:	81c2      	strh	r2, [r0, #14]
 8006056:	6183      	str	r3, [r0, #24]
 8006058:	4619      	mov	r1, r3
 800605a:	2208      	movs	r2, #8
 800605c:	305c      	adds	r0, #92	; 0x5c
 800605e:	f000 f9ed 	bl	800643c <memset>
 8006062:	4b05      	ldr	r3, [pc, #20]	; (8006078 <std+0x38>)
 8006064:	6224      	str	r4, [r4, #32]
 8006066:	6263      	str	r3, [r4, #36]	; 0x24
 8006068:	4b04      	ldr	r3, [pc, #16]	; (800607c <std+0x3c>)
 800606a:	62a3      	str	r3, [r4, #40]	; 0x28
 800606c:	4b04      	ldr	r3, [pc, #16]	; (8006080 <std+0x40>)
 800606e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006070:	4b04      	ldr	r3, [pc, #16]	; (8006084 <std+0x44>)
 8006072:	6323      	str	r3, [r4, #48]	; 0x30
 8006074:	bd10      	pop	{r4, pc}
 8006076:	bf00      	nop
 8006078:	0800628d 	.word	0x0800628d
 800607c:	080062af 	.word	0x080062af
 8006080:	080062e7 	.word	0x080062e7
 8006084:	0800630b 	.word	0x0800630b

08006088 <stdio_exit_handler>:
 8006088:	4a02      	ldr	r2, [pc, #8]	; (8006094 <stdio_exit_handler+0xc>)
 800608a:	4903      	ldr	r1, [pc, #12]	; (8006098 <stdio_exit_handler+0x10>)
 800608c:	4803      	ldr	r0, [pc, #12]	; (800609c <stdio_exit_handler+0x14>)
 800608e:	f000 b869 	b.w	8006164 <_fwalk_sglue>
 8006092:	bf00      	nop
 8006094:	2000000c 	.word	0x2000000c
 8006098:	08006de5 	.word	0x08006de5
 800609c:	20000018 	.word	0x20000018

080060a0 <cleanup_stdio>:
 80060a0:	6841      	ldr	r1, [r0, #4]
 80060a2:	4b0c      	ldr	r3, [pc, #48]	; (80060d4 <cleanup_stdio+0x34>)
 80060a4:	b510      	push	{r4, lr}
 80060a6:	4299      	cmp	r1, r3
 80060a8:	4604      	mov	r4, r0
 80060aa:	d001      	beq.n	80060b0 <cleanup_stdio+0x10>
 80060ac:	f000 fe9a 	bl	8006de4 <_fflush_r>
 80060b0:	68a1      	ldr	r1, [r4, #8]
 80060b2:	4b09      	ldr	r3, [pc, #36]	; (80060d8 <cleanup_stdio+0x38>)
 80060b4:	4299      	cmp	r1, r3
 80060b6:	d002      	beq.n	80060be <cleanup_stdio+0x1e>
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 fe93 	bl	8006de4 <_fflush_r>
 80060be:	68e1      	ldr	r1, [r4, #12]
 80060c0:	4b06      	ldr	r3, [pc, #24]	; (80060dc <cleanup_stdio+0x3c>)
 80060c2:	4299      	cmp	r1, r3
 80060c4:	d004      	beq.n	80060d0 <cleanup_stdio+0x30>
 80060c6:	4620      	mov	r0, r4
 80060c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060cc:	f000 be8a 	b.w	8006de4 <_fflush_r>
 80060d0:	bd10      	pop	{r4, pc}
 80060d2:	bf00      	nop
 80060d4:	20000368 	.word	0x20000368
 80060d8:	200003d0 	.word	0x200003d0
 80060dc:	20000438 	.word	0x20000438

080060e0 <global_stdio_init.part.0>:
 80060e0:	b510      	push	{r4, lr}
 80060e2:	4b0b      	ldr	r3, [pc, #44]	; (8006110 <global_stdio_init.part.0+0x30>)
 80060e4:	4c0b      	ldr	r4, [pc, #44]	; (8006114 <global_stdio_init.part.0+0x34>)
 80060e6:	4a0c      	ldr	r2, [pc, #48]	; (8006118 <global_stdio_init.part.0+0x38>)
 80060e8:	4620      	mov	r0, r4
 80060ea:	601a      	str	r2, [r3, #0]
 80060ec:	2104      	movs	r1, #4
 80060ee:	2200      	movs	r2, #0
 80060f0:	f7ff ffa6 	bl	8006040 <std>
 80060f4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80060f8:	2201      	movs	r2, #1
 80060fa:	2109      	movs	r1, #9
 80060fc:	f7ff ffa0 	bl	8006040 <std>
 8006100:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006104:	2202      	movs	r2, #2
 8006106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800610a:	2112      	movs	r1, #18
 800610c:	f7ff bf98 	b.w	8006040 <std>
 8006110:	200004a0 	.word	0x200004a0
 8006114:	20000368 	.word	0x20000368
 8006118:	08006089 	.word	0x08006089

0800611c <__sfp_lock_acquire>:
 800611c:	4801      	ldr	r0, [pc, #4]	; (8006124 <__sfp_lock_acquire+0x8>)
 800611e:	f000 ba05 	b.w	800652c <__retarget_lock_acquire_recursive>
 8006122:	bf00      	nop
 8006124:	200004a9 	.word	0x200004a9

08006128 <__sfp_lock_release>:
 8006128:	4801      	ldr	r0, [pc, #4]	; (8006130 <__sfp_lock_release+0x8>)
 800612a:	f000 ba00 	b.w	800652e <__retarget_lock_release_recursive>
 800612e:	bf00      	nop
 8006130:	200004a9 	.word	0x200004a9

08006134 <__sinit>:
 8006134:	b510      	push	{r4, lr}
 8006136:	4604      	mov	r4, r0
 8006138:	f7ff fff0 	bl	800611c <__sfp_lock_acquire>
 800613c:	6a23      	ldr	r3, [r4, #32]
 800613e:	b11b      	cbz	r3, 8006148 <__sinit+0x14>
 8006140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006144:	f7ff bff0 	b.w	8006128 <__sfp_lock_release>
 8006148:	4b04      	ldr	r3, [pc, #16]	; (800615c <__sinit+0x28>)
 800614a:	6223      	str	r3, [r4, #32]
 800614c:	4b04      	ldr	r3, [pc, #16]	; (8006160 <__sinit+0x2c>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1f5      	bne.n	8006140 <__sinit+0xc>
 8006154:	f7ff ffc4 	bl	80060e0 <global_stdio_init.part.0>
 8006158:	e7f2      	b.n	8006140 <__sinit+0xc>
 800615a:	bf00      	nop
 800615c:	080060a1 	.word	0x080060a1
 8006160:	200004a0 	.word	0x200004a0

08006164 <_fwalk_sglue>:
 8006164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006168:	4607      	mov	r7, r0
 800616a:	4688      	mov	r8, r1
 800616c:	4614      	mov	r4, r2
 800616e:	2600      	movs	r6, #0
 8006170:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006174:	f1b9 0901 	subs.w	r9, r9, #1
 8006178:	d505      	bpl.n	8006186 <_fwalk_sglue+0x22>
 800617a:	6824      	ldr	r4, [r4, #0]
 800617c:	2c00      	cmp	r4, #0
 800617e:	d1f7      	bne.n	8006170 <_fwalk_sglue+0xc>
 8006180:	4630      	mov	r0, r6
 8006182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006186:	89ab      	ldrh	r3, [r5, #12]
 8006188:	2b01      	cmp	r3, #1
 800618a:	d907      	bls.n	800619c <_fwalk_sglue+0x38>
 800618c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006190:	3301      	adds	r3, #1
 8006192:	d003      	beq.n	800619c <_fwalk_sglue+0x38>
 8006194:	4629      	mov	r1, r5
 8006196:	4638      	mov	r0, r7
 8006198:	47c0      	blx	r8
 800619a:	4306      	orrs	r6, r0
 800619c:	3568      	adds	r5, #104	; 0x68
 800619e:	e7e9      	b.n	8006174 <_fwalk_sglue+0x10>

080061a0 <iprintf>:
 80061a0:	b40f      	push	{r0, r1, r2, r3}
 80061a2:	b507      	push	{r0, r1, r2, lr}
 80061a4:	4906      	ldr	r1, [pc, #24]	; (80061c0 <iprintf+0x20>)
 80061a6:	ab04      	add	r3, sp, #16
 80061a8:	6808      	ldr	r0, [r1, #0]
 80061aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ae:	6881      	ldr	r1, [r0, #8]
 80061b0:	9301      	str	r3, [sp, #4]
 80061b2:	f000 fae7 	bl	8006784 <_vfiprintf_r>
 80061b6:	b003      	add	sp, #12
 80061b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061bc:	b004      	add	sp, #16
 80061be:	4770      	bx	lr
 80061c0:	20000064 	.word	0x20000064

080061c4 <putchar>:
 80061c4:	4b02      	ldr	r3, [pc, #8]	; (80061d0 <putchar+0xc>)
 80061c6:	4601      	mov	r1, r0
 80061c8:	6818      	ldr	r0, [r3, #0]
 80061ca:	6882      	ldr	r2, [r0, #8]
 80061cc:	f000 be93 	b.w	8006ef6 <_putc_r>
 80061d0:	20000064 	.word	0x20000064

080061d4 <_puts_r>:
 80061d4:	6a03      	ldr	r3, [r0, #32]
 80061d6:	b570      	push	{r4, r5, r6, lr}
 80061d8:	4605      	mov	r5, r0
 80061da:	460e      	mov	r6, r1
 80061dc:	6884      	ldr	r4, [r0, #8]
 80061de:	b90b      	cbnz	r3, 80061e4 <_puts_r+0x10>
 80061e0:	f7ff ffa8 	bl	8006134 <__sinit>
 80061e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061e6:	07db      	lsls	r3, r3, #31
 80061e8:	d405      	bmi.n	80061f6 <_puts_r+0x22>
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	0598      	lsls	r0, r3, #22
 80061ee:	d402      	bmi.n	80061f6 <_puts_r+0x22>
 80061f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061f2:	f000 f99b 	bl	800652c <__retarget_lock_acquire_recursive>
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	0719      	lsls	r1, r3, #28
 80061fa:	d513      	bpl.n	8006224 <_puts_r+0x50>
 80061fc:	6923      	ldr	r3, [r4, #16]
 80061fe:	b18b      	cbz	r3, 8006224 <_puts_r+0x50>
 8006200:	3e01      	subs	r6, #1
 8006202:	68a3      	ldr	r3, [r4, #8]
 8006204:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006208:	3b01      	subs	r3, #1
 800620a:	60a3      	str	r3, [r4, #8]
 800620c:	b9e9      	cbnz	r1, 800624a <_puts_r+0x76>
 800620e:	2b00      	cmp	r3, #0
 8006210:	da2e      	bge.n	8006270 <_puts_r+0x9c>
 8006212:	4622      	mov	r2, r4
 8006214:	210a      	movs	r1, #10
 8006216:	4628      	mov	r0, r5
 8006218:	f000 f87b 	bl	8006312 <__swbuf_r>
 800621c:	3001      	adds	r0, #1
 800621e:	d007      	beq.n	8006230 <_puts_r+0x5c>
 8006220:	250a      	movs	r5, #10
 8006222:	e007      	b.n	8006234 <_puts_r+0x60>
 8006224:	4621      	mov	r1, r4
 8006226:	4628      	mov	r0, r5
 8006228:	f000 f8b0 	bl	800638c <__swsetup_r>
 800622c:	2800      	cmp	r0, #0
 800622e:	d0e7      	beq.n	8006200 <_puts_r+0x2c>
 8006230:	f04f 35ff 	mov.w	r5, #4294967295
 8006234:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006236:	07da      	lsls	r2, r3, #31
 8006238:	d405      	bmi.n	8006246 <_puts_r+0x72>
 800623a:	89a3      	ldrh	r3, [r4, #12]
 800623c:	059b      	lsls	r3, r3, #22
 800623e:	d402      	bmi.n	8006246 <_puts_r+0x72>
 8006240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006242:	f000 f974 	bl	800652e <__retarget_lock_release_recursive>
 8006246:	4628      	mov	r0, r5
 8006248:	bd70      	pop	{r4, r5, r6, pc}
 800624a:	2b00      	cmp	r3, #0
 800624c:	da04      	bge.n	8006258 <_puts_r+0x84>
 800624e:	69a2      	ldr	r2, [r4, #24]
 8006250:	429a      	cmp	r2, r3
 8006252:	dc06      	bgt.n	8006262 <_puts_r+0x8e>
 8006254:	290a      	cmp	r1, #10
 8006256:	d004      	beq.n	8006262 <_puts_r+0x8e>
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	1c5a      	adds	r2, r3, #1
 800625c:	6022      	str	r2, [r4, #0]
 800625e:	7019      	strb	r1, [r3, #0]
 8006260:	e7cf      	b.n	8006202 <_puts_r+0x2e>
 8006262:	4622      	mov	r2, r4
 8006264:	4628      	mov	r0, r5
 8006266:	f000 f854 	bl	8006312 <__swbuf_r>
 800626a:	3001      	adds	r0, #1
 800626c:	d1c9      	bne.n	8006202 <_puts_r+0x2e>
 800626e:	e7df      	b.n	8006230 <_puts_r+0x5c>
 8006270:	250a      	movs	r5, #10
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	1c5a      	adds	r2, r3, #1
 8006276:	6022      	str	r2, [r4, #0]
 8006278:	701d      	strb	r5, [r3, #0]
 800627a:	e7db      	b.n	8006234 <_puts_r+0x60>

0800627c <puts>:
 800627c:	4b02      	ldr	r3, [pc, #8]	; (8006288 <puts+0xc>)
 800627e:	4601      	mov	r1, r0
 8006280:	6818      	ldr	r0, [r3, #0]
 8006282:	f7ff bfa7 	b.w	80061d4 <_puts_r>
 8006286:	bf00      	nop
 8006288:	20000064 	.word	0x20000064

0800628c <__sread>:
 800628c:	b510      	push	{r4, lr}
 800628e:	460c      	mov	r4, r1
 8006290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006294:	f000 f8fc 	bl	8006490 <_read_r>
 8006298:	2800      	cmp	r0, #0
 800629a:	bfab      	itete	ge
 800629c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800629e:	89a3      	ldrhlt	r3, [r4, #12]
 80062a0:	181b      	addge	r3, r3, r0
 80062a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80062a6:	bfac      	ite	ge
 80062a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80062aa:	81a3      	strhlt	r3, [r4, #12]
 80062ac:	bd10      	pop	{r4, pc}

080062ae <__swrite>:
 80062ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062b2:	461f      	mov	r7, r3
 80062b4:	898b      	ldrh	r3, [r1, #12]
 80062b6:	4605      	mov	r5, r0
 80062b8:	05db      	lsls	r3, r3, #23
 80062ba:	460c      	mov	r4, r1
 80062bc:	4616      	mov	r6, r2
 80062be:	d505      	bpl.n	80062cc <__swrite+0x1e>
 80062c0:	2302      	movs	r3, #2
 80062c2:	2200      	movs	r2, #0
 80062c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c8:	f000 f8d0 	bl	800646c <_lseek_r>
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	4632      	mov	r2, r6
 80062d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062d4:	81a3      	strh	r3, [r4, #12]
 80062d6:	4628      	mov	r0, r5
 80062d8:	463b      	mov	r3, r7
 80062da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062e2:	f000 b8e7 	b.w	80064b4 <_write_r>

080062e6 <__sseek>:
 80062e6:	b510      	push	{r4, lr}
 80062e8:	460c      	mov	r4, r1
 80062ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ee:	f000 f8bd 	bl	800646c <_lseek_r>
 80062f2:	1c43      	adds	r3, r0, #1
 80062f4:	89a3      	ldrh	r3, [r4, #12]
 80062f6:	bf15      	itete	ne
 80062f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80062fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80062fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006302:	81a3      	strheq	r3, [r4, #12]
 8006304:	bf18      	it	ne
 8006306:	81a3      	strhne	r3, [r4, #12]
 8006308:	bd10      	pop	{r4, pc}

0800630a <__sclose>:
 800630a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800630e:	f000 b89d 	b.w	800644c <_close_r>

08006312 <__swbuf_r>:
 8006312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006314:	460e      	mov	r6, r1
 8006316:	4614      	mov	r4, r2
 8006318:	4605      	mov	r5, r0
 800631a:	b118      	cbz	r0, 8006324 <__swbuf_r+0x12>
 800631c:	6a03      	ldr	r3, [r0, #32]
 800631e:	b90b      	cbnz	r3, 8006324 <__swbuf_r+0x12>
 8006320:	f7ff ff08 	bl	8006134 <__sinit>
 8006324:	69a3      	ldr	r3, [r4, #24]
 8006326:	60a3      	str	r3, [r4, #8]
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	071a      	lsls	r2, r3, #28
 800632c:	d525      	bpl.n	800637a <__swbuf_r+0x68>
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	b31b      	cbz	r3, 800637a <__swbuf_r+0x68>
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	6922      	ldr	r2, [r4, #16]
 8006336:	b2f6      	uxtb	r6, r6
 8006338:	1a98      	subs	r0, r3, r2
 800633a:	6963      	ldr	r3, [r4, #20]
 800633c:	4637      	mov	r7, r6
 800633e:	4283      	cmp	r3, r0
 8006340:	dc04      	bgt.n	800634c <__swbuf_r+0x3a>
 8006342:	4621      	mov	r1, r4
 8006344:	4628      	mov	r0, r5
 8006346:	f000 fd4d 	bl	8006de4 <_fflush_r>
 800634a:	b9e0      	cbnz	r0, 8006386 <__swbuf_r+0x74>
 800634c:	68a3      	ldr	r3, [r4, #8]
 800634e:	3b01      	subs	r3, #1
 8006350:	60a3      	str	r3, [r4, #8]
 8006352:	6823      	ldr	r3, [r4, #0]
 8006354:	1c5a      	adds	r2, r3, #1
 8006356:	6022      	str	r2, [r4, #0]
 8006358:	701e      	strb	r6, [r3, #0]
 800635a:	6962      	ldr	r2, [r4, #20]
 800635c:	1c43      	adds	r3, r0, #1
 800635e:	429a      	cmp	r2, r3
 8006360:	d004      	beq.n	800636c <__swbuf_r+0x5a>
 8006362:	89a3      	ldrh	r3, [r4, #12]
 8006364:	07db      	lsls	r3, r3, #31
 8006366:	d506      	bpl.n	8006376 <__swbuf_r+0x64>
 8006368:	2e0a      	cmp	r6, #10
 800636a:	d104      	bne.n	8006376 <__swbuf_r+0x64>
 800636c:	4621      	mov	r1, r4
 800636e:	4628      	mov	r0, r5
 8006370:	f000 fd38 	bl	8006de4 <_fflush_r>
 8006374:	b938      	cbnz	r0, 8006386 <__swbuf_r+0x74>
 8006376:	4638      	mov	r0, r7
 8006378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800637a:	4621      	mov	r1, r4
 800637c:	4628      	mov	r0, r5
 800637e:	f000 f805 	bl	800638c <__swsetup_r>
 8006382:	2800      	cmp	r0, #0
 8006384:	d0d5      	beq.n	8006332 <__swbuf_r+0x20>
 8006386:	f04f 37ff 	mov.w	r7, #4294967295
 800638a:	e7f4      	b.n	8006376 <__swbuf_r+0x64>

0800638c <__swsetup_r>:
 800638c:	b538      	push	{r3, r4, r5, lr}
 800638e:	4b2a      	ldr	r3, [pc, #168]	; (8006438 <__swsetup_r+0xac>)
 8006390:	4605      	mov	r5, r0
 8006392:	6818      	ldr	r0, [r3, #0]
 8006394:	460c      	mov	r4, r1
 8006396:	b118      	cbz	r0, 80063a0 <__swsetup_r+0x14>
 8006398:	6a03      	ldr	r3, [r0, #32]
 800639a:	b90b      	cbnz	r3, 80063a0 <__swsetup_r+0x14>
 800639c:	f7ff feca 	bl	8006134 <__sinit>
 80063a0:	89a3      	ldrh	r3, [r4, #12]
 80063a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80063a6:	0718      	lsls	r0, r3, #28
 80063a8:	d422      	bmi.n	80063f0 <__swsetup_r+0x64>
 80063aa:	06d9      	lsls	r1, r3, #27
 80063ac:	d407      	bmi.n	80063be <__swsetup_r+0x32>
 80063ae:	2309      	movs	r3, #9
 80063b0:	602b      	str	r3, [r5, #0]
 80063b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80063b6:	f04f 30ff 	mov.w	r0, #4294967295
 80063ba:	81a3      	strh	r3, [r4, #12]
 80063bc:	e034      	b.n	8006428 <__swsetup_r+0x9c>
 80063be:	0758      	lsls	r0, r3, #29
 80063c0:	d512      	bpl.n	80063e8 <__swsetup_r+0x5c>
 80063c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063c4:	b141      	cbz	r1, 80063d8 <__swsetup_r+0x4c>
 80063c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063ca:	4299      	cmp	r1, r3
 80063cc:	d002      	beq.n	80063d4 <__swsetup_r+0x48>
 80063ce:	4628      	mov	r0, r5
 80063d0:	f000 f8bc 	bl	800654c <_free_r>
 80063d4:	2300      	movs	r3, #0
 80063d6:	6363      	str	r3, [r4, #52]	; 0x34
 80063d8:	89a3      	ldrh	r3, [r4, #12]
 80063da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80063de:	81a3      	strh	r3, [r4, #12]
 80063e0:	2300      	movs	r3, #0
 80063e2:	6063      	str	r3, [r4, #4]
 80063e4:	6923      	ldr	r3, [r4, #16]
 80063e6:	6023      	str	r3, [r4, #0]
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	f043 0308 	orr.w	r3, r3, #8
 80063ee:	81a3      	strh	r3, [r4, #12]
 80063f0:	6923      	ldr	r3, [r4, #16]
 80063f2:	b94b      	cbnz	r3, 8006408 <__swsetup_r+0x7c>
 80063f4:	89a3      	ldrh	r3, [r4, #12]
 80063f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80063fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063fe:	d003      	beq.n	8006408 <__swsetup_r+0x7c>
 8006400:	4621      	mov	r1, r4
 8006402:	4628      	mov	r0, r5
 8006404:	f000 fd3b 	bl	8006e7e <__smakebuf_r>
 8006408:	89a0      	ldrh	r0, [r4, #12]
 800640a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800640e:	f010 0301 	ands.w	r3, r0, #1
 8006412:	d00a      	beq.n	800642a <__swsetup_r+0x9e>
 8006414:	2300      	movs	r3, #0
 8006416:	60a3      	str	r3, [r4, #8]
 8006418:	6963      	ldr	r3, [r4, #20]
 800641a:	425b      	negs	r3, r3
 800641c:	61a3      	str	r3, [r4, #24]
 800641e:	6923      	ldr	r3, [r4, #16]
 8006420:	b943      	cbnz	r3, 8006434 <__swsetup_r+0xa8>
 8006422:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006426:	d1c4      	bne.n	80063b2 <__swsetup_r+0x26>
 8006428:	bd38      	pop	{r3, r4, r5, pc}
 800642a:	0781      	lsls	r1, r0, #30
 800642c:	bf58      	it	pl
 800642e:	6963      	ldrpl	r3, [r4, #20]
 8006430:	60a3      	str	r3, [r4, #8]
 8006432:	e7f4      	b.n	800641e <__swsetup_r+0x92>
 8006434:	2000      	movs	r0, #0
 8006436:	e7f7      	b.n	8006428 <__swsetup_r+0x9c>
 8006438:	20000064 	.word	0x20000064

0800643c <memset>:
 800643c:	4603      	mov	r3, r0
 800643e:	4402      	add	r2, r0
 8006440:	4293      	cmp	r3, r2
 8006442:	d100      	bne.n	8006446 <memset+0xa>
 8006444:	4770      	bx	lr
 8006446:	f803 1b01 	strb.w	r1, [r3], #1
 800644a:	e7f9      	b.n	8006440 <memset+0x4>

0800644c <_close_r>:
 800644c:	b538      	push	{r3, r4, r5, lr}
 800644e:	2300      	movs	r3, #0
 8006450:	4d05      	ldr	r5, [pc, #20]	; (8006468 <_close_r+0x1c>)
 8006452:	4604      	mov	r4, r0
 8006454:	4608      	mov	r0, r1
 8006456:	602b      	str	r3, [r5, #0]
 8006458:	f7fb f9c3 	bl	80017e2 <_close>
 800645c:	1c43      	adds	r3, r0, #1
 800645e:	d102      	bne.n	8006466 <_close_r+0x1a>
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	b103      	cbz	r3, 8006466 <_close_r+0x1a>
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	200004a4 	.word	0x200004a4

0800646c <_lseek_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4604      	mov	r4, r0
 8006470:	4608      	mov	r0, r1
 8006472:	4611      	mov	r1, r2
 8006474:	2200      	movs	r2, #0
 8006476:	4d05      	ldr	r5, [pc, #20]	; (800648c <_lseek_r+0x20>)
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fb f9d5 	bl	800182a <_lseek>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_lseek_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_lseek_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	200004a4 	.word	0x200004a4

08006490 <_read_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4604      	mov	r4, r0
 8006494:	4608      	mov	r0, r1
 8006496:	4611      	mov	r1, r2
 8006498:	2200      	movs	r2, #0
 800649a:	4d05      	ldr	r5, [pc, #20]	; (80064b0 <_read_r+0x20>)
 800649c:	602a      	str	r2, [r5, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	f7fb f982 	bl	80017a8 <_read>
 80064a4:	1c43      	adds	r3, r0, #1
 80064a6:	d102      	bne.n	80064ae <_read_r+0x1e>
 80064a8:	682b      	ldr	r3, [r5, #0]
 80064aa:	b103      	cbz	r3, 80064ae <_read_r+0x1e>
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	bd38      	pop	{r3, r4, r5, pc}
 80064b0:	200004a4 	.word	0x200004a4

080064b4 <_write_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	4604      	mov	r4, r0
 80064b8:	4608      	mov	r0, r1
 80064ba:	4611      	mov	r1, r2
 80064bc:	2200      	movs	r2, #0
 80064be:	4d05      	ldr	r5, [pc, #20]	; (80064d4 <_write_r+0x20>)
 80064c0:	602a      	str	r2, [r5, #0]
 80064c2:	461a      	mov	r2, r3
 80064c4:	f7fa fa94 	bl	80009f0 <_write>
 80064c8:	1c43      	adds	r3, r0, #1
 80064ca:	d102      	bne.n	80064d2 <_write_r+0x1e>
 80064cc:	682b      	ldr	r3, [r5, #0]
 80064ce:	b103      	cbz	r3, 80064d2 <_write_r+0x1e>
 80064d0:	6023      	str	r3, [r4, #0]
 80064d2:	bd38      	pop	{r3, r4, r5, pc}
 80064d4:	200004a4 	.word	0x200004a4

080064d8 <__errno>:
 80064d8:	4b01      	ldr	r3, [pc, #4]	; (80064e0 <__errno+0x8>)
 80064da:	6818      	ldr	r0, [r3, #0]
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	20000064 	.word	0x20000064

080064e4 <__libc_init_array>:
 80064e4:	b570      	push	{r4, r5, r6, lr}
 80064e6:	2600      	movs	r6, #0
 80064e8:	4d0c      	ldr	r5, [pc, #48]	; (800651c <__libc_init_array+0x38>)
 80064ea:	4c0d      	ldr	r4, [pc, #52]	; (8006520 <__libc_init_array+0x3c>)
 80064ec:	1b64      	subs	r4, r4, r5
 80064ee:	10a4      	asrs	r4, r4, #2
 80064f0:	42a6      	cmp	r6, r4
 80064f2:	d109      	bne.n	8006508 <__libc_init_array+0x24>
 80064f4:	f000 fd74 	bl	8006fe0 <_init>
 80064f8:	2600      	movs	r6, #0
 80064fa:	4d0a      	ldr	r5, [pc, #40]	; (8006524 <__libc_init_array+0x40>)
 80064fc:	4c0a      	ldr	r4, [pc, #40]	; (8006528 <__libc_init_array+0x44>)
 80064fe:	1b64      	subs	r4, r4, r5
 8006500:	10a4      	asrs	r4, r4, #2
 8006502:	42a6      	cmp	r6, r4
 8006504:	d105      	bne.n	8006512 <__libc_init_array+0x2e>
 8006506:	bd70      	pop	{r4, r5, r6, pc}
 8006508:	f855 3b04 	ldr.w	r3, [r5], #4
 800650c:	4798      	blx	r3
 800650e:	3601      	adds	r6, #1
 8006510:	e7ee      	b.n	80064f0 <__libc_init_array+0xc>
 8006512:	f855 3b04 	ldr.w	r3, [r5], #4
 8006516:	4798      	blx	r3
 8006518:	3601      	adds	r6, #1
 800651a:	e7f2      	b.n	8006502 <__libc_init_array+0x1e>
 800651c:	080072ec 	.word	0x080072ec
 8006520:	080072ec 	.word	0x080072ec
 8006524:	080072ec 	.word	0x080072ec
 8006528:	080072f0 	.word	0x080072f0

0800652c <__retarget_lock_acquire_recursive>:
 800652c:	4770      	bx	lr

0800652e <__retarget_lock_release_recursive>:
 800652e:	4770      	bx	lr

08006530 <memcpy>:
 8006530:	440a      	add	r2, r1
 8006532:	4291      	cmp	r1, r2
 8006534:	f100 33ff 	add.w	r3, r0, #4294967295
 8006538:	d100      	bne.n	800653c <memcpy+0xc>
 800653a:	4770      	bx	lr
 800653c:	b510      	push	{r4, lr}
 800653e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006542:	4291      	cmp	r1, r2
 8006544:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006548:	d1f9      	bne.n	800653e <memcpy+0xe>
 800654a:	bd10      	pop	{r4, pc}

0800654c <_free_r>:
 800654c:	b538      	push	{r3, r4, r5, lr}
 800654e:	4605      	mov	r5, r0
 8006550:	2900      	cmp	r1, #0
 8006552:	d040      	beq.n	80065d6 <_free_r+0x8a>
 8006554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006558:	1f0c      	subs	r4, r1, #4
 800655a:	2b00      	cmp	r3, #0
 800655c:	bfb8      	it	lt
 800655e:	18e4      	addlt	r4, r4, r3
 8006560:	f000 f8dc 	bl	800671c <__malloc_lock>
 8006564:	4a1c      	ldr	r2, [pc, #112]	; (80065d8 <_free_r+0x8c>)
 8006566:	6813      	ldr	r3, [r2, #0]
 8006568:	b933      	cbnz	r3, 8006578 <_free_r+0x2c>
 800656a:	6063      	str	r3, [r4, #4]
 800656c:	6014      	str	r4, [r2, #0]
 800656e:	4628      	mov	r0, r5
 8006570:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006574:	f000 b8d8 	b.w	8006728 <__malloc_unlock>
 8006578:	42a3      	cmp	r3, r4
 800657a:	d908      	bls.n	800658e <_free_r+0x42>
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	1821      	adds	r1, r4, r0
 8006580:	428b      	cmp	r3, r1
 8006582:	bf01      	itttt	eq
 8006584:	6819      	ldreq	r1, [r3, #0]
 8006586:	685b      	ldreq	r3, [r3, #4]
 8006588:	1809      	addeq	r1, r1, r0
 800658a:	6021      	streq	r1, [r4, #0]
 800658c:	e7ed      	b.n	800656a <_free_r+0x1e>
 800658e:	461a      	mov	r2, r3
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	b10b      	cbz	r3, 8006598 <_free_r+0x4c>
 8006594:	42a3      	cmp	r3, r4
 8006596:	d9fa      	bls.n	800658e <_free_r+0x42>
 8006598:	6811      	ldr	r1, [r2, #0]
 800659a:	1850      	adds	r0, r2, r1
 800659c:	42a0      	cmp	r0, r4
 800659e:	d10b      	bne.n	80065b8 <_free_r+0x6c>
 80065a0:	6820      	ldr	r0, [r4, #0]
 80065a2:	4401      	add	r1, r0
 80065a4:	1850      	adds	r0, r2, r1
 80065a6:	4283      	cmp	r3, r0
 80065a8:	6011      	str	r1, [r2, #0]
 80065aa:	d1e0      	bne.n	800656e <_free_r+0x22>
 80065ac:	6818      	ldr	r0, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	4408      	add	r0, r1
 80065b2:	6010      	str	r0, [r2, #0]
 80065b4:	6053      	str	r3, [r2, #4]
 80065b6:	e7da      	b.n	800656e <_free_r+0x22>
 80065b8:	d902      	bls.n	80065c0 <_free_r+0x74>
 80065ba:	230c      	movs	r3, #12
 80065bc:	602b      	str	r3, [r5, #0]
 80065be:	e7d6      	b.n	800656e <_free_r+0x22>
 80065c0:	6820      	ldr	r0, [r4, #0]
 80065c2:	1821      	adds	r1, r4, r0
 80065c4:	428b      	cmp	r3, r1
 80065c6:	bf01      	itttt	eq
 80065c8:	6819      	ldreq	r1, [r3, #0]
 80065ca:	685b      	ldreq	r3, [r3, #4]
 80065cc:	1809      	addeq	r1, r1, r0
 80065ce:	6021      	streq	r1, [r4, #0]
 80065d0:	6063      	str	r3, [r4, #4]
 80065d2:	6054      	str	r4, [r2, #4]
 80065d4:	e7cb      	b.n	800656e <_free_r+0x22>
 80065d6:	bd38      	pop	{r3, r4, r5, pc}
 80065d8:	200004ac 	.word	0x200004ac

080065dc <sbrk_aligned>:
 80065dc:	b570      	push	{r4, r5, r6, lr}
 80065de:	4e0e      	ldr	r6, [pc, #56]	; (8006618 <sbrk_aligned+0x3c>)
 80065e0:	460c      	mov	r4, r1
 80065e2:	6831      	ldr	r1, [r6, #0]
 80065e4:	4605      	mov	r5, r0
 80065e6:	b911      	cbnz	r1, 80065ee <sbrk_aligned+0x12>
 80065e8:	f000 fcdc 	bl	8006fa4 <_sbrk_r>
 80065ec:	6030      	str	r0, [r6, #0]
 80065ee:	4621      	mov	r1, r4
 80065f0:	4628      	mov	r0, r5
 80065f2:	f000 fcd7 	bl	8006fa4 <_sbrk_r>
 80065f6:	1c43      	adds	r3, r0, #1
 80065f8:	d00a      	beq.n	8006610 <sbrk_aligned+0x34>
 80065fa:	1cc4      	adds	r4, r0, #3
 80065fc:	f024 0403 	bic.w	r4, r4, #3
 8006600:	42a0      	cmp	r0, r4
 8006602:	d007      	beq.n	8006614 <sbrk_aligned+0x38>
 8006604:	1a21      	subs	r1, r4, r0
 8006606:	4628      	mov	r0, r5
 8006608:	f000 fccc 	bl	8006fa4 <_sbrk_r>
 800660c:	3001      	adds	r0, #1
 800660e:	d101      	bne.n	8006614 <sbrk_aligned+0x38>
 8006610:	f04f 34ff 	mov.w	r4, #4294967295
 8006614:	4620      	mov	r0, r4
 8006616:	bd70      	pop	{r4, r5, r6, pc}
 8006618:	200004b0 	.word	0x200004b0

0800661c <_malloc_r>:
 800661c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006620:	1ccd      	adds	r5, r1, #3
 8006622:	f025 0503 	bic.w	r5, r5, #3
 8006626:	3508      	adds	r5, #8
 8006628:	2d0c      	cmp	r5, #12
 800662a:	bf38      	it	cc
 800662c:	250c      	movcc	r5, #12
 800662e:	2d00      	cmp	r5, #0
 8006630:	4607      	mov	r7, r0
 8006632:	db01      	blt.n	8006638 <_malloc_r+0x1c>
 8006634:	42a9      	cmp	r1, r5
 8006636:	d905      	bls.n	8006644 <_malloc_r+0x28>
 8006638:	230c      	movs	r3, #12
 800663a:	2600      	movs	r6, #0
 800663c:	603b      	str	r3, [r7, #0]
 800663e:	4630      	mov	r0, r6
 8006640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006644:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006718 <_malloc_r+0xfc>
 8006648:	f000 f868 	bl	800671c <__malloc_lock>
 800664c:	f8d8 3000 	ldr.w	r3, [r8]
 8006650:	461c      	mov	r4, r3
 8006652:	bb5c      	cbnz	r4, 80066ac <_malloc_r+0x90>
 8006654:	4629      	mov	r1, r5
 8006656:	4638      	mov	r0, r7
 8006658:	f7ff ffc0 	bl	80065dc <sbrk_aligned>
 800665c:	1c43      	adds	r3, r0, #1
 800665e:	4604      	mov	r4, r0
 8006660:	d155      	bne.n	800670e <_malloc_r+0xf2>
 8006662:	f8d8 4000 	ldr.w	r4, [r8]
 8006666:	4626      	mov	r6, r4
 8006668:	2e00      	cmp	r6, #0
 800666a:	d145      	bne.n	80066f8 <_malloc_r+0xdc>
 800666c:	2c00      	cmp	r4, #0
 800666e:	d048      	beq.n	8006702 <_malloc_r+0xe6>
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	4631      	mov	r1, r6
 8006674:	4638      	mov	r0, r7
 8006676:	eb04 0903 	add.w	r9, r4, r3
 800667a:	f000 fc93 	bl	8006fa4 <_sbrk_r>
 800667e:	4581      	cmp	r9, r0
 8006680:	d13f      	bne.n	8006702 <_malloc_r+0xe6>
 8006682:	6821      	ldr	r1, [r4, #0]
 8006684:	4638      	mov	r0, r7
 8006686:	1a6d      	subs	r5, r5, r1
 8006688:	4629      	mov	r1, r5
 800668a:	f7ff ffa7 	bl	80065dc <sbrk_aligned>
 800668e:	3001      	adds	r0, #1
 8006690:	d037      	beq.n	8006702 <_malloc_r+0xe6>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	442b      	add	r3, r5
 8006696:	6023      	str	r3, [r4, #0]
 8006698:	f8d8 3000 	ldr.w	r3, [r8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d038      	beq.n	8006712 <_malloc_r+0xf6>
 80066a0:	685a      	ldr	r2, [r3, #4]
 80066a2:	42a2      	cmp	r2, r4
 80066a4:	d12b      	bne.n	80066fe <_malloc_r+0xe2>
 80066a6:	2200      	movs	r2, #0
 80066a8:	605a      	str	r2, [r3, #4]
 80066aa:	e00f      	b.n	80066cc <_malloc_r+0xb0>
 80066ac:	6822      	ldr	r2, [r4, #0]
 80066ae:	1b52      	subs	r2, r2, r5
 80066b0:	d41f      	bmi.n	80066f2 <_malloc_r+0xd6>
 80066b2:	2a0b      	cmp	r2, #11
 80066b4:	d917      	bls.n	80066e6 <_malloc_r+0xca>
 80066b6:	1961      	adds	r1, r4, r5
 80066b8:	42a3      	cmp	r3, r4
 80066ba:	6025      	str	r5, [r4, #0]
 80066bc:	bf18      	it	ne
 80066be:	6059      	strne	r1, [r3, #4]
 80066c0:	6863      	ldr	r3, [r4, #4]
 80066c2:	bf08      	it	eq
 80066c4:	f8c8 1000 	streq.w	r1, [r8]
 80066c8:	5162      	str	r2, [r4, r5]
 80066ca:	604b      	str	r3, [r1, #4]
 80066cc:	4638      	mov	r0, r7
 80066ce:	f104 060b 	add.w	r6, r4, #11
 80066d2:	f000 f829 	bl	8006728 <__malloc_unlock>
 80066d6:	f026 0607 	bic.w	r6, r6, #7
 80066da:	1d23      	adds	r3, r4, #4
 80066dc:	1af2      	subs	r2, r6, r3
 80066de:	d0ae      	beq.n	800663e <_malloc_r+0x22>
 80066e0:	1b9b      	subs	r3, r3, r6
 80066e2:	50a3      	str	r3, [r4, r2]
 80066e4:	e7ab      	b.n	800663e <_malloc_r+0x22>
 80066e6:	42a3      	cmp	r3, r4
 80066e8:	6862      	ldr	r2, [r4, #4]
 80066ea:	d1dd      	bne.n	80066a8 <_malloc_r+0x8c>
 80066ec:	f8c8 2000 	str.w	r2, [r8]
 80066f0:	e7ec      	b.n	80066cc <_malloc_r+0xb0>
 80066f2:	4623      	mov	r3, r4
 80066f4:	6864      	ldr	r4, [r4, #4]
 80066f6:	e7ac      	b.n	8006652 <_malloc_r+0x36>
 80066f8:	4634      	mov	r4, r6
 80066fa:	6876      	ldr	r6, [r6, #4]
 80066fc:	e7b4      	b.n	8006668 <_malloc_r+0x4c>
 80066fe:	4613      	mov	r3, r2
 8006700:	e7cc      	b.n	800669c <_malloc_r+0x80>
 8006702:	230c      	movs	r3, #12
 8006704:	4638      	mov	r0, r7
 8006706:	603b      	str	r3, [r7, #0]
 8006708:	f000 f80e 	bl	8006728 <__malloc_unlock>
 800670c:	e797      	b.n	800663e <_malloc_r+0x22>
 800670e:	6025      	str	r5, [r4, #0]
 8006710:	e7dc      	b.n	80066cc <_malloc_r+0xb0>
 8006712:	605b      	str	r3, [r3, #4]
 8006714:	deff      	udf	#255	; 0xff
 8006716:	bf00      	nop
 8006718:	200004ac 	.word	0x200004ac

0800671c <__malloc_lock>:
 800671c:	4801      	ldr	r0, [pc, #4]	; (8006724 <__malloc_lock+0x8>)
 800671e:	f7ff bf05 	b.w	800652c <__retarget_lock_acquire_recursive>
 8006722:	bf00      	nop
 8006724:	200004a8 	.word	0x200004a8

08006728 <__malloc_unlock>:
 8006728:	4801      	ldr	r0, [pc, #4]	; (8006730 <__malloc_unlock+0x8>)
 800672a:	f7ff bf00 	b.w	800652e <__retarget_lock_release_recursive>
 800672e:	bf00      	nop
 8006730:	200004a8 	.word	0x200004a8

08006734 <__sfputc_r>:
 8006734:	6893      	ldr	r3, [r2, #8]
 8006736:	b410      	push	{r4}
 8006738:	3b01      	subs	r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	6093      	str	r3, [r2, #8]
 800673e:	da07      	bge.n	8006750 <__sfputc_r+0x1c>
 8006740:	6994      	ldr	r4, [r2, #24]
 8006742:	42a3      	cmp	r3, r4
 8006744:	db01      	blt.n	800674a <__sfputc_r+0x16>
 8006746:	290a      	cmp	r1, #10
 8006748:	d102      	bne.n	8006750 <__sfputc_r+0x1c>
 800674a:	bc10      	pop	{r4}
 800674c:	f7ff bde1 	b.w	8006312 <__swbuf_r>
 8006750:	6813      	ldr	r3, [r2, #0]
 8006752:	1c58      	adds	r0, r3, #1
 8006754:	6010      	str	r0, [r2, #0]
 8006756:	7019      	strb	r1, [r3, #0]
 8006758:	4608      	mov	r0, r1
 800675a:	bc10      	pop	{r4}
 800675c:	4770      	bx	lr

0800675e <__sfputs_r>:
 800675e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006760:	4606      	mov	r6, r0
 8006762:	460f      	mov	r7, r1
 8006764:	4614      	mov	r4, r2
 8006766:	18d5      	adds	r5, r2, r3
 8006768:	42ac      	cmp	r4, r5
 800676a:	d101      	bne.n	8006770 <__sfputs_r+0x12>
 800676c:	2000      	movs	r0, #0
 800676e:	e007      	b.n	8006780 <__sfputs_r+0x22>
 8006770:	463a      	mov	r2, r7
 8006772:	4630      	mov	r0, r6
 8006774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006778:	f7ff ffdc 	bl	8006734 <__sfputc_r>
 800677c:	1c43      	adds	r3, r0, #1
 800677e:	d1f3      	bne.n	8006768 <__sfputs_r+0xa>
 8006780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006784 <_vfiprintf_r>:
 8006784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006788:	460d      	mov	r5, r1
 800678a:	4614      	mov	r4, r2
 800678c:	4698      	mov	r8, r3
 800678e:	4606      	mov	r6, r0
 8006790:	b09d      	sub	sp, #116	; 0x74
 8006792:	b118      	cbz	r0, 800679c <_vfiprintf_r+0x18>
 8006794:	6a03      	ldr	r3, [r0, #32]
 8006796:	b90b      	cbnz	r3, 800679c <_vfiprintf_r+0x18>
 8006798:	f7ff fccc 	bl	8006134 <__sinit>
 800679c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800679e:	07d9      	lsls	r1, r3, #31
 80067a0:	d405      	bmi.n	80067ae <_vfiprintf_r+0x2a>
 80067a2:	89ab      	ldrh	r3, [r5, #12]
 80067a4:	059a      	lsls	r2, r3, #22
 80067a6:	d402      	bmi.n	80067ae <_vfiprintf_r+0x2a>
 80067a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067aa:	f7ff febf 	bl	800652c <__retarget_lock_acquire_recursive>
 80067ae:	89ab      	ldrh	r3, [r5, #12]
 80067b0:	071b      	lsls	r3, r3, #28
 80067b2:	d501      	bpl.n	80067b8 <_vfiprintf_r+0x34>
 80067b4:	692b      	ldr	r3, [r5, #16]
 80067b6:	b99b      	cbnz	r3, 80067e0 <_vfiprintf_r+0x5c>
 80067b8:	4629      	mov	r1, r5
 80067ba:	4630      	mov	r0, r6
 80067bc:	f7ff fde6 	bl	800638c <__swsetup_r>
 80067c0:	b170      	cbz	r0, 80067e0 <_vfiprintf_r+0x5c>
 80067c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067c4:	07dc      	lsls	r4, r3, #31
 80067c6:	d504      	bpl.n	80067d2 <_vfiprintf_r+0x4e>
 80067c8:	f04f 30ff 	mov.w	r0, #4294967295
 80067cc:	b01d      	add	sp, #116	; 0x74
 80067ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067d2:	89ab      	ldrh	r3, [r5, #12]
 80067d4:	0598      	lsls	r0, r3, #22
 80067d6:	d4f7      	bmi.n	80067c8 <_vfiprintf_r+0x44>
 80067d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067da:	f7ff fea8 	bl	800652e <__retarget_lock_release_recursive>
 80067de:	e7f3      	b.n	80067c8 <_vfiprintf_r+0x44>
 80067e0:	2300      	movs	r3, #0
 80067e2:	9309      	str	r3, [sp, #36]	; 0x24
 80067e4:	2320      	movs	r3, #32
 80067e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80067ea:	2330      	movs	r3, #48	; 0x30
 80067ec:	f04f 0901 	mov.w	r9, #1
 80067f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80067f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80069a4 <_vfiprintf_r+0x220>
 80067f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80067fc:	4623      	mov	r3, r4
 80067fe:	469a      	mov	sl, r3
 8006800:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006804:	b10a      	cbz	r2, 800680a <_vfiprintf_r+0x86>
 8006806:	2a25      	cmp	r2, #37	; 0x25
 8006808:	d1f9      	bne.n	80067fe <_vfiprintf_r+0x7a>
 800680a:	ebba 0b04 	subs.w	fp, sl, r4
 800680e:	d00b      	beq.n	8006828 <_vfiprintf_r+0xa4>
 8006810:	465b      	mov	r3, fp
 8006812:	4622      	mov	r2, r4
 8006814:	4629      	mov	r1, r5
 8006816:	4630      	mov	r0, r6
 8006818:	f7ff ffa1 	bl	800675e <__sfputs_r>
 800681c:	3001      	adds	r0, #1
 800681e:	f000 80a9 	beq.w	8006974 <_vfiprintf_r+0x1f0>
 8006822:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006824:	445a      	add	r2, fp
 8006826:	9209      	str	r2, [sp, #36]	; 0x24
 8006828:	f89a 3000 	ldrb.w	r3, [sl]
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 80a1 	beq.w	8006974 <_vfiprintf_r+0x1f0>
 8006832:	2300      	movs	r3, #0
 8006834:	f04f 32ff 	mov.w	r2, #4294967295
 8006838:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800683c:	f10a 0a01 	add.w	sl, sl, #1
 8006840:	9304      	str	r3, [sp, #16]
 8006842:	9307      	str	r3, [sp, #28]
 8006844:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006848:	931a      	str	r3, [sp, #104]	; 0x68
 800684a:	4654      	mov	r4, sl
 800684c:	2205      	movs	r2, #5
 800684e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006852:	4854      	ldr	r0, [pc, #336]	; (80069a4 <_vfiprintf_r+0x220>)
 8006854:	f000 fbb6 	bl	8006fc4 <memchr>
 8006858:	9a04      	ldr	r2, [sp, #16]
 800685a:	b9d8      	cbnz	r0, 8006894 <_vfiprintf_r+0x110>
 800685c:	06d1      	lsls	r1, r2, #27
 800685e:	bf44      	itt	mi
 8006860:	2320      	movmi	r3, #32
 8006862:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006866:	0713      	lsls	r3, r2, #28
 8006868:	bf44      	itt	mi
 800686a:	232b      	movmi	r3, #43	; 0x2b
 800686c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006870:	f89a 3000 	ldrb.w	r3, [sl]
 8006874:	2b2a      	cmp	r3, #42	; 0x2a
 8006876:	d015      	beq.n	80068a4 <_vfiprintf_r+0x120>
 8006878:	4654      	mov	r4, sl
 800687a:	2000      	movs	r0, #0
 800687c:	f04f 0c0a 	mov.w	ip, #10
 8006880:	9a07      	ldr	r2, [sp, #28]
 8006882:	4621      	mov	r1, r4
 8006884:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006888:	3b30      	subs	r3, #48	; 0x30
 800688a:	2b09      	cmp	r3, #9
 800688c:	d94d      	bls.n	800692a <_vfiprintf_r+0x1a6>
 800688e:	b1b0      	cbz	r0, 80068be <_vfiprintf_r+0x13a>
 8006890:	9207      	str	r2, [sp, #28]
 8006892:	e014      	b.n	80068be <_vfiprintf_r+0x13a>
 8006894:	eba0 0308 	sub.w	r3, r0, r8
 8006898:	fa09 f303 	lsl.w	r3, r9, r3
 800689c:	4313      	orrs	r3, r2
 800689e:	46a2      	mov	sl, r4
 80068a0:	9304      	str	r3, [sp, #16]
 80068a2:	e7d2      	b.n	800684a <_vfiprintf_r+0xc6>
 80068a4:	9b03      	ldr	r3, [sp, #12]
 80068a6:	1d19      	adds	r1, r3, #4
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	9103      	str	r1, [sp, #12]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	bfbb      	ittet	lt
 80068b0:	425b      	neglt	r3, r3
 80068b2:	f042 0202 	orrlt.w	r2, r2, #2
 80068b6:	9307      	strge	r3, [sp, #28]
 80068b8:	9307      	strlt	r3, [sp, #28]
 80068ba:	bfb8      	it	lt
 80068bc:	9204      	strlt	r2, [sp, #16]
 80068be:	7823      	ldrb	r3, [r4, #0]
 80068c0:	2b2e      	cmp	r3, #46	; 0x2e
 80068c2:	d10c      	bne.n	80068de <_vfiprintf_r+0x15a>
 80068c4:	7863      	ldrb	r3, [r4, #1]
 80068c6:	2b2a      	cmp	r3, #42	; 0x2a
 80068c8:	d134      	bne.n	8006934 <_vfiprintf_r+0x1b0>
 80068ca:	9b03      	ldr	r3, [sp, #12]
 80068cc:	3402      	adds	r4, #2
 80068ce:	1d1a      	adds	r2, r3, #4
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	9203      	str	r2, [sp, #12]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	bfb8      	it	lt
 80068d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80068dc:	9305      	str	r3, [sp, #20]
 80068de:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80069a8 <_vfiprintf_r+0x224>
 80068e2:	2203      	movs	r2, #3
 80068e4:	4650      	mov	r0, sl
 80068e6:	7821      	ldrb	r1, [r4, #0]
 80068e8:	f000 fb6c 	bl	8006fc4 <memchr>
 80068ec:	b138      	cbz	r0, 80068fe <_vfiprintf_r+0x17a>
 80068ee:	2240      	movs	r2, #64	; 0x40
 80068f0:	9b04      	ldr	r3, [sp, #16]
 80068f2:	eba0 000a 	sub.w	r0, r0, sl
 80068f6:	4082      	lsls	r2, r0
 80068f8:	4313      	orrs	r3, r2
 80068fa:	3401      	adds	r4, #1
 80068fc:	9304      	str	r3, [sp, #16]
 80068fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006902:	2206      	movs	r2, #6
 8006904:	4829      	ldr	r0, [pc, #164]	; (80069ac <_vfiprintf_r+0x228>)
 8006906:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800690a:	f000 fb5b 	bl	8006fc4 <memchr>
 800690e:	2800      	cmp	r0, #0
 8006910:	d03f      	beq.n	8006992 <_vfiprintf_r+0x20e>
 8006912:	4b27      	ldr	r3, [pc, #156]	; (80069b0 <_vfiprintf_r+0x22c>)
 8006914:	bb1b      	cbnz	r3, 800695e <_vfiprintf_r+0x1da>
 8006916:	9b03      	ldr	r3, [sp, #12]
 8006918:	3307      	adds	r3, #7
 800691a:	f023 0307 	bic.w	r3, r3, #7
 800691e:	3308      	adds	r3, #8
 8006920:	9303      	str	r3, [sp, #12]
 8006922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006924:	443b      	add	r3, r7
 8006926:	9309      	str	r3, [sp, #36]	; 0x24
 8006928:	e768      	b.n	80067fc <_vfiprintf_r+0x78>
 800692a:	460c      	mov	r4, r1
 800692c:	2001      	movs	r0, #1
 800692e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006932:	e7a6      	b.n	8006882 <_vfiprintf_r+0xfe>
 8006934:	2300      	movs	r3, #0
 8006936:	f04f 0c0a 	mov.w	ip, #10
 800693a:	4619      	mov	r1, r3
 800693c:	3401      	adds	r4, #1
 800693e:	9305      	str	r3, [sp, #20]
 8006940:	4620      	mov	r0, r4
 8006942:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006946:	3a30      	subs	r2, #48	; 0x30
 8006948:	2a09      	cmp	r2, #9
 800694a:	d903      	bls.n	8006954 <_vfiprintf_r+0x1d0>
 800694c:	2b00      	cmp	r3, #0
 800694e:	d0c6      	beq.n	80068de <_vfiprintf_r+0x15a>
 8006950:	9105      	str	r1, [sp, #20]
 8006952:	e7c4      	b.n	80068de <_vfiprintf_r+0x15a>
 8006954:	4604      	mov	r4, r0
 8006956:	2301      	movs	r3, #1
 8006958:	fb0c 2101 	mla	r1, ip, r1, r2
 800695c:	e7f0      	b.n	8006940 <_vfiprintf_r+0x1bc>
 800695e:	ab03      	add	r3, sp, #12
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	462a      	mov	r2, r5
 8006964:	4630      	mov	r0, r6
 8006966:	4b13      	ldr	r3, [pc, #76]	; (80069b4 <_vfiprintf_r+0x230>)
 8006968:	a904      	add	r1, sp, #16
 800696a:	f3af 8000 	nop.w
 800696e:	4607      	mov	r7, r0
 8006970:	1c78      	adds	r0, r7, #1
 8006972:	d1d6      	bne.n	8006922 <_vfiprintf_r+0x19e>
 8006974:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006976:	07d9      	lsls	r1, r3, #31
 8006978:	d405      	bmi.n	8006986 <_vfiprintf_r+0x202>
 800697a:	89ab      	ldrh	r3, [r5, #12]
 800697c:	059a      	lsls	r2, r3, #22
 800697e:	d402      	bmi.n	8006986 <_vfiprintf_r+0x202>
 8006980:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006982:	f7ff fdd4 	bl	800652e <__retarget_lock_release_recursive>
 8006986:	89ab      	ldrh	r3, [r5, #12]
 8006988:	065b      	lsls	r3, r3, #25
 800698a:	f53f af1d 	bmi.w	80067c8 <_vfiprintf_r+0x44>
 800698e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006990:	e71c      	b.n	80067cc <_vfiprintf_r+0x48>
 8006992:	ab03      	add	r3, sp, #12
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	462a      	mov	r2, r5
 8006998:	4630      	mov	r0, r6
 800699a:	4b06      	ldr	r3, [pc, #24]	; (80069b4 <_vfiprintf_r+0x230>)
 800699c:	a904      	add	r1, sp, #16
 800699e:	f000 f87d 	bl	8006a9c <_printf_i>
 80069a2:	e7e4      	b.n	800696e <_vfiprintf_r+0x1ea>
 80069a4:	080072b6 	.word	0x080072b6
 80069a8:	080072bc 	.word	0x080072bc
 80069ac:	080072c0 	.word	0x080072c0
 80069b0:	00000000 	.word	0x00000000
 80069b4:	0800675f 	.word	0x0800675f

080069b8 <_printf_common>:
 80069b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069bc:	4616      	mov	r6, r2
 80069be:	4699      	mov	r9, r3
 80069c0:	688a      	ldr	r2, [r1, #8]
 80069c2:	690b      	ldr	r3, [r1, #16]
 80069c4:	4607      	mov	r7, r0
 80069c6:	4293      	cmp	r3, r2
 80069c8:	bfb8      	it	lt
 80069ca:	4613      	movlt	r3, r2
 80069cc:	6033      	str	r3, [r6, #0]
 80069ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069d2:	460c      	mov	r4, r1
 80069d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069d8:	b10a      	cbz	r2, 80069de <_printf_common+0x26>
 80069da:	3301      	adds	r3, #1
 80069dc:	6033      	str	r3, [r6, #0]
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	0699      	lsls	r1, r3, #26
 80069e2:	bf42      	ittt	mi
 80069e4:	6833      	ldrmi	r3, [r6, #0]
 80069e6:	3302      	addmi	r3, #2
 80069e8:	6033      	strmi	r3, [r6, #0]
 80069ea:	6825      	ldr	r5, [r4, #0]
 80069ec:	f015 0506 	ands.w	r5, r5, #6
 80069f0:	d106      	bne.n	8006a00 <_printf_common+0x48>
 80069f2:	f104 0a19 	add.w	sl, r4, #25
 80069f6:	68e3      	ldr	r3, [r4, #12]
 80069f8:	6832      	ldr	r2, [r6, #0]
 80069fa:	1a9b      	subs	r3, r3, r2
 80069fc:	42ab      	cmp	r3, r5
 80069fe:	dc2b      	bgt.n	8006a58 <_printf_common+0xa0>
 8006a00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a04:	1e13      	subs	r3, r2, #0
 8006a06:	6822      	ldr	r2, [r4, #0]
 8006a08:	bf18      	it	ne
 8006a0a:	2301      	movne	r3, #1
 8006a0c:	0692      	lsls	r2, r2, #26
 8006a0e:	d430      	bmi.n	8006a72 <_printf_common+0xba>
 8006a10:	4649      	mov	r1, r9
 8006a12:	4638      	mov	r0, r7
 8006a14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a18:	47c0      	blx	r8
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	d023      	beq.n	8006a66 <_printf_common+0xae>
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	6922      	ldr	r2, [r4, #16]
 8006a22:	f003 0306 	and.w	r3, r3, #6
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	bf14      	ite	ne
 8006a2a:	2500      	movne	r5, #0
 8006a2c:	6833      	ldreq	r3, [r6, #0]
 8006a2e:	f04f 0600 	mov.w	r6, #0
 8006a32:	bf08      	it	eq
 8006a34:	68e5      	ldreq	r5, [r4, #12]
 8006a36:	f104 041a 	add.w	r4, r4, #26
 8006a3a:	bf08      	it	eq
 8006a3c:	1aed      	subeq	r5, r5, r3
 8006a3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006a42:	bf08      	it	eq
 8006a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	bfc4      	itt	gt
 8006a4c:	1a9b      	subgt	r3, r3, r2
 8006a4e:	18ed      	addgt	r5, r5, r3
 8006a50:	42b5      	cmp	r5, r6
 8006a52:	d11a      	bne.n	8006a8a <_printf_common+0xd2>
 8006a54:	2000      	movs	r0, #0
 8006a56:	e008      	b.n	8006a6a <_printf_common+0xb2>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	4652      	mov	r2, sl
 8006a5c:	4649      	mov	r1, r9
 8006a5e:	4638      	mov	r0, r7
 8006a60:	47c0      	blx	r8
 8006a62:	3001      	adds	r0, #1
 8006a64:	d103      	bne.n	8006a6e <_printf_common+0xb6>
 8006a66:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a6e:	3501      	adds	r5, #1
 8006a70:	e7c1      	b.n	80069f6 <_printf_common+0x3e>
 8006a72:	2030      	movs	r0, #48	; 0x30
 8006a74:	18e1      	adds	r1, r4, r3
 8006a76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a80:	4422      	add	r2, r4
 8006a82:	3302      	adds	r3, #2
 8006a84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a88:	e7c2      	b.n	8006a10 <_printf_common+0x58>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4649      	mov	r1, r9
 8006a90:	4638      	mov	r0, r7
 8006a92:	47c0      	blx	r8
 8006a94:	3001      	adds	r0, #1
 8006a96:	d0e6      	beq.n	8006a66 <_printf_common+0xae>
 8006a98:	3601      	adds	r6, #1
 8006a9a:	e7d9      	b.n	8006a50 <_printf_common+0x98>

08006a9c <_printf_i>:
 8006a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa0:	7e0f      	ldrb	r7, [r1, #24]
 8006aa2:	4691      	mov	r9, r2
 8006aa4:	2f78      	cmp	r7, #120	; 0x78
 8006aa6:	4680      	mov	r8, r0
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	469a      	mov	sl, r3
 8006aac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006aae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ab2:	d807      	bhi.n	8006ac4 <_printf_i+0x28>
 8006ab4:	2f62      	cmp	r7, #98	; 0x62
 8006ab6:	d80a      	bhi.n	8006ace <_printf_i+0x32>
 8006ab8:	2f00      	cmp	r7, #0
 8006aba:	f000 80d5 	beq.w	8006c68 <_printf_i+0x1cc>
 8006abe:	2f58      	cmp	r7, #88	; 0x58
 8006ac0:	f000 80c1 	beq.w	8006c46 <_printf_i+0x1aa>
 8006ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ac8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006acc:	e03a      	b.n	8006b44 <_printf_i+0xa8>
 8006ace:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ad2:	2b15      	cmp	r3, #21
 8006ad4:	d8f6      	bhi.n	8006ac4 <_printf_i+0x28>
 8006ad6:	a101      	add	r1, pc, #4	; (adr r1, 8006adc <_printf_i+0x40>)
 8006ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006adc:	08006b35 	.word	0x08006b35
 8006ae0:	08006b49 	.word	0x08006b49
 8006ae4:	08006ac5 	.word	0x08006ac5
 8006ae8:	08006ac5 	.word	0x08006ac5
 8006aec:	08006ac5 	.word	0x08006ac5
 8006af0:	08006ac5 	.word	0x08006ac5
 8006af4:	08006b49 	.word	0x08006b49
 8006af8:	08006ac5 	.word	0x08006ac5
 8006afc:	08006ac5 	.word	0x08006ac5
 8006b00:	08006ac5 	.word	0x08006ac5
 8006b04:	08006ac5 	.word	0x08006ac5
 8006b08:	08006c4f 	.word	0x08006c4f
 8006b0c:	08006b75 	.word	0x08006b75
 8006b10:	08006c09 	.word	0x08006c09
 8006b14:	08006ac5 	.word	0x08006ac5
 8006b18:	08006ac5 	.word	0x08006ac5
 8006b1c:	08006c71 	.word	0x08006c71
 8006b20:	08006ac5 	.word	0x08006ac5
 8006b24:	08006b75 	.word	0x08006b75
 8006b28:	08006ac5 	.word	0x08006ac5
 8006b2c:	08006ac5 	.word	0x08006ac5
 8006b30:	08006c11 	.word	0x08006c11
 8006b34:	682b      	ldr	r3, [r5, #0]
 8006b36:	1d1a      	adds	r2, r3, #4
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	602a      	str	r2, [r5, #0]
 8006b3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b44:	2301      	movs	r3, #1
 8006b46:	e0a0      	b.n	8006c8a <_printf_i+0x1ee>
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	682b      	ldr	r3, [r5, #0]
 8006b4c:	0607      	lsls	r7, r0, #24
 8006b4e:	f103 0104 	add.w	r1, r3, #4
 8006b52:	6029      	str	r1, [r5, #0]
 8006b54:	d501      	bpl.n	8006b5a <_printf_i+0xbe>
 8006b56:	681e      	ldr	r6, [r3, #0]
 8006b58:	e003      	b.n	8006b62 <_printf_i+0xc6>
 8006b5a:	0646      	lsls	r6, r0, #25
 8006b5c:	d5fb      	bpl.n	8006b56 <_printf_i+0xba>
 8006b5e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006b62:	2e00      	cmp	r6, #0
 8006b64:	da03      	bge.n	8006b6e <_printf_i+0xd2>
 8006b66:	232d      	movs	r3, #45	; 0x2d
 8006b68:	4276      	negs	r6, r6
 8006b6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b6e:	230a      	movs	r3, #10
 8006b70:	4859      	ldr	r0, [pc, #356]	; (8006cd8 <_printf_i+0x23c>)
 8006b72:	e012      	b.n	8006b9a <_printf_i+0xfe>
 8006b74:	682b      	ldr	r3, [r5, #0]
 8006b76:	6820      	ldr	r0, [r4, #0]
 8006b78:	1d19      	adds	r1, r3, #4
 8006b7a:	6029      	str	r1, [r5, #0]
 8006b7c:	0605      	lsls	r5, r0, #24
 8006b7e:	d501      	bpl.n	8006b84 <_printf_i+0xe8>
 8006b80:	681e      	ldr	r6, [r3, #0]
 8006b82:	e002      	b.n	8006b8a <_printf_i+0xee>
 8006b84:	0641      	lsls	r1, r0, #25
 8006b86:	d5fb      	bpl.n	8006b80 <_printf_i+0xe4>
 8006b88:	881e      	ldrh	r6, [r3, #0]
 8006b8a:	2f6f      	cmp	r7, #111	; 0x6f
 8006b8c:	bf0c      	ite	eq
 8006b8e:	2308      	moveq	r3, #8
 8006b90:	230a      	movne	r3, #10
 8006b92:	4851      	ldr	r0, [pc, #324]	; (8006cd8 <_printf_i+0x23c>)
 8006b94:	2100      	movs	r1, #0
 8006b96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b9a:	6865      	ldr	r5, [r4, #4]
 8006b9c:	2d00      	cmp	r5, #0
 8006b9e:	bfa8      	it	ge
 8006ba0:	6821      	ldrge	r1, [r4, #0]
 8006ba2:	60a5      	str	r5, [r4, #8]
 8006ba4:	bfa4      	itt	ge
 8006ba6:	f021 0104 	bicge.w	r1, r1, #4
 8006baa:	6021      	strge	r1, [r4, #0]
 8006bac:	b90e      	cbnz	r6, 8006bb2 <_printf_i+0x116>
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	d04b      	beq.n	8006c4a <_printf_i+0x1ae>
 8006bb2:	4615      	mov	r5, r2
 8006bb4:	fbb6 f1f3 	udiv	r1, r6, r3
 8006bb8:	fb03 6711 	mls	r7, r3, r1, r6
 8006bbc:	5dc7      	ldrb	r7, [r0, r7]
 8006bbe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006bc2:	4637      	mov	r7, r6
 8006bc4:	42bb      	cmp	r3, r7
 8006bc6:	460e      	mov	r6, r1
 8006bc8:	d9f4      	bls.n	8006bb4 <_printf_i+0x118>
 8006bca:	2b08      	cmp	r3, #8
 8006bcc:	d10b      	bne.n	8006be6 <_printf_i+0x14a>
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	07de      	lsls	r6, r3, #31
 8006bd2:	d508      	bpl.n	8006be6 <_printf_i+0x14a>
 8006bd4:	6923      	ldr	r3, [r4, #16]
 8006bd6:	6861      	ldr	r1, [r4, #4]
 8006bd8:	4299      	cmp	r1, r3
 8006bda:	bfde      	ittt	le
 8006bdc:	2330      	movle	r3, #48	; 0x30
 8006bde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006be2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006be6:	1b52      	subs	r2, r2, r5
 8006be8:	6122      	str	r2, [r4, #16]
 8006bea:	464b      	mov	r3, r9
 8006bec:	4621      	mov	r1, r4
 8006bee:	4640      	mov	r0, r8
 8006bf0:	f8cd a000 	str.w	sl, [sp]
 8006bf4:	aa03      	add	r2, sp, #12
 8006bf6:	f7ff fedf 	bl	80069b8 <_printf_common>
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	d14a      	bne.n	8006c94 <_printf_i+0x1f8>
 8006bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006c02:	b004      	add	sp, #16
 8006c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	f043 0320 	orr.w	r3, r3, #32
 8006c0e:	6023      	str	r3, [r4, #0]
 8006c10:	2778      	movs	r7, #120	; 0x78
 8006c12:	4832      	ldr	r0, [pc, #200]	; (8006cdc <_printf_i+0x240>)
 8006c14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	6829      	ldr	r1, [r5, #0]
 8006c1c:	061f      	lsls	r7, r3, #24
 8006c1e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006c22:	d402      	bmi.n	8006c2a <_printf_i+0x18e>
 8006c24:	065f      	lsls	r7, r3, #25
 8006c26:	bf48      	it	mi
 8006c28:	b2b6      	uxthmi	r6, r6
 8006c2a:	07df      	lsls	r7, r3, #31
 8006c2c:	bf48      	it	mi
 8006c2e:	f043 0320 	orrmi.w	r3, r3, #32
 8006c32:	6029      	str	r1, [r5, #0]
 8006c34:	bf48      	it	mi
 8006c36:	6023      	strmi	r3, [r4, #0]
 8006c38:	b91e      	cbnz	r6, 8006c42 <_printf_i+0x1a6>
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	f023 0320 	bic.w	r3, r3, #32
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	2310      	movs	r3, #16
 8006c44:	e7a6      	b.n	8006b94 <_printf_i+0xf8>
 8006c46:	4824      	ldr	r0, [pc, #144]	; (8006cd8 <_printf_i+0x23c>)
 8006c48:	e7e4      	b.n	8006c14 <_printf_i+0x178>
 8006c4a:	4615      	mov	r5, r2
 8006c4c:	e7bd      	b.n	8006bca <_printf_i+0x12e>
 8006c4e:	682b      	ldr	r3, [r5, #0]
 8006c50:	6826      	ldr	r6, [r4, #0]
 8006c52:	1d18      	adds	r0, r3, #4
 8006c54:	6961      	ldr	r1, [r4, #20]
 8006c56:	6028      	str	r0, [r5, #0]
 8006c58:	0635      	lsls	r5, r6, #24
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	d501      	bpl.n	8006c62 <_printf_i+0x1c6>
 8006c5e:	6019      	str	r1, [r3, #0]
 8006c60:	e002      	b.n	8006c68 <_printf_i+0x1cc>
 8006c62:	0670      	lsls	r0, r6, #25
 8006c64:	d5fb      	bpl.n	8006c5e <_printf_i+0x1c2>
 8006c66:	8019      	strh	r1, [r3, #0]
 8006c68:	2300      	movs	r3, #0
 8006c6a:	4615      	mov	r5, r2
 8006c6c:	6123      	str	r3, [r4, #16]
 8006c6e:	e7bc      	b.n	8006bea <_printf_i+0x14e>
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	2100      	movs	r1, #0
 8006c74:	1d1a      	adds	r2, r3, #4
 8006c76:	602a      	str	r2, [r5, #0]
 8006c78:	681d      	ldr	r5, [r3, #0]
 8006c7a:	6862      	ldr	r2, [r4, #4]
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	f000 f9a1 	bl	8006fc4 <memchr>
 8006c82:	b108      	cbz	r0, 8006c88 <_printf_i+0x1ec>
 8006c84:	1b40      	subs	r0, r0, r5
 8006c86:	6060      	str	r0, [r4, #4]
 8006c88:	6863      	ldr	r3, [r4, #4]
 8006c8a:	6123      	str	r3, [r4, #16]
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c92:	e7aa      	b.n	8006bea <_printf_i+0x14e>
 8006c94:	462a      	mov	r2, r5
 8006c96:	4649      	mov	r1, r9
 8006c98:	4640      	mov	r0, r8
 8006c9a:	6923      	ldr	r3, [r4, #16]
 8006c9c:	47d0      	blx	sl
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	d0ad      	beq.n	8006bfe <_printf_i+0x162>
 8006ca2:	6823      	ldr	r3, [r4, #0]
 8006ca4:	079b      	lsls	r3, r3, #30
 8006ca6:	d413      	bmi.n	8006cd0 <_printf_i+0x234>
 8006ca8:	68e0      	ldr	r0, [r4, #12]
 8006caa:	9b03      	ldr	r3, [sp, #12]
 8006cac:	4298      	cmp	r0, r3
 8006cae:	bfb8      	it	lt
 8006cb0:	4618      	movlt	r0, r3
 8006cb2:	e7a6      	b.n	8006c02 <_printf_i+0x166>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	4632      	mov	r2, r6
 8006cb8:	4649      	mov	r1, r9
 8006cba:	4640      	mov	r0, r8
 8006cbc:	47d0      	blx	sl
 8006cbe:	3001      	adds	r0, #1
 8006cc0:	d09d      	beq.n	8006bfe <_printf_i+0x162>
 8006cc2:	3501      	adds	r5, #1
 8006cc4:	68e3      	ldr	r3, [r4, #12]
 8006cc6:	9903      	ldr	r1, [sp, #12]
 8006cc8:	1a5b      	subs	r3, r3, r1
 8006cca:	42ab      	cmp	r3, r5
 8006ccc:	dcf2      	bgt.n	8006cb4 <_printf_i+0x218>
 8006cce:	e7eb      	b.n	8006ca8 <_printf_i+0x20c>
 8006cd0:	2500      	movs	r5, #0
 8006cd2:	f104 0619 	add.w	r6, r4, #25
 8006cd6:	e7f5      	b.n	8006cc4 <_printf_i+0x228>
 8006cd8:	080072c7 	.word	0x080072c7
 8006cdc:	080072d8 	.word	0x080072d8

08006ce0 <__sflush_r>:
 8006ce0:	898a      	ldrh	r2, [r1, #12]
 8006ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce4:	4605      	mov	r5, r0
 8006ce6:	0710      	lsls	r0, r2, #28
 8006ce8:	460c      	mov	r4, r1
 8006cea:	d457      	bmi.n	8006d9c <__sflush_r+0xbc>
 8006cec:	684b      	ldr	r3, [r1, #4]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	dc04      	bgt.n	8006cfc <__sflush_r+0x1c>
 8006cf2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	dc01      	bgt.n	8006cfc <__sflush_r+0x1c>
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cfe:	2e00      	cmp	r6, #0
 8006d00:	d0fa      	beq.n	8006cf8 <__sflush_r+0x18>
 8006d02:	2300      	movs	r3, #0
 8006d04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d08:	682f      	ldr	r7, [r5, #0]
 8006d0a:	6a21      	ldr	r1, [r4, #32]
 8006d0c:	602b      	str	r3, [r5, #0]
 8006d0e:	d032      	beq.n	8006d76 <__sflush_r+0x96>
 8006d10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	075a      	lsls	r2, r3, #29
 8006d16:	d505      	bpl.n	8006d24 <__sflush_r+0x44>
 8006d18:	6863      	ldr	r3, [r4, #4]
 8006d1a:	1ac0      	subs	r0, r0, r3
 8006d1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d1e:	b10b      	cbz	r3, 8006d24 <__sflush_r+0x44>
 8006d20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d22:	1ac0      	subs	r0, r0, r3
 8006d24:	2300      	movs	r3, #0
 8006d26:	4602      	mov	r2, r0
 8006d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	6a21      	ldr	r1, [r4, #32]
 8006d2e:	47b0      	blx	r6
 8006d30:	1c43      	adds	r3, r0, #1
 8006d32:	89a3      	ldrh	r3, [r4, #12]
 8006d34:	d106      	bne.n	8006d44 <__sflush_r+0x64>
 8006d36:	6829      	ldr	r1, [r5, #0]
 8006d38:	291d      	cmp	r1, #29
 8006d3a:	d82b      	bhi.n	8006d94 <__sflush_r+0xb4>
 8006d3c:	4a28      	ldr	r2, [pc, #160]	; (8006de0 <__sflush_r+0x100>)
 8006d3e:	410a      	asrs	r2, r1
 8006d40:	07d6      	lsls	r6, r2, #31
 8006d42:	d427      	bmi.n	8006d94 <__sflush_r+0xb4>
 8006d44:	2200      	movs	r2, #0
 8006d46:	6062      	str	r2, [r4, #4]
 8006d48:	6922      	ldr	r2, [r4, #16]
 8006d4a:	04d9      	lsls	r1, r3, #19
 8006d4c:	6022      	str	r2, [r4, #0]
 8006d4e:	d504      	bpl.n	8006d5a <__sflush_r+0x7a>
 8006d50:	1c42      	adds	r2, r0, #1
 8006d52:	d101      	bne.n	8006d58 <__sflush_r+0x78>
 8006d54:	682b      	ldr	r3, [r5, #0]
 8006d56:	b903      	cbnz	r3, 8006d5a <__sflush_r+0x7a>
 8006d58:	6560      	str	r0, [r4, #84]	; 0x54
 8006d5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d5c:	602f      	str	r7, [r5, #0]
 8006d5e:	2900      	cmp	r1, #0
 8006d60:	d0ca      	beq.n	8006cf8 <__sflush_r+0x18>
 8006d62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d66:	4299      	cmp	r1, r3
 8006d68:	d002      	beq.n	8006d70 <__sflush_r+0x90>
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	f7ff fbee 	bl	800654c <_free_r>
 8006d70:	2000      	movs	r0, #0
 8006d72:	6360      	str	r0, [r4, #52]	; 0x34
 8006d74:	e7c1      	b.n	8006cfa <__sflush_r+0x1a>
 8006d76:	2301      	movs	r3, #1
 8006d78:	4628      	mov	r0, r5
 8006d7a:	47b0      	blx	r6
 8006d7c:	1c41      	adds	r1, r0, #1
 8006d7e:	d1c8      	bne.n	8006d12 <__sflush_r+0x32>
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d0c5      	beq.n	8006d12 <__sflush_r+0x32>
 8006d86:	2b1d      	cmp	r3, #29
 8006d88:	d001      	beq.n	8006d8e <__sflush_r+0xae>
 8006d8a:	2b16      	cmp	r3, #22
 8006d8c:	d101      	bne.n	8006d92 <__sflush_r+0xb2>
 8006d8e:	602f      	str	r7, [r5, #0]
 8006d90:	e7b2      	b.n	8006cf8 <__sflush_r+0x18>
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d98:	81a3      	strh	r3, [r4, #12]
 8006d9a:	e7ae      	b.n	8006cfa <__sflush_r+0x1a>
 8006d9c:	690f      	ldr	r7, [r1, #16]
 8006d9e:	2f00      	cmp	r7, #0
 8006da0:	d0aa      	beq.n	8006cf8 <__sflush_r+0x18>
 8006da2:	0793      	lsls	r3, r2, #30
 8006da4:	bf18      	it	ne
 8006da6:	2300      	movne	r3, #0
 8006da8:	680e      	ldr	r6, [r1, #0]
 8006daa:	bf08      	it	eq
 8006dac:	694b      	ldreq	r3, [r1, #20]
 8006dae:	1bf6      	subs	r6, r6, r7
 8006db0:	600f      	str	r7, [r1, #0]
 8006db2:	608b      	str	r3, [r1, #8]
 8006db4:	2e00      	cmp	r6, #0
 8006db6:	dd9f      	ble.n	8006cf8 <__sflush_r+0x18>
 8006db8:	4633      	mov	r3, r6
 8006dba:	463a      	mov	r2, r7
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	6a21      	ldr	r1, [r4, #32]
 8006dc0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006dc4:	47e0      	blx	ip
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	dc06      	bgt.n	8006dd8 <__sflush_r+0xf8>
 8006dca:	89a3      	ldrh	r3, [r4, #12]
 8006dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dd4:	81a3      	strh	r3, [r4, #12]
 8006dd6:	e790      	b.n	8006cfa <__sflush_r+0x1a>
 8006dd8:	4407      	add	r7, r0
 8006dda:	1a36      	subs	r6, r6, r0
 8006ddc:	e7ea      	b.n	8006db4 <__sflush_r+0xd4>
 8006dde:	bf00      	nop
 8006de0:	dfbffffe 	.word	0xdfbffffe

08006de4 <_fflush_r>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	690b      	ldr	r3, [r1, #16]
 8006de8:	4605      	mov	r5, r0
 8006dea:	460c      	mov	r4, r1
 8006dec:	b913      	cbnz	r3, 8006df4 <_fflush_r+0x10>
 8006dee:	2500      	movs	r5, #0
 8006df0:	4628      	mov	r0, r5
 8006df2:	bd38      	pop	{r3, r4, r5, pc}
 8006df4:	b118      	cbz	r0, 8006dfe <_fflush_r+0x1a>
 8006df6:	6a03      	ldr	r3, [r0, #32]
 8006df8:	b90b      	cbnz	r3, 8006dfe <_fflush_r+0x1a>
 8006dfa:	f7ff f99b 	bl	8006134 <__sinit>
 8006dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d0f3      	beq.n	8006dee <_fflush_r+0xa>
 8006e06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e08:	07d0      	lsls	r0, r2, #31
 8006e0a:	d404      	bmi.n	8006e16 <_fflush_r+0x32>
 8006e0c:	0599      	lsls	r1, r3, #22
 8006e0e:	d402      	bmi.n	8006e16 <_fflush_r+0x32>
 8006e10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e12:	f7ff fb8b 	bl	800652c <__retarget_lock_acquire_recursive>
 8006e16:	4628      	mov	r0, r5
 8006e18:	4621      	mov	r1, r4
 8006e1a:	f7ff ff61 	bl	8006ce0 <__sflush_r>
 8006e1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e20:	4605      	mov	r5, r0
 8006e22:	07da      	lsls	r2, r3, #31
 8006e24:	d4e4      	bmi.n	8006df0 <_fflush_r+0xc>
 8006e26:	89a3      	ldrh	r3, [r4, #12]
 8006e28:	059b      	lsls	r3, r3, #22
 8006e2a:	d4e1      	bmi.n	8006df0 <_fflush_r+0xc>
 8006e2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e2e:	f7ff fb7e 	bl	800652e <__retarget_lock_release_recursive>
 8006e32:	e7dd      	b.n	8006df0 <_fflush_r+0xc>

08006e34 <__swhatbuf_r>:
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	460c      	mov	r4, r1
 8006e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e3c:	4615      	mov	r5, r2
 8006e3e:	2900      	cmp	r1, #0
 8006e40:	461e      	mov	r6, r3
 8006e42:	b096      	sub	sp, #88	; 0x58
 8006e44:	da0c      	bge.n	8006e60 <__swhatbuf_r+0x2c>
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	2100      	movs	r1, #0
 8006e4a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006e4e:	bf0c      	ite	eq
 8006e50:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006e54:	2340      	movne	r3, #64	; 0x40
 8006e56:	2000      	movs	r0, #0
 8006e58:	6031      	str	r1, [r6, #0]
 8006e5a:	602b      	str	r3, [r5, #0]
 8006e5c:	b016      	add	sp, #88	; 0x58
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
 8006e60:	466a      	mov	r2, sp
 8006e62:	f000 f87d 	bl	8006f60 <_fstat_r>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	dbed      	blt.n	8006e46 <__swhatbuf_r+0x12>
 8006e6a:	9901      	ldr	r1, [sp, #4]
 8006e6c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006e70:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006e74:	4259      	negs	r1, r3
 8006e76:	4159      	adcs	r1, r3
 8006e78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e7c:	e7eb      	b.n	8006e56 <__swhatbuf_r+0x22>

08006e7e <__smakebuf_r>:
 8006e7e:	898b      	ldrh	r3, [r1, #12]
 8006e80:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e82:	079d      	lsls	r5, r3, #30
 8006e84:	4606      	mov	r6, r0
 8006e86:	460c      	mov	r4, r1
 8006e88:	d507      	bpl.n	8006e9a <__smakebuf_r+0x1c>
 8006e8a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e8e:	6023      	str	r3, [r4, #0]
 8006e90:	6123      	str	r3, [r4, #16]
 8006e92:	2301      	movs	r3, #1
 8006e94:	6163      	str	r3, [r4, #20]
 8006e96:	b002      	add	sp, #8
 8006e98:	bd70      	pop	{r4, r5, r6, pc}
 8006e9a:	466a      	mov	r2, sp
 8006e9c:	ab01      	add	r3, sp, #4
 8006e9e:	f7ff ffc9 	bl	8006e34 <__swhatbuf_r>
 8006ea2:	9900      	ldr	r1, [sp, #0]
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f7ff fbb8 	bl	800661c <_malloc_r>
 8006eac:	b948      	cbnz	r0, 8006ec2 <__smakebuf_r+0x44>
 8006eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb2:	059a      	lsls	r2, r3, #22
 8006eb4:	d4ef      	bmi.n	8006e96 <__smakebuf_r+0x18>
 8006eb6:	f023 0303 	bic.w	r3, r3, #3
 8006eba:	f043 0302 	orr.w	r3, r3, #2
 8006ebe:	81a3      	strh	r3, [r4, #12]
 8006ec0:	e7e3      	b.n	8006e8a <__smakebuf_r+0xc>
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	6020      	str	r0, [r4, #0]
 8006ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eca:	81a3      	strh	r3, [r4, #12]
 8006ecc:	9b00      	ldr	r3, [sp, #0]
 8006ece:	6120      	str	r0, [r4, #16]
 8006ed0:	6163      	str	r3, [r4, #20]
 8006ed2:	9b01      	ldr	r3, [sp, #4]
 8006ed4:	b15b      	cbz	r3, 8006eee <__smakebuf_r+0x70>
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006edc:	f000 f852 	bl	8006f84 <_isatty_r>
 8006ee0:	b128      	cbz	r0, 8006eee <__smakebuf_r+0x70>
 8006ee2:	89a3      	ldrh	r3, [r4, #12]
 8006ee4:	f023 0303 	bic.w	r3, r3, #3
 8006ee8:	f043 0301 	orr.w	r3, r3, #1
 8006eec:	81a3      	strh	r3, [r4, #12]
 8006eee:	89a3      	ldrh	r3, [r4, #12]
 8006ef0:	431d      	orrs	r5, r3
 8006ef2:	81a5      	strh	r5, [r4, #12]
 8006ef4:	e7cf      	b.n	8006e96 <__smakebuf_r+0x18>

08006ef6 <_putc_r>:
 8006ef6:	b570      	push	{r4, r5, r6, lr}
 8006ef8:	460d      	mov	r5, r1
 8006efa:	4614      	mov	r4, r2
 8006efc:	4606      	mov	r6, r0
 8006efe:	b118      	cbz	r0, 8006f08 <_putc_r+0x12>
 8006f00:	6a03      	ldr	r3, [r0, #32]
 8006f02:	b90b      	cbnz	r3, 8006f08 <_putc_r+0x12>
 8006f04:	f7ff f916 	bl	8006134 <__sinit>
 8006f08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f0a:	07d8      	lsls	r0, r3, #31
 8006f0c:	d405      	bmi.n	8006f1a <_putc_r+0x24>
 8006f0e:	89a3      	ldrh	r3, [r4, #12]
 8006f10:	0599      	lsls	r1, r3, #22
 8006f12:	d402      	bmi.n	8006f1a <_putc_r+0x24>
 8006f14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f16:	f7ff fb09 	bl	800652c <__retarget_lock_acquire_recursive>
 8006f1a:	68a3      	ldr	r3, [r4, #8]
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	60a3      	str	r3, [r4, #8]
 8006f22:	da05      	bge.n	8006f30 <_putc_r+0x3a>
 8006f24:	69a2      	ldr	r2, [r4, #24]
 8006f26:	4293      	cmp	r3, r2
 8006f28:	db12      	blt.n	8006f50 <_putc_r+0x5a>
 8006f2a:	b2eb      	uxtb	r3, r5
 8006f2c:	2b0a      	cmp	r3, #10
 8006f2e:	d00f      	beq.n	8006f50 <_putc_r+0x5a>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	1c5a      	adds	r2, r3, #1
 8006f34:	6022      	str	r2, [r4, #0]
 8006f36:	701d      	strb	r5, [r3, #0]
 8006f38:	b2ed      	uxtb	r5, r5
 8006f3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f3c:	07da      	lsls	r2, r3, #31
 8006f3e:	d405      	bmi.n	8006f4c <_putc_r+0x56>
 8006f40:	89a3      	ldrh	r3, [r4, #12]
 8006f42:	059b      	lsls	r3, r3, #22
 8006f44:	d402      	bmi.n	8006f4c <_putc_r+0x56>
 8006f46:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f48:	f7ff faf1 	bl	800652e <__retarget_lock_release_recursive>
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	bd70      	pop	{r4, r5, r6, pc}
 8006f50:	4629      	mov	r1, r5
 8006f52:	4622      	mov	r2, r4
 8006f54:	4630      	mov	r0, r6
 8006f56:	f7ff f9dc 	bl	8006312 <__swbuf_r>
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	e7ed      	b.n	8006f3a <_putc_r+0x44>
	...

08006f60 <_fstat_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	2300      	movs	r3, #0
 8006f64:	4d06      	ldr	r5, [pc, #24]	; (8006f80 <_fstat_r+0x20>)
 8006f66:	4604      	mov	r4, r0
 8006f68:	4608      	mov	r0, r1
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	602b      	str	r3, [r5, #0]
 8006f6e:	f7fa fc43 	bl	80017f8 <_fstat>
 8006f72:	1c43      	adds	r3, r0, #1
 8006f74:	d102      	bne.n	8006f7c <_fstat_r+0x1c>
 8006f76:	682b      	ldr	r3, [r5, #0]
 8006f78:	b103      	cbz	r3, 8006f7c <_fstat_r+0x1c>
 8006f7a:	6023      	str	r3, [r4, #0]
 8006f7c:	bd38      	pop	{r3, r4, r5, pc}
 8006f7e:	bf00      	nop
 8006f80:	200004a4 	.word	0x200004a4

08006f84 <_isatty_r>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	2300      	movs	r3, #0
 8006f88:	4d05      	ldr	r5, [pc, #20]	; (8006fa0 <_isatty_r+0x1c>)
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	4608      	mov	r0, r1
 8006f8e:	602b      	str	r3, [r5, #0]
 8006f90:	f7fa fc41 	bl	8001816 <_isatty>
 8006f94:	1c43      	adds	r3, r0, #1
 8006f96:	d102      	bne.n	8006f9e <_isatty_r+0x1a>
 8006f98:	682b      	ldr	r3, [r5, #0]
 8006f9a:	b103      	cbz	r3, 8006f9e <_isatty_r+0x1a>
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	bd38      	pop	{r3, r4, r5, pc}
 8006fa0:	200004a4 	.word	0x200004a4

08006fa4 <_sbrk_r>:
 8006fa4:	b538      	push	{r3, r4, r5, lr}
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	4d05      	ldr	r5, [pc, #20]	; (8006fc0 <_sbrk_r+0x1c>)
 8006faa:	4604      	mov	r4, r0
 8006fac:	4608      	mov	r0, r1
 8006fae:	602b      	str	r3, [r5, #0]
 8006fb0:	f7fa fc48 	bl	8001844 <_sbrk>
 8006fb4:	1c43      	adds	r3, r0, #1
 8006fb6:	d102      	bne.n	8006fbe <_sbrk_r+0x1a>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	b103      	cbz	r3, 8006fbe <_sbrk_r+0x1a>
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	bd38      	pop	{r3, r4, r5, pc}
 8006fc0:	200004a4 	.word	0x200004a4

08006fc4 <memchr>:
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	b510      	push	{r4, lr}
 8006fc8:	b2c9      	uxtb	r1, r1
 8006fca:	4402      	add	r2, r0
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	4618      	mov	r0, r3
 8006fd0:	d101      	bne.n	8006fd6 <memchr+0x12>
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	e003      	b.n	8006fde <memchr+0x1a>
 8006fd6:	7804      	ldrb	r4, [r0, #0]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	428c      	cmp	r4, r1
 8006fdc:	d1f6      	bne.n	8006fcc <memchr+0x8>
 8006fde:	bd10      	pop	{r4, pc}

08006fe0 <_init>:
 8006fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe2:	bf00      	nop
 8006fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fe6:	bc08      	pop	{r3}
 8006fe8:	469e      	mov	lr, r3
 8006fea:	4770      	bx	lr

08006fec <_fini>:
 8006fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fee:	bf00      	nop
 8006ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff2:	bc08      	pop	{r3}
 8006ff4:	469e      	mov	lr, r3
 8006ff6:	4770      	bx	lr
