---
MainSourceFile:  'C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_22_1:  '
    FileOffset:      22
    FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\CCE-C\library\src\xdotc.c'
    Replacements:    
      - FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\VitisHLS\sparsefpgaimp\loop_uhat_sparse_imp\.autopilot\db\xdotc.pp.0.c'
        Offset:          47800
        Length:          0
        ReplacementText: 'VITIS_LOOP_22_1: '
...
