@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\sigmadelta_adc.vhd":159:4:159:5|Found counter in view:work.sigmadelta_adc(translated) instance sigma[12:0] 
@N: MO231 :"z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\sigmadelta_adc.vhd":211:4:211:5|Found counter in view:work.sigmadelta_adc(translated) instance counter[12:0] 
@N: FX271 :"z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\sigmadelta_adc.vhd":211:4:211:5|Replicating instance SSD_ADC.rollover (in view: work.ADC_top(translated)) with 15 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\xo2_vhdl.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
