# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# fulladder.v  transcript            
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:41:56 on Aug 22,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder1
# ** Error: (vlog-13069) fulladder.v(1): near ",": syntax error, unexpected ',', expecting IDENTIFIER.
# End time: 12:41:56 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# E:/questasim-64 10.7c/win64/vlog failed.
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:42:32 on Aug 22,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder1
# -- Compiling module fulladder1_tb
# 
# Top level modules:
# 	fulladder1_tb
# End time: 12:42:32 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fulladder_tb
# vsim fulladder_tb 
# Start time: 12:42:45 on Aug 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit fulladder_tb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:42:45 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:46:39 on Aug 22,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder1
# -- Compiling module fulladder1_tb
# 
# Top level modules:
# 	fulladder1_tb
# End time: 12:46:39 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fulladder1_tb
# vsim fulladder1_tb 
# Start time: 12:46:53 on Aug 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder1_tb(fast)
# Loading work.fulladder1(fast)
add wave *
run -all
# a=0 b=1 cin=1 sum=0 carry=1
# a=1 b=1 cin=1 sum=1 carry=1
# a=1 b=0 cin=1 sum=0 carry=1
# a=1 b=1 cin=1 sum=1 carry=1
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:48:54 on Aug 22,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder1
# -- Compiling module fulladder1_tb
# 
# Top level modules:
# 	fulladder1_tb
# End time: 12:48:54 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fulladder1_tb
# End time: 12:48:58 on Aug 22,2025, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
# vsim fulladder1_tb 
# Start time: 12:48:58 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fulladder1_tb(fast)
# Loading work.fulladder1(fast)
add wave *
run -all
# a=0 b=1 cin=1 sum=0 carry=1
# a=1 b=1 cin=1 sum=1 carry=1
# a=1 b=0 cin=1 sum=0 carry=1
# a=1 b=1 cin=1 sum=1 carry=1
# a=0 b=1 cin=1 sum=0 carry=1
# a=1 b=0 cin=1 sum=0 carry=1
# a=1 b=1 cin=1 sum=1 carry=1
# a=0 b=1 cin=1 sum=0 carry=1
# a=0 b=0 cin=1 sum=1 carry=0
quit -sim
# End time: 12:50:09 on Aug 22,2025, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
quit -sim
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:50:21 on Aug 22,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder1
# -- Compiling module fulladder1_tb
# 
# Top level modules:
# 	fulladder1_tb
# End time: 12:50:21 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fulladder1_tb
# vsim fulladder1_tb 
# Start time: 12:50:24 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fulladder1_tb(fast)
# Loading work.fulladder1(fast)
add wave *
run -all
# a=0 b=1 cin=1 sum=0 carry=1 Time=0
# a=1 b=1 cin=1 sum=1 carry=1 Time=10
# a=1 b=0 cin=1 sum=0 carry=1 Time=30
# a=1 b=1 cin=1 sum=1 carry=1 Time=40
# a=0 b=1 cin=1 sum=0 carry=1 Time=50
# a=1 b=0 cin=1 sum=0 carry=1 Time=60
# a=1 b=1 cin=1 sum=1 carry=1 Time=90
# a=0 b=1 cin=1 sum=0 carry=1 Time=100
# a=0 b=0 cin=1 sum=1 carry=0 Time=110
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:56:46 on Aug 22,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder1
# -- Compiling module fulladder1_tb
# 
# Top level modules:
# 	fulladder1_tb
# End time: 12:56:46 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fulladder1_tb
# End time: 12:56:49 on Aug 22,2025, Elapsed time: 0:06:25
# Errors: 0, Warnings: 0
# vsim fulladder1_tb 
# Start time: 12:56:49 on Aug 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fulladder1_tb(fast)
# Loading work.fulladder1(fast)
add wave *
run -all
# a=0 b=1 cin=1 sum=0 carry=1 Time=0
# a=1 b=1 cin=1 sum=1 carry=1 Time=10
# a=1 b=0 cin=1 sum=0 carry=1 Time=30
# a=1 b=1 cin=1 sum=1 carry=1 Time=40
# a=0 b=1 cin=1 sum=0 carry=1 Time=50
# a=1 b=0 cin=1 sum=0 carry=1 Time=60
# a=1 b=1 cin=1 sum=1 carry=1 Time=90
# a=0 b=1 cin=1 sum=0 carry=1 Time=100
# a=0 b=0 cin=1 sum=1 carry=0 Time=110
vsim -debugdb fulladder1_tb
# End time: 13:00:46 on Aug 22,2025, Elapsed time: 0:03:57
# Errors: 0, Warnings: 0
# vsim -debugdb fulladder1_tb 
# Start time: 13:00:46 on Aug 22,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.fulladder1_tb(fast)
# Loading work.fulladder1(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 13:06:10 on Aug 22,2025, Elapsed time: 0:05:24
# Errors: 0, Warnings: 2
