p cnf 23 63
c #### one port of a gate receives one connection
-1 -2 0
-1 -3 0
-4 -1 0
-3 -2 0
-4 -3 0
1 4 0
2 3 0
c #### one output of the circuit receives one connection
-5 -6 0
-7 -6 0
-7 -5 0
6 5 7 0
c #### input gate has input value
-8 0
9 0
-10 0
11 0
-12 0
-13 0
14 0
15 0
c #### internal gates produce calculated value
-4 -2 -12 -8 -16 17 0
-4 -2 -12 -8 16 -17 0
-4 -2 -12 8 -16 18 0
-4 -2 -12 8 16 -18 0
-4 -2 12 -8 -16 19 0
-4 -2 12 -8 16 -19 0
-4 -2 12 8 -16 20 0
-4 -2 12 8 16 -20 0
-4 -2 -13 -9 -21 17 0
-4 -2 -13 -9 21 -17 0
-4 -2 -13 9 -21 18 0
-4 -2 -13 9 21 -18 0
-4 -2 13 -9 -21 19 0
-4 -2 13 -9 21 -19 0
-4 -2 13 9 -21 20 0
-4 -2 13 9 21 -20 0
-4 -2 -14 -10 -22 17 0
-4 -2 -14 -10 22 -17 0
-4 -2 -14 10 -22 18 0
-4 -2 -14 10 22 -18 0
-4 -2 14 -10 -22 19 0
-4 -2 14 -10 22 -19 0
-4 -2 14 10 -22 20 0
-4 -2 14 10 22 -20 0
-4 -2 -15 -11 -23 17 0
-4 -2 -15 -11 23 -17 0
-4 -2 -15 11 -23 18 0
-4 -2 -15 11 23 -18 0
-4 -2 15 -11 -23 19 0
-4 -2 15 -11 23 -19 0
-4 -2 15 11 -23 20 0
-4 -2 15 11 23 -20 0
c #### outputs match truth table
-6 -8 0
-5 -12 0
-7 -16 0
-6 9 0
-5 13 0
-7 21 0
-6 10 0
-5 14 0
-7 22 0
-6 -11 0
-5 -15 0
-7 -23 0
c #### target truth table
c #### {"in":0,"out":0}
c #### {"in":1,"out":1}
c #### {"in":2,"out":1}
c #### {"in":3,"out":0}
c #### variable names
c #### c_2_0_0 1
c #### c_2_1_0 2
c #### c_2_1_1 3
c #### c_2_0_1 4
c #### o_1_0 5
c #### o_0_0 6
c #### o_2_0 7
c #### v_0_0 8
c #### v_0_1 9
c #### v_0_2 10
c #### v_0_3 11
c #### v_1_0 12
c #### v_1_1 13
c #### v_1_2 14
c #### v_1_3 15
c #### v_2_0 16
c #### t_2_0_0 17
c #### t_2_0_1 18
c #### t_2_1_0 19
c #### t_2_1_1 20
c #### v_2_1 21
c #### v_2_2 22
c #### v_2_3 23
