`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: multiclock_regs

module multiclock_regs (
  input clk_a_clk,
  input clk_a_rst,
  input clk_b_clk,
  input clk_b_rst,
  output [7:0] a_count,
  output [7:0] b_count
);

wire [7:0] a_next__multiclock_regs__L28; // pyc.name="a_next__multiclock_regs__L28"
wire [7:0] a_reg__multiclock_regs__L32; // pyc.name="a_reg__multiclock_regs__L32"
wire [7:0] a_val__multiclock_regs__L27; // pyc.name="a_val__multiclock_regs__L27"
wire [7:0] b_next__multiclock_regs__L39; // pyc.name="b_next__multiclock_regs__L39"
wire [7:0] b_reg__multiclock_regs__L43; // pyc.name="b_reg__multiclock_regs__L43"
wire [7:0] b_val__multiclock_regs__L38; // pyc.name="b_val__multiclock_regs__L38"
wire [7:0] pyc_add_10; // op=pyc.add
wire [7:0] pyc_add_4; // op=pyc.add
wire [7:0] pyc_comb_11; // op=pyc.comb
wire [7:0] pyc_comb_12; // op=pyc.comb
wire pyc_comb_5; // op=pyc.comb
wire [7:0] pyc_comb_6; // op=pyc.comb
wire [7:0] pyc_comb_7; // op=pyc.comb
wire [7:0] pyc_comb_8; // op=pyc.comb
wire pyc_constant_1; // op=pyc.constant
wire [7:0] pyc_constant_2; // op=pyc.constant
wire [7:0] pyc_constant_3; // op=pyc.constant
wire [7:0] pyc_reg_13; // op=pyc.reg
wire [7:0] pyc_reg_9; // op=pyc.reg

// --- Combinational (netlist)
assign b_reg__multiclock_regs__L43 = pyc_reg_13;
assign pyc_constant_1 = 1'd1;
assign pyc_constant_2 = 8'd1;
assign pyc_constant_3 = 8'd0;
assign a_val__multiclock_regs__L27 = pyc_constant_3;
assign pyc_add_4 = (a_val__multiclock_regs__L27 + pyc_constant_2);
assign a_next__multiclock_regs__L28 = pyc_add_4;
assign pyc_comb_5 = pyc_constant_1;
assign pyc_comb_6 = pyc_constant_2;
assign pyc_comb_7 = pyc_constant_3;
assign pyc_comb_8 = a_next__multiclock_regs__L28;
assign a_reg__multiclock_regs__L32 = pyc_reg_9;
assign b_val__multiclock_regs__L38 = pyc_comb_7;
assign pyc_add_10 = (b_val__multiclock_regs__L38 + pyc_comb_6);
assign b_next__multiclock_regs__L39 = pyc_add_10;
assign pyc_comb_11 = a_reg__multiclock_regs__L32;
assign pyc_comb_12 = b_next__multiclock_regs__L39;

// --- Sequential primitives
pyc_reg #(.WIDTH(8)) pyc_reg_13_inst (
  .clk(clk_b_clk),
  .rst(clk_b_rst),
  .en(pyc_comb_5),
  .d(pyc_comb_12),
  .init(pyc_comb_7),
  .q(pyc_reg_13)
);
pyc_reg #(.WIDTH(8)) pyc_reg_9_inst (
  .clk(clk_a_clk),
  .rst(clk_a_rst),
  .en(pyc_comb_5),
  .d(pyc_comb_8),
  .init(pyc_comb_7),
  .q(pyc_reg_9)
);

assign a_count = pyc_comb_11;
assign b_count = b_reg__multiclock_regs__L43;

endmodule

