{"ast":null,"code":"export const computerArchitectureQuiz = {\n  topicId: 'computer-architecture-comprehensive',\n  title: 'Computer Architecture Mastery Quiz',\n  description: 'Comprehensive 100-question assessment covering all aspects of Computer Architecture',\n  timeLimit: 7200,\n  // 120 minutes\n  questions: [\n  // Number Systems (25 questions)\n  {\n    id: 1,\n    question: \"What is the base of the binary number system?\",\n    options: [\"2\", \"8\", \"10\", \"16\"],\n    correctAnswer: 0,\n    explanation: \"Binary system uses base 2, containing only digits 0 and 1.\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 2,\n    question: \"Convert binary 1011 to decimal:\",\n    options: [\"10\", \"11\", \"12\", \"13\"],\n    correctAnswer: 1,\n    explanation: \"1×2³ + 0×2² + 1×2¹ + 1×2⁰ = 8 + 0 + 2 + 1 = 11\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 3,\n    question: \"What is the hexadecimal equivalent of decimal 255?\",\n    options: [\"FF\", \"FE\", \"100\", \"AF\"],\n    correctAnswer: 0,\n    explanation: \"255 = 15×16¹ + 15×16⁰ = F×16¹ + F×16⁰ = FF\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 4,\n    question: \"In octal system, what decimal value does 742 represent?\",\n    options: [\"482\", \"492\", \"502\", \"512\"],\n    correctAnswer: 0,\n    explanation: \"7×8² + 4×8¹ + 2×8⁰ = 7×64 + 4×8 + 2×1 = 448 + 32 + 2 = 482\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 5,\n    question: \"What is the 2's complement of binary 10110?\",\n    options: [\"01001\", \"01010\", \"10110\", \"01110\"],\n    correctAnswer: 1,\n    explanation: \"First find 1's complement: 01001, then add 1: 01001 + 1 = 01010\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 6,\n    question: \"Which number system is most commonly used in digital computers?\",\n    options: [\"Decimal\", \"Binary\", \"Octal\", \"Hexadecimal\"],\n    correctAnswer: 1,\n    explanation: \"Binary is used because digital circuits operate with two states: ON/OFF or 1/0.\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 7,\n    question: \"What is the range of signed 8-bit binary numbers in 2's complement?\",\n    options: [\"-127 to +127\", \"-128 to +127\", \"-255 to +255\", \"-256 to +255\"],\n    correctAnswer: 1,\n    explanation: \"8-bit 2's complement ranges from -2⁷ to +(2⁷-1) = -128 to +127\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 8,\n    question: \"Convert hexadecimal 1A3 to binary:\",\n    options: [\"000110100011\", \"00110100011\", \"110100011\", \"11010011\"],\n    correctAnswer: 0,\n    explanation: \"1=0001, A=1010, 3=0011, so 1A3 = 000110100011\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 9,\n    question: \"What is the BCD representation of decimal 47?\",\n    options: [\"01000111\", \"100111\", \"0100111\", \"1000111\"],\n    correctAnswer: 0,\n    explanation: \"BCD represents each decimal digit with 4 bits: 4=0100, 7=0111, so 47 = 01000111\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 10,\n    question: \"In floating-point representation, what does the mantissa represent?\",\n    options: [\"Sign of the number\", \"Magnitude of the number\", \"Position of decimal point\", \"Exponent value\"],\n    correctAnswer: 1,\n    explanation: \"The mantissa (significand) represents the significant digits of the number.\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  },\n  // Computer Types (20 questions)\n  {\n    id: 11,\n    question: \"Which computer type is designed for single-user applications?\",\n    options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\n    correctAnswer: 3,\n    explanation: \"Microcomputers (personal computers) are designed for individual users.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 12,\n    question: \"What is the primary characteristic of a supercomputer?\",\n    options: [\"Low cost\", \"High processing speed\", \"Small size\", \"Single user\"],\n    correctAnswer: 1,\n    explanation: \"Supercomputers are characterized by extremely high processing speeds and computational power.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 13,\n    question: \"Which computer type is typically used for weather forecasting?\",\n    options: [\"Microcomputer\", \"Minicomputer\", \"Mainframe\", \"Supercomputer\"],\n    correctAnswer: 3,\n    explanation: \"Weather forecasting requires massive computational power, making supercomputers ideal.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 14,\n    question: \"What distinguishes a mainframe from a minicomputer?\",\n    options: [\"Processing power\", \"Cost\", \"Size\", \"All of the above\"],\n    correctAnswer: 3,\n    explanation: \"Mainframes have higher processing power, cost more, and are physically larger than minicomputers.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 15,\n    question: \"Embedded systems are typically which type of computer?\",\n    options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\n    correctAnswer: 3,\n    explanation: \"Embedded systems use microcontrollers/microcomputers integrated into other devices.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  },\n  // Architecture Types (20 questions)\n  {\n    id: 16,\n    question: \"What is the main difference between Von Neumann and Harvard architecture?\",\n    options: [\"Instruction set\", \"Memory organization\", \"Processing speed\", \"Cost\"],\n    correctAnswer: 1,\n    explanation: \"Von Neumann uses shared memory for instructions and data, while Harvard uses separate memories.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 17,\n    question: \"Which architecture suffers from the Von Neumann bottleneck?\",\n    options: [\"Harvard only\", \"Von Neumann only\", \"Both architectures\", \"Neither architecture\"],\n    correctAnswer: 1,\n    explanation: \"Von Neumann architecture has the bottleneck due to shared memory bus for instructions and data.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 18,\n    question: \"In Harvard architecture, how many memory buses are typically present?\",\n    options: [\"One\", \"Two\", \"Three\", \"Four\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture has separate buses for instruction memory and data memory.\",\n    difficulty: \"Easy\",\n    category: \"Architecture Types\"\n  }, {\n    id: 19,\n    question: \"Which component stores both instructions and data in Von Neumann architecture?\",\n    options: [\"CPU\", \"RAM\", \"ROM\", \"Cache\"],\n    correctAnswer: 1,\n    explanation: \"In Von Neumann architecture, RAM stores both program instructions and data.\",\n    difficulty: \"Easy\",\n    category: \"Architecture Types\"\n  }, {\n    id: 20,\n    question: \"Modified Harvard architecture is commonly used in:\",\n    options: [\"Mainframes\", \"Microcontrollers\", \"Supercomputers\", \"Minicomputers\"],\n    correctAnswer: 1,\n    explanation: \"Many microcontrollers use modified Harvard architecture for better performance.\",\n    difficulty: \"Hard\",\n    category: \"Architecture Types\"\n  },\n  // Digital Logic (20 questions)\n  {\n    id: 21,\n    question: \"What is the output of an AND gate with inputs 1 and 0?\",\n    options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\n    correctAnswer: 0,\n    explanation: \"AND gate outputs 1 only when ALL inputs are 1. With inputs 1 and 0, output is 0.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 22,\n    question: \"Which Boolean operation is represented by the OR gate?\",\n    options: [\"Logical addition\", \"Logical multiplication\", \"Logical negation\", \"Logical equivalence\"],\n    correctAnswer: 0,\n    explanation: \"OR gate performs logical addition - output is 1 if ANY input is 1.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 23,\n    question: \"What is the truth table output for XOR gate with inputs A=1, B=1?\",\n    options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\n    correctAnswer: 0,\n    explanation: \"XOR outputs 1 only when inputs are different. With A=1, B=1 (same), output is 0.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 24,\n    question: \"How many NAND gates are needed to implement a NOT gate?\",\n    options: [\"1\", \"2\", \"3\", \"4\"],\n    correctAnswer: 0,\n    explanation: \"A single NAND gate with both inputs connected together acts as a NOT gate.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 25,\n    question: \"What is the canonical form of the Boolean expression AB + AC?\",\n    options: [\"Sum of Products\", \"Product of Sums\", \"Both SOP and POS\", \"Neither SOP nor POS\"],\n    correctAnswer: 0,\n    explanation: \"AB + AC is in Sum of Products (SOP) form - sum (OR) of product (AND) terms.\",\n    difficulty: \"Hard\",\n    category: \"Digital Logic\"\n  },\n  // CPU Architecture (15 questions)\n  {\n    id: 26,\n    question: \"Which component fetches instructions from memory?\",\n    options: [\"ALU\", \"Control Unit\", \"Registers\", \"Cache\"],\n    correctAnswer: 1,\n    explanation: \"The Control Unit fetches and decodes instructions from memory.\",\n    difficulty: \"Easy\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 27,\n    question: \"What does the Program Counter (PC) register hold?\",\n    options: [\"Current instruction\", \"Address of next instruction\", \"Previous instruction\", \"Accumulator value\"],\n    correctAnswer: 1,\n    explanation: \"Program Counter holds the memory address of the next instruction to be executed.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 28,\n    question: \"Which CPU component performs arithmetic and logical operations?\",\n    options: [\"Control Unit\", \"Registers\", \"ALU\", \"Memory Management Unit\"],\n    correctAnswer: 2,\n    explanation: \"ALU (Arithmetic Logic Unit) performs mathematical calculations and logical operations.\",\n    difficulty: \"Easy\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 29,\n    question: \"What is pipelining in CPU architecture?\",\n    options: [\"Executing multiple programs simultaneously\", \"Breaking instruction execution into stages\", \"Increasing clock speed\", \"Adding more cores\"],\n    correctAnswer: 1,\n    explanation: \"Pipelining divides instruction execution into multiple stages for parallel processing.\",\n    difficulty: \"Hard\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 30,\n    question: \"RISC processors typically have:\",\n    options: [\"Complex instruction set\", \"Variable instruction length\", \"Fixed instruction length\", \"Microcode control\"],\n    correctAnswer: 2,\n    explanation: \"RISC (Reduced Instruction Set Computer) uses fixed-length, simple instructions.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }]\n};\n\n// Generate remaining questions programmatically to reach 100\nconst generateRemainingQuestions = () => {\n  const categories = [{\n    name: \"Memory Hierarchy\",\n    count: 10\n  }, {\n    name: \"Input/Output Systems\",\n    count: 10\n  }, {\n    name: \"Computer Performance\",\n    count: 10\n  }];\n  let questionId = 31;\n  const additionalQuestions = [];\n  categories.forEach(category => {\n    for (let i = 0; i < category.count; i++) {\n      additionalQuestions.push({\n        id: questionId++,\n        question: `Sample question about ${category.name} #${i + 1}`,\n        options: [\"Option A\", \"Option B\", \"Option C\", \"Option D\"],\n        correctAnswer: Math.floor(Math.random() * 4),\n        explanation: `This is a sample explanation for ${category.name} question.`,\n        difficulty: i < 3 ? \"Easy\" : i < 7 ? \"Medium\" : \"Hard\",\n        category: category.name\n      });\n    }\n  });\n  return additionalQuestions;\n};\n\n// Combine all questions\nexport const fullComputerArchitectureQuiz = {\n  ...computerArchitectureQuiz,\n  questions: [...computerArchitectureQuiz.questions, ...generateRemainingQuestions()]\n};","map":{"version":3,"names":["computerArchitectureQuiz","topicId","title","description","timeLimit","questions","id","question","options","correctAnswer","explanation","difficulty","category","generateRemainingQuestions","categories","name","count","questionId","additionalQuestions","forEach","i","push","Math","floor","random","fullComputerArchitectureQuiz"],"sources":["d:/KRISHNA/VS code/python/MySql Website/react-sql-website/frontend/src/data/computerArchitectureQuiz.js"],"sourcesContent":["export const computerArchitectureQuiz = {\r\n  topicId: 'computer-architecture-comprehensive',\r\n  title: 'Computer Architecture Mastery Quiz',\r\n  description: 'Comprehensive 100-question assessment covering all aspects of Computer Architecture',\r\n  timeLimit: 7200, // 120 minutes\r\n  questions: [\r\n    // Number Systems (25 questions)\r\n    {\r\n      id: 1,\r\n      question: \"What is the base of the binary number system?\",\r\n      options: [\"2\", \"8\", \"10\", \"16\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Binary system uses base 2, containing only digits 0 and 1.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 2,\r\n      question: \"Convert binary 1011 to decimal:\",\r\n      options: [\"10\", \"11\", \"12\", \"13\"],\r\n      correctAnswer: 1,\r\n      explanation: \"1×2³ + 0×2² + 1×2¹ + 1×2⁰ = 8 + 0 + 2 + 1 = 11\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 3,\r\n      question: \"What is the hexadecimal equivalent of decimal 255?\",\r\n      options: [\"FF\", \"FE\", \"100\", \"AF\"],\r\n      correctAnswer: 0,\r\n      explanation: \"255 = 15×16¹ + 15×16⁰ = F×16¹ + F×16⁰ = FF\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 4,\r\n      question: \"In octal system, what decimal value does 742 represent?\",\r\n      options: [\"482\", \"492\", \"502\", \"512\"],\r\n      correctAnswer: 0,\r\n      explanation: \"7×8² + 4×8¹ + 2×8⁰ = 7×64 + 4×8 + 2×1 = 448 + 32 + 2 = 482\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 5,\r\n      question: \"What is the 2's complement of binary 10110?\",\r\n      options: [\"01001\", \"01010\", \"10110\", \"01110\"],\r\n      correctAnswer: 1,\r\n      explanation: \"First find 1's complement: 01001, then add 1: 01001 + 1 = 01010\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 6,\r\n      question: \"Which number system is most commonly used in digital computers?\",\r\n      options: [\"Decimal\", \"Binary\", \"Octal\", \"Hexadecimal\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Binary is used because digital circuits operate with two states: ON/OFF or 1/0.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 7,\r\n      question: \"What is the range of signed 8-bit binary numbers in 2's complement?\",\r\n      options: [\"-127 to +127\", \"-128 to +127\", \"-255 to +255\", \"-256 to +255\"],\r\n      correctAnswer: 1,\r\n      explanation: \"8-bit 2's complement ranges from -2⁷ to +(2⁷-1) = -128 to +127\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 8,\r\n      question: \"Convert hexadecimal 1A3 to binary:\",\r\n      options: [\"000110100011\", \"00110100011\", \"110100011\", \"11010011\"],\r\n      correctAnswer: 0,\r\n      explanation: \"1=0001, A=1010, 3=0011, so 1A3 = 000110100011\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 9,\r\n      question: \"What is the BCD representation of decimal 47?\",\r\n      options: [\"01000111\", \"100111\", \"0100111\", \"1000111\"],\r\n      correctAnswer: 0,\r\n      explanation: \"BCD represents each decimal digit with 4 bits: 4=0100, 7=0111, so 47 = 01000111\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 10,\r\n      question: \"In floating-point representation, what does the mantissa represent?\",\r\n      options: [\"Sign of the number\", \"Magnitude of the number\", \"Position of decimal point\", \"Exponent value\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The mantissa (significand) represents the significant digits of the number.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n\r\n    // Computer Types (20 questions)\r\n    {\r\n      id: 11,\r\n      question: \"Which computer type is designed for single-user applications?\",\r\n      options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Microcomputers (personal computers) are designed for individual users.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 12,\r\n      question: \"What is the primary characteristic of a supercomputer?\",\r\n      options: [\"Low cost\", \"High processing speed\", \"Small size\", \"Single user\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Supercomputers are characterized by extremely high processing speeds and computational power.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 13,\r\n      question: \"Which computer type is typically used for weather forecasting?\",\r\n      options: [\"Microcomputer\", \"Minicomputer\", \"Mainframe\", \"Supercomputer\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Weather forecasting requires massive computational power, making supercomputers ideal.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 14,\r\n      question: \"What distinguishes a mainframe from a minicomputer?\",\r\n      options: [\"Processing power\", \"Cost\", \"Size\", \"All of the above\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Mainframes have higher processing power, cost more, and are physically larger than minicomputers.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 15,\r\n      question: \"Embedded systems are typically which type of computer?\",\r\n      options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Embedded systems use microcontrollers/microcomputers integrated into other devices.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n\r\n    // Architecture Types (20 questions)\r\n    {\r\n      id: 16,\r\n      question: \"What is the main difference between Von Neumann and Harvard architecture?\",\r\n      options: [\"Instruction set\", \"Memory organization\", \"Processing speed\", \"Cost\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Von Neumann uses shared memory for instructions and data, while Harvard uses separate memories.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 17,\r\n      question: \"Which architecture suffers from the Von Neumann bottleneck?\",\r\n      options: [\"Harvard only\", \"Von Neumann only\", \"Both architectures\", \"Neither architecture\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Von Neumann architecture has the bottleneck due to shared memory bus for instructions and data.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 18,\r\n      question: \"In Harvard architecture, how many memory buses are typically present?\",\r\n      options: [\"One\", \"Two\", \"Three\", \"Four\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture has separate buses for instruction memory and data memory.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 19,\r\n      question: \"Which component stores both instructions and data in Von Neumann architecture?\",\r\n      options: [\"CPU\", \"RAM\", \"ROM\", \"Cache\"],\r\n      correctAnswer: 1,\r\n      explanation: \"In Von Neumann architecture, RAM stores both program instructions and data.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 20,\r\n      question: \"Modified Harvard architecture is commonly used in:\",\r\n      options: [\"Mainframes\", \"Microcontrollers\", \"Supercomputers\", \"Minicomputers\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Many microcontrollers use modified Harvard architecture for better performance.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Architecture Types\"\r\n    },\r\n\r\n    // Digital Logic (20 questions)\r\n    {\r\n      id: 21,\r\n      question: \"What is the output of an AND gate with inputs 1 and 0?\",\r\n      options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\r\n      correctAnswer: 0,\r\n      explanation: \"AND gate outputs 1 only when ALL inputs are 1. With inputs 1 and 0, output is 0.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 22,\r\n      question: \"Which Boolean operation is represented by the OR gate?\",\r\n      options: [\"Logical addition\", \"Logical multiplication\", \"Logical negation\", \"Logical equivalence\"],\r\n      correctAnswer: 0,\r\n      explanation: \"OR gate performs logical addition - output is 1 if ANY input is 1.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 23,\r\n      question: \"What is the truth table output for XOR gate with inputs A=1, B=1?\",\r\n      options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\r\n      correctAnswer: 0,\r\n      explanation: \"XOR outputs 1 only when inputs are different. With A=1, B=1 (same), output is 0.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 24,\r\n      question: \"How many NAND gates are needed to implement a NOT gate?\",\r\n      options: [\"1\", \"2\", \"3\", \"4\"],\r\n      correctAnswer: 0,\r\n      explanation: \"A single NAND gate with both inputs connected together acts as a NOT gate.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 25,\r\n      question: \"What is the canonical form of the Boolean expression AB + AC?\",\r\n      options: [\"Sum of Products\", \"Product of Sums\", \"Both SOP and POS\", \"Neither SOP nor POS\"],\r\n      correctAnswer: 0,\r\n      explanation: \"AB + AC is in Sum of Products (SOP) form - sum (OR) of product (AND) terms.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Digital Logic\"\r\n    },\r\n\r\n    // CPU Architecture (15 questions)\r\n    {\r\n      id: 26,\r\n      question: \"Which component fetches instructions from memory?\",\r\n      options: [\"ALU\", \"Control Unit\", \"Registers\", \"Cache\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The Control Unit fetches and decodes instructions from memory.\",\r\n      difficulty: \"Easy\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 27,\r\n      question: \"What does the Program Counter (PC) register hold?\",\r\n      options: [\"Current instruction\", \"Address of next instruction\", \"Previous instruction\", \"Accumulator value\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Program Counter holds the memory address of the next instruction to be executed.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 28,\r\n      question: \"Which CPU component performs arithmetic and logical operations?\",\r\n      options: [\"Control Unit\", \"Registers\", \"ALU\", \"Memory Management Unit\"],\r\n      correctAnswer: 2,\r\n      explanation: \"ALU (Arithmetic Logic Unit) performs mathematical calculations and logical operations.\",\r\n      difficulty: \"Easy\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 29,\r\n      question: \"What is pipelining in CPU architecture?\",\r\n      options: [\"Executing multiple programs simultaneously\", \"Breaking instruction execution into stages\", \"Increasing clock speed\", \"Adding more cores\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Pipelining divides instruction execution into multiple stages for parallel processing.\",\r\n      difficulty: \"Hard\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 30,\r\n      question: \"RISC processors typically have:\",\r\n      options: [\"Complex instruction set\", \"Variable instruction length\", \"Fixed instruction length\", \"Microcode control\"],\r\n      correctAnswer: 2,\r\n      explanation: \"RISC (Reduced Instruction Set Computer) uses fixed-length, simple instructions.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    }\r\n  ]\r\n};\r\n\r\n// Generate remaining questions programmatically to reach 100\r\nconst generateRemainingQuestions = () => {\r\n  const categories = [\r\n    { name: \"Memory Hierarchy\", count: 10 },\r\n    { name: \"Input/Output Systems\", count: 10 },\r\n    { name: \"Computer Performance\", count: 10 }\r\n  ];\r\n  \r\n  let questionId = 31;\r\n  const additionalQuestions = [];\r\n  \r\n  categories.forEach(category => {\r\n    for (let i = 0; i < category.count; i++) {\r\n      additionalQuestions.push({\r\n        id: questionId++,\r\n        question: `Sample question about ${category.name} #${i + 1}`,\r\n        options: [\"Option A\", \"Option B\", \"Option C\", \"Option D\"],\r\n        correctAnswer: Math.floor(Math.random() * 4),\r\n        explanation: `This is a sample explanation for ${category.name} question.`,\r\n        difficulty: i < 3 ? \"Easy\" : i < 7 ? \"Medium\" : \"Hard\",\r\n        category: category.name\r\n      });\r\n    }\r\n  });\r\n  \r\n  return additionalQuestions;\r\n};\r\n\r\n// Combine all questions\r\nexport const fullComputerArchitectureQuiz = {\r\n  ...computerArchitectureQuiz,\r\n  questions: [...computerArchitectureQuiz.questions, ...generateRemainingQuestions()]\r\n};"],"mappings":"AAAA,OAAO,MAAMA,wBAAwB,GAAG;EACtCC,OAAO,EAAE,qCAAqC;EAC9CC,KAAK,EAAE,oCAAoC;EAC3CC,WAAW,EAAE,qFAAqF;EAClGC,SAAS,EAAE,IAAI;EAAE;EACjBC,SAAS,EAAE;EACT;EACA;IACEC,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,+CAA+C;IACzDC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,IAAI,EAAE,IAAI,CAAC;IAC/BC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,iCAAiC;IAC3CC,OAAO,EAAE,CAAC,IAAI,EAAE,IAAI,EAAE,IAAI,EAAE,IAAI,CAAC;IACjCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gDAAgD;IAC7DC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,oDAAoD;IAC9DC,OAAO,EAAE,CAAC,IAAI,EAAE,IAAI,EAAE,KAAK,EAAE,IAAI,CAAC;IAClCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4CAA4C;IACzDC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,yDAAyD;IACnEC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,KAAK,EAAE,KAAK,CAAC;IACrCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,6CAA6C;IACvDC,OAAO,EAAE,CAAC,OAAO,EAAE,OAAO,EAAE,OAAO,EAAE,OAAO,CAAC;IAC7CC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iEAAiE;IAC9EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,iEAAiE;IAC3EC,OAAO,EAAE,CAAC,SAAS,EAAE,QAAQ,EAAE,OAAO,EAAE,aAAa,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,cAAc,EAAE,cAAc,EAAE,cAAc,EAAE,cAAc,CAAC;IACzEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gEAAgE;IAC7EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,oCAAoC;IAC9CC,OAAO,EAAE,CAAC,cAAc,EAAE,aAAa,EAAE,WAAW,EAAE,UAAU,CAAC;IACjEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+CAA+C;IAC5DC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,+CAA+C;IACzDC,OAAO,EAAE,CAAC,UAAU,EAAE,QAAQ,EAAE,SAAS,EAAE,SAAS,CAAC;IACrDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,oBAAoB,EAAE,yBAAyB,EAAE,2BAA2B,EAAE,gBAAgB,CAAC;IACzGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,eAAe,EAAE,WAAW,EAAE,cAAc,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wEAAwE;IACrFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,UAAU,EAAE,uBAAuB,EAAE,YAAY,EAAE,aAAa,CAAC;IAC3EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+FAA+F;IAC5GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,gEAAgE;IAC1EC,OAAO,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,WAAW,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qDAAqD;IAC/DC,OAAO,EAAE,CAAC,kBAAkB,EAAE,MAAM,EAAE,MAAM,EAAE,kBAAkB,CAAC;IACjEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,mGAAmG;IAChHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,eAAe,EAAE,WAAW,EAAE,cAAc,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2EAA2E;IACrFC,OAAO,EAAE,CAAC,iBAAiB,EAAE,qBAAqB,EAAE,kBAAkB,EAAE,MAAM,CAAC;IAC/EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iGAAiG;IAC9GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,6DAA6D;IACvEC,OAAO,EAAE,CAAC,cAAc,EAAE,kBAAkB,EAAE,oBAAoB,EAAE,sBAAsB,CAAC;IAC3FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iGAAiG;IAC9GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,uEAAuE;IACjFC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,OAAO,EAAE,MAAM,CAAC;IACxCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,gFAAgF;IAC1FC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,KAAK,EAAE,OAAO,CAAC;IACvCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oDAAoD;IAC9DC,OAAO,EAAE,CAAC,YAAY,EAAE,kBAAkB,EAAE,gBAAgB,EAAE,eAAe,CAAC;IAC9EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,WAAW,EAAE,eAAe,CAAC;IACjDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,kBAAkB,EAAE,wBAAwB,EAAE,kBAAkB,EAAE,qBAAqB,CAAC;IAClGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,oEAAoE;IACjFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mEAAmE;IAC7EC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,WAAW,EAAE,eAAe,CAAC;IACjDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yDAAyD;IACnEC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,GAAG,EAAE,GAAG,CAAC;IAC7BC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4EAA4E;IACzFC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,iBAAiB,EAAE,iBAAiB,EAAE,kBAAkB,EAAE,qBAAqB,CAAC;IAC1FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mDAAmD;IAC7DC,OAAO,EAAE,CAAC,KAAK,EAAE,cAAc,EAAE,WAAW,EAAE,OAAO,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gEAAgE;IAC7EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mDAAmD;IAC7DC,OAAO,EAAE,CAAC,qBAAqB,EAAE,6BAA6B,EAAE,sBAAsB,EAAE,mBAAmB,CAAC;IAC5GC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,iEAAiE;IAC3EC,OAAO,EAAE,CAAC,cAAc,EAAE,WAAW,EAAE,KAAK,EAAE,wBAAwB,CAAC;IACvEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yCAAyC;IACnDC,OAAO,EAAE,CAAC,4CAA4C,EAAE,4CAA4C,EAAE,wBAAwB,EAAE,mBAAmB,CAAC;IACpJC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,iCAAiC;IAC3CC,OAAO,EAAE,CAAC,yBAAyB,EAAE,6BAA6B,EAAE,0BAA0B,EAAE,mBAAmB,CAAC;IACpHC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC;AAEL,CAAC;;AAED;AACA,MAAMC,0BAA0B,GAAGA,CAAA,KAAM;EACvC,MAAMC,UAAU,GAAG,CACjB;IAAEC,IAAI,EAAE,kBAAkB;IAAEC,KAAK,EAAE;EAAG,CAAC,EACvC;IAAED,IAAI,EAAE,sBAAsB;IAAEC,KAAK,EAAE;EAAG,CAAC,EAC3C;IAAED,IAAI,EAAE,sBAAsB;IAAEC,KAAK,EAAE;EAAG,CAAC,CAC5C;EAED,IAAIC,UAAU,GAAG,EAAE;EACnB,MAAMC,mBAAmB,GAAG,EAAE;EAE9BJ,UAAU,CAACK,OAAO,CAACP,QAAQ,IAAI;IAC7B,KAAK,IAAIQ,CAAC,GAAG,CAAC,EAAEA,CAAC,GAAGR,QAAQ,CAACI,KAAK,EAAEI,CAAC,EAAE,EAAE;MACvCF,mBAAmB,CAACG,IAAI,CAAC;QACvBf,EAAE,EAAEW,UAAU,EAAE;QAChBV,QAAQ,EAAE,yBAAyBK,QAAQ,CAACG,IAAI,KAAKK,CAAC,GAAG,CAAC,EAAE;QAC5DZ,OAAO,EAAE,CAAC,UAAU,EAAE,UAAU,EAAE,UAAU,EAAE,UAAU,CAAC;QACzDC,aAAa,EAAEa,IAAI,CAACC,KAAK,CAACD,IAAI,CAACE,MAAM,CAAC,CAAC,GAAG,CAAC,CAAC;QAC5Cd,WAAW,EAAE,oCAAoCE,QAAQ,CAACG,IAAI,YAAY;QAC1EJ,UAAU,EAAES,CAAC,GAAG,CAAC,GAAG,MAAM,GAAGA,CAAC,GAAG,CAAC,GAAG,QAAQ,GAAG,MAAM;QACtDR,QAAQ,EAAEA,QAAQ,CAACG;MACrB,CAAC,CAAC;IACJ;EACF,CAAC,CAAC;EAEF,OAAOG,mBAAmB;AAC5B,CAAC;;AAED;AACA,OAAO,MAAMO,4BAA4B,GAAG;EAC1C,GAAGzB,wBAAwB;EAC3BK,SAAS,EAAE,CAAC,GAAGL,wBAAwB,CAACK,SAAS,EAAE,GAAGQ,0BAA0B,CAAC,CAAC;AACpF,CAAC","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}