Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 16 22:41:59 2020
| Host         : LAPTOP-44GD87I2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nagusia_control_sets_placed.rpt
| Design       : nagusia
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              53 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------+------------------+------------------+----------------+
|              Clock Signal              |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                         | component4/derecha_reg          | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG                         | component4/izquierda_reg        | reset_IBUF       |                1 |              1 |
|  component3/derecha_reg                |                                 | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG                         |                                 |                  |                2 |              2 |
|  component2/FSM_onehot_oraingoa_reg[0] |                                 | reset_IBUF       |                3 |              5 |
|  component3/derecha_reg                | component1/E[0]                 | reset_IBUF       |                2 |              7 |
|  component3/derecha_reg                | component1/elementu_i_reg[6][0] | reset_IBUF       |                3 |              7 |
|  clk_IBUF_BUFG                         |                                 | reset_IBUF       |               13 |             46 |
+----------------------------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 5      |                     1 |
| 7      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


