
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.096073                       # Number of seconds simulated
sim_ticks                                 96072550500                       # Number of ticks simulated
final_tick                                96072550500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1152656                       # Simulator instruction rate (inst/s)
host_op_rate                                  1225395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2535122822                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662468                       # Number of bytes of host memory used
host_seconds                                    37.90                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          158976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5392896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5551872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       158976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        158976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       358496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          358496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           168528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11203                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11203                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1654749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           56133578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57788327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1654749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1654749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3731513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3731513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3731513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1654749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          56133578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             61519841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      173496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10921536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  556288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5551872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               358496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2847                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2489                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              184                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   96072472500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                173496                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                11203                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    419.919801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   257.028010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.308415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7929     29.01%     29.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4399     16.09%     45.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2349      8.59%     53.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1805      6.60%     60.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1735      6.35%     66.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1819      6.66%     73.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2894     10.59%     83.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1152      4.21%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3250     11.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27332                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     345.208502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    204.706438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.345265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            115     23.28%     23.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           62     12.55%     35.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           22      4.45%     40.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           34      6.88%     47.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           33      6.68%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           47      9.51%     63.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           39      7.89%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           21      4.25%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           25      5.06%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           17      3.44%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           14      2.83%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           12      2.43%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            9      1.82%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           10      2.02%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           10      2.02%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      1.21%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.61%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.61%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.40%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.20%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.61%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.20%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            4      0.81%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.595142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.575577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     20.24%     20.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.61%     20.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              388     78.54%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           494                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3960095250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7159764000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  853245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23206.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41956.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       113.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   144239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7767                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     520156.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                115503780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 61384125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               648954600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               42005340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7525652160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2941404630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            322296000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23464210170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9003633600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4331673180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            48459260955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            504.402774                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          88776635750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    533657500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3194678000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  13873552250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23446968750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3566847500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51456846500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 79668120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 42340815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               569479260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3366900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6395943840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2269730880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            290842560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19643650080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7606899840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7532295300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            44436216795                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.527710                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          90333536500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    498651000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2716180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  27445404750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  19809786000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2524141250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  43078387500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        192145101                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  192145101                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            597458                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.462200                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13504183                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            597714                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.593051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1905186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.462200                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28801508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28801508                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      8488673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8488673                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4825050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4825050                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13313723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13313723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13313723                       # number of overall hits
system.cpu.dcache.overall_hits::total        13313723                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       560368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        560368                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        37346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37346                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       597714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         597714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       597714                       # number of overall misses
system.cpu.dcache.overall_misses::total        597714                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20292966500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20292966500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1233768500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1233768500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  21526735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21526735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  21526735000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21526735000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911437                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.061926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061926                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007681                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36213.642642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36213.642642                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33036.161838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33036.161838                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36015.109233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36015.109233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36015.109233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36015.109233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       309645                       # number of writebacks
system.cpu.dcache.writebacks::total            309645                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       560368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       560368                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        37346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37346                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       597714                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       597714                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       597714                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       597714                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19732598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19732598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1196422500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1196422500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20929021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20929021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20929021000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20929021000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.061926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.061926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042966                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35213.642642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35213.642642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32036.161838                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32036.161838                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 35015.109233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35015.109233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35015.109233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35015.109233                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1404424                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.993032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42409529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.195722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          52997500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.993032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218505                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1404488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404488                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1404488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1404488                       # number of overall misses
system.cpu.icache.overall_misses::total       1404488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  18658186000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18658186000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  18658186000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18658186000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  18658186000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18658186000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13284.688798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13284.688798                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13284.688798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13284.688798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13284.688798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13284.688798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1404424                       # number of writebacks
system.cpu.icache.writebacks::total           1404424                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1404488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404488                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17253698000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17253698000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17253698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17253698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17253698000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17253698000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12284.688798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12284.688798                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12284.688798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12284.688798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12284.688798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12284.688798                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    192865                       # number of replacements
system.l2.tags.tagsinuse                   511.865822                       # Cycle average of tags in use
system.l2.tags.total_refs                     3757547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    193377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.431199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  73484000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       72.082131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         55.763305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        384.020386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.140785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.108913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.750040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999738                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63857105                       # Number of tag accesses
system.l2.tags.data_accesses                 63857105                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       309645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           309645                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1379446                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1379446                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              34401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34401                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1399520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399520                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         394785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            394785                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1399520                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                429186                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1828706                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1399520                       # number of overall hits
system.l2.overall_hits::cpu.data               429186                       # number of overall hits
system.l2.overall_hits::total                 1828706                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2945                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4968                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       165583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          165583                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4968                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              168528                       # number of demand (read+write) misses
system.l2.demand_misses::total                 173496                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4968                       # number of overall misses
system.l2.overall_misses::cpu.data             168528                       # number of overall misses
system.l2.overall_misses::total                173496                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    779193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     779193000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    427128000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    427128000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  14746595000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14746595000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     427128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15525788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15952916000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    427128000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15525788000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15952916000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       309645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       309645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1379446                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1379446                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          37346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       560368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        560368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1404488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            597714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2002202                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1404488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           597714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2002202                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.078857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.078857                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003537                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.295490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.295490                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003537                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.281954                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086653                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003537                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.281954                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086653                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 264581.663837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 264581.663837                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85975.845411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85975.845411                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89058.629207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89058.629207                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85975.845411                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92125.866325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91949.762531                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85975.845411                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92125.866325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91949.762531                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                11203                       # number of writebacks
system.l2.writebacks::total                     11203                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        28059                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         28059                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2945                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4968                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       165583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       165583                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         168528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            173496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        168528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           173496                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    749743000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    749743000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    377448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    377448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  13090765000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13090765000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    377448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  13840508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14217956000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    377448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  13840508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14217956000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.078857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.078857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.295490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.295490                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.281954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.281954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086653                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 254581.663837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 254581.663837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75975.845411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75975.845411                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79058.629207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79058.629207                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75975.845411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82125.866325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81949.762531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75975.845411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82125.866325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81949.762531                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        346335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       172860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             170551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11203                       # Transaction distribution
system.membus.trans_dist::CleanEvict           161636                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2945                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2945                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        170551                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       519831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 519831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5910368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5910368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              173496                       # Request fanout histogram
system.membus.reqLayer0.occupancy           381266000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          569277000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4004084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2001884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          48085                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        48050                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  96072550500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1964856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       320848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          469475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       560368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1792886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6006286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29035488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              118920672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          192865                       # Total snoops (count)
system.tol2bus.snoopTraffic                    358496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2195067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.179658                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2121879     96.67%     96.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73153      3.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     35      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2195067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2859076500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         597714000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
