Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 23 16:12:32 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/int_div3_timing_synth.rpt
| Design       : int_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i1_i1_reg_6749_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.434ns (38.854%)  route 0.683ns (61.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, unplaced)         0.266     1.219    ap_CS_fsm_reg_n_0_[0]
                         LUT2 (Prop_lut2_I1_O)        0.153     1.372 r  agg_result_V_i8_i_reg_6704[0]_i_1/O
                         net (fo=33, unplaced)        0.417     1.789    ap_NS_fsm1
                         FDRE                                         r  agg_result_V_i1_i1_reg_6749_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=34, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  agg_result_V_i1_i1_reg_6749_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_CE)      -0.241    10.362    agg_result_V_i1_i1_reg_6749_reg[0]
  -------------------------------------------------------------------
                         required time                         10.362    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  8.573    




