Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40000000,0x40000000,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,DR,0,1,NO,
0x40000000,0x40000004,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,DR,0,1,NO,
0x40000000,0x4000000c,14.4.4TIM1 and TIM8 DMA/interrupt enable register (TIMx_DIER)   ,CR,DR,1,1,NO,
0x40000000,0x40000010,TIM1 and TIM8 status register (TIMx_SR)   ,SR,DR,1,1,NO,
0x40000000,0x40000014,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000000,0x40000018,TIMx capture/compare mode register 1 (TIMx_CCMR1),CR,DR,0,1,NO,
0x40000000,0x40000024,14.4.10 TIM1 and TIM8 counter (TIMx_CNT) ,DR,DR,1,0,Yes,
0x40000000,0x40000028,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000000,0x4000002c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000000,0x40000034,14.4.14 TIM1 and TIM8 capture/compare register 1 (TIMx_CCR1)  ,DR,DR,0,1,Yes,
0x40004800,0x40004800,Status register (USART_SR)  ,SR,DR,1,1,NO,
0x40004800,0x40004804,Data register (USART_DR)  ,DR,DR,1,0,Yes,
0x40004800,0x40004808,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,
0x40004800,0x4000480c,Control register 1 (USART_CR1) ,CR,DR,1,1,NO,
0x40004800,0x40004810,ContentsControl register 2 (USART_CR2) ,CR,DR,0,1,NO,
0x40004800,0x40004814,27.6.6Control register 3 (USART_CR3) ,CR,DR,0,1,NO,
0x40007000,0x40007000,Power control register (PWR_CR)  ,CR,CR,1,1,Yes,
0x40010400,0x40010400,Interrupt mask register (EXTI_IMR) ,CR,SR,1,0,NO,
0x40010400,0x40010414,Pending register (EXTI_PR)   ,SR,SR,1,1,Yes,
0x40010800,0x40010800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010804,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x4001080c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40010c00,0x40010c00,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40010c00,0x40010c04,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40010c00,0x40010c0c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40011000,0x40011000,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40011000,0x40011004,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40011000,0x4001100c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,CR,1,1,NO,
0x40011400,0x40011400,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40011400,0x40011404,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40011400,0x4001140c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40011800,0x40011800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,DR,0,1,NO,
0x40011800,0x40011804,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,DR,0,1,NO,
0x40011800,0x4001180c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40012400,0x40012404,11.12.2 ADC control register 1 (ADC_CR1)  ,CR,DR,0,1,NO,
0x40012400,0x40012408,11.12.3 ADC control register 2 (ADC_CR2)  ,CR,C&SR,1,1,NO,
0x40012400,0x4001240c,11.12.4 ADC sample time register 1 (ADC_SMPR1)  ,CR,DR,0,1,NO,
0x40012400,0x40012410,11.12.5 ADC sample time register 2 (ADC_SMPR2)  ,CR,DR,0,1,NO,
0x40012400,0x4001242c,11.12.9 ADC regular sequence register 1 (ADC_SQR1)  ,CR,DR,0,1,NO,
0x40012400,0x40012430,11.12.10 ADC regular sequence register 2 (ADC_SQR2)  ,CR,DR,0,1,NO,
0x40012400,0x40012434,11.12.11 ADC regular sequence register 3 (ADC_SQR3)  ,CR,DR,0,1,NO,
0x40020000,0x40020000,DMA interrupt status register (DMA_ISR)  ,SR,SR,1,0,Yes,
0x40020000,0x40020004,DMA interrupt flag clear register (DMA_IFCR)   ,CR,DR,0,1,NO,
0x40020000,0x40020008,DMA channel x configuration register (DMA_CCRx),CR,CR,1,1,Yes,
0x40020000,0x4002000c,DMA channel x number of data register (DMA_CNDTRx),CR,DR,0,1,NO,
0x40020000,0x40020010,DMA channel x peripheral address register (DMA_CPARx),CR,DR,0,1,NO,
0x40020000,0x40020014,DMA channel x memory address register (DMA_CMARx),CR,DR,0,1,NO,
0x40020000,0x4002001c,,,DR,0,1,NO,
0x40020000,0x40020030,,,DR,0,1,NO,
0x40020000,0x40020044,,,DR,0,1,NO,
0x40020000,0x40020058,,,DR,0,1,NO,
0x40020000,0x4002006c,DMA channel x configuration register (DMA_CCRx),CR,DR,0,1,NO,
0x40020000,0x40020080,DMA channel x configuration register (DMA_CCRx),CR,DR,0,1,NO,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x4002100c,7.3.4APB2 peripheral reset register (RCC_APB2RSTR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021010,APB1 peripheral reset register (RCC_APB1RSTR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021014,7.3.5AHB peripheral clock enable register (RCC_AHBENR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,DR,0,1,NO,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
