INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab9_1_4/lab9_1_4.srcs/sources_1/new/grey_code_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_code_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab9_1_4/lab9_1_4.srcs/sim_1/new/grey_code_generator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_code_generator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab9_1_4/lab9_1_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
