
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003547                       # Number of seconds simulated
sim_ticks                                  3546860637                       # Number of ticks simulated
final_tick                               533111240574                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64362                       # Simulator instruction rate (inst/s)
host_op_rate                                    81452                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 112650                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890084                       # Number of bytes of host memory used
host_seconds                                 31485.77                       # Real time elapsed on the host
sim_insts                                  2026477981                       # Number of instructions simulated
sim_ops                                    2564593238                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       201600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        70656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               275584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       105216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            105216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1575                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          552                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2153                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             822                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  822                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       360883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56838997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       577412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19920715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77698006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       360883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       577412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             938295                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29664543                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29664543                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29664543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       360883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56838997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       577412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19920715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              107362549                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8505662                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109408                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552756                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202488                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1276585                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202679                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314905                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8841                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3198920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17042620                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109408                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517584                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083073                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        670825                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563766                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8406747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4747240     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365918      4.35%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317956      3.78%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342534      4.07%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301546      3.59%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155056      1.84%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101777      1.21%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268461      3.19%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806259     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8406747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365569                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003679                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368183                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       627580                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3478417                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55904                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876654                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506931                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1141                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20210270                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876654                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3535471                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         276609                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76181                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363299                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278525                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19523789                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          536                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174642                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76337                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           83                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27105412                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91011551                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91011551                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10298402                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1758                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739744                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26092                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       274097                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18409548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14771941                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28403                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6133960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18737128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8406747                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.757153                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913404                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2995772     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1793947     21.34%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1172037     13.94%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       758786      9.03%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       763460      9.08%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441388      5.25%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338835      4.03%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76404      0.91%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66118      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8406747                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108293     69.06%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21223     13.54%     82.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27279     17.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12138243     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200378      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578540     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853183      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14771941                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736719                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156800                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010615                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38135830                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24546982                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14354949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14928741                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26519                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709000                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227176                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876654                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         202684                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16192                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18412902                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938203                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007076                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1756                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236978                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14511824                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485439                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260115                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313251                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057040                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827812                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706137                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14369563                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14354949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358212                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26119926                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687693                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358279                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6173928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204655                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7530093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3005826     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041685     27.11%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836176     11.10%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429124      5.70%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366183      4.86%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179667      2.39%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197952      2.63%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100701      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372779      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7530093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372779                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25570569                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37704095                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  98915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850566                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850566                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175687                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175687                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65531661                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19675128                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18969615                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8505662                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3206203                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2617038                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215315                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1358898                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1260546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331286                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9550                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3323086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17422783                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3206203                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1591832                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3775950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1121399                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        472388                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1618198                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8475752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4699802     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          310345      3.66%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          461209      5.44%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          321304      3.79%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          224608      2.65%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          219399      2.59%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134797      1.59%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          284412      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1819876     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8475752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376949                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048375                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3416888                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       496800                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3605323                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52587                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904148                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538848                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20870726                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904148                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3610012                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50283                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       170312                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3460917                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       280075                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20243020                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        116114                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28397719                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94237175                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94237175                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17431297                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10966378                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3614                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1737                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           836306                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1857820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       948060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11225                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291249                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18855411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15046122                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30144                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6313710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19330450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8475752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916610                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3027802     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1692712     19.97%     55.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1231966     14.54%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814853      9.61%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818736      9.66%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       393684      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350545      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65347      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80107      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8475752                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81935     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16214     14.08%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16973     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12584479     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189568      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1480863      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       789481      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15046122                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768954                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115122                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38713260                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25172632                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14626021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15161244                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46710                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725024                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          638                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227731                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904148                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26321                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4921                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18858882                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1857820                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       948060                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1737                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247861                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14766803                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1382383                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279317                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2152442                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2097197                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            770059                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736114                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14632427                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14626021                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9474944                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26926733                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719563                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351879                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10135066                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12493131                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6365762                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216880                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7571604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174668                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2894729     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2169406     28.65%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       820387     10.84%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       457936      6.05%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       388934      5.14%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       174076      2.30%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166051      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113959      1.51%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       386126      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7571604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10135066                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12493131                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1853122                       # Number of memory references committed
system.switch_cpus1.commit.loads              1132793                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1812674                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11247019                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258410                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       386126                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26044371                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38622531                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10135066                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12493131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10135066                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839231                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839231                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191567                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191567                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66321946                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20348198                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19175469                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3464                       # number of misc regfile writes
system.l2.replacements                           2153                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           883414                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18537                       # Sample count of references to valid blocks.
system.l2.avg_refs                          47.656795                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           207.348614                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975414                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    813.926759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.962450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    287.484698                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10424.358821                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4624.943244                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012656                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.049678                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.017547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.636252                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.282284                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8240                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2828                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11068                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2845                       # number of Writeback hits
system.l2.Writeback_hits::total                  2845                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8240                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2828                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11068                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8240                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2828                       # number of overall hits
system.l2.overall_hits::total                   11068                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1575                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          552                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2153                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          552                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2153                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1575                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          552                       # number of overall misses
system.l2.overall_misses::total                  2153                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       449461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     75301052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       680655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     25399384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       101830552                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       449461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     75301052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       680655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     25399384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101830552                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       449461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     75301052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       680655                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     25399384                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101830552                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13221                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2845                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2845                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3380                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13221                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3380                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13221                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.160469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.163314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.162847                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.160469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.163314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162847                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.160469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.163314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162847                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44946.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47810.191746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42540.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46013.376812                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47297.051556                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44946.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47810.191746                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42540.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46013.376812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47297.051556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44946.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47810.191746                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42540.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46013.376812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47297.051556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  822                       # number of writebacks
system.l2.writebacks::total                       822                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          552                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2153                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2153                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       392083                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     66238520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       588057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     22214406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     89433066                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       392083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     66238520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       588057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     22214406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89433066                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       392083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     66238520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       588057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     22214406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89433066                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.160469                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.163314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.162847                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.160469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.163314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.160469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.163314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162847                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39208.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42056.203175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36753.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40243.489130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41538.813748                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39208.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42056.203175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36753.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40243.489130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41538.813748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39208.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42056.203175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36753.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40243.489130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41538.813748                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975398                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571416                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821038.938182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975398                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563755                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563755                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563755                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563755                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563755                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563755                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       555823                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       555823                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       555823                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       555823                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       555823                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       555823                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563766                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563766                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563766                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50529.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50529.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50529.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50529.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50529.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50529.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       459461                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       459461                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       459461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       459461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       459461                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       459461                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45946.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45946.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9815                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469179                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10071                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17323.918082                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.851827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.148173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897859                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102141                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167407                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1670                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1670                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944089                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944089                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944089                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944089                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37830                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37830                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37840                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37840                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37840                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37840                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1048059714                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1048059714                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       254497                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       254497                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1048314211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1048314211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1048314211                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1048314211                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981929                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981929                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981929                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981929                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031388                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019093                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019093                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019093                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27704.459794                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27704.459794                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 25449.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25449.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27703.863927                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27703.863927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27703.863927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27703.863927                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1889                       # number of writebacks
system.cpu0.dcache.writebacks::total             1889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28015                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28015                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28025                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28025                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9815                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9815                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9815                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9815                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9815                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    151144120                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    151144120                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    151144120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    151144120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    151144120                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    151144120                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004952                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004952                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15399.299032                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15399.299032                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15399.299032                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15399.299032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15399.299032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15399.299032                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.962419                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007968745                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181750.530303                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.962419                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025581                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1618180                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1618180                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1618180                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1618180                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1618180                       # number of overall hits
system.cpu1.icache.overall_hits::total        1618180                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       837819                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       837819                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       837819                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       837819                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       837819                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       837819                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1618198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1618198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1618198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1618198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1618198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1618198                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46545.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46545.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46545.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46545.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46545.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46545.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       714656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       714656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       714656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       714656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       714656                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       714656                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        44666                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        44666                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        44666                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        44666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        44666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        44666                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3380                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148914037                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3636                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40955.455721                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.418421                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.581579                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.837572                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.162428                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1053003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1053003                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716866                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1732                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1769869                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1769869                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1769869                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1769869                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6887                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6887                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    178892963                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    178892963                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    178892963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    178892963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    178892963                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    178892963                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059890                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059890                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1776756                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1776756                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1776756                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1776756                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006498                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003876                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25975.455641                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25975.455641                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25975.455641                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25975.455641                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25975.455641                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25975.455641                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          956                       # number of writebacks
system.cpu1.dcache.writebacks::total              956                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3507                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3507                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3507                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3380                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3380                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3380                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     50413790                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     50413790                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     50413790                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50413790                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     50413790                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50413790                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001902                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001902                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001902                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14915.322485                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14915.322485                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14915.322485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14915.322485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14915.322485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14915.322485                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
