============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:47:36 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db biss_test_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 905 instances
RUN-1001 : 417 mslices, 417 lslices, 11 pads, 53 brams, 0 dsps
RUN-1001 : There are total 2070 nets
RUN-1001 : 745 nets have 2 pins
RUN-1001 : 1144 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9317, tnet num: 2068, tinst num: 903, tnode num: 12226, tedge num: 15563.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 417 mslices, 417 lslices, 11 pads, 53 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 113240, over cnt = 331(0%), over = 479, worst = 4
PHY-1002 : len = 115512, over cnt = 167(0%), over = 213, worst = 4
PHY-1002 : len = 117040, over cnt = 67(0%), over = 79, worst = 3
PHY-1002 : len = 118072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.417444s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (123.5%)

PHY-1001 : Congestion index: top1 = 33.94, top5 = 27.80, top10 = 23.06, top15 = 19.75.
PHY-1001 : End global routing;  0.479272s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (120.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 213, reserve = 190, peak = 218.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 475, reserve = 455, peak = 475.
PHY-1001 : End build detailed router design. 3.562637s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (100.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 53032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.362951s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 508, reserve = 490, peak = 508.
PHY-1001 : End phase 1; 1.368711s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 472416, over cnt = 83(0%), over = 83, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 509, reserve = 490, peak = 510.
PHY-1001 : End initial routed; 5.435682s wall, 6.328125s user + 0.203125s system = 6.531250s CPU (120.2%)

PHY-1001 : Update timing.....
PHY-1001 : 254/1863(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.441   |  -8.282   |  16   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.331789s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 511, reserve = 492, peak = 511.
PHY-1001 : End phase 2; 5.767531s wall, 6.640625s user + 0.218750s system = 6.859375s CPU (118.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -1.059ns STNS -7.318ns FEP 16.
PHY-1001 : End OPT Iter 1; 0.059303s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.0%)

PHY-1022 : len = 472560, over cnt = 98(0%), over = 99, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.077973s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 465896, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.337091s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (111.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 465832, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.065916s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (118.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 465808, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.030051s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 465832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.023191s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.8%)

PHY-1001 : Update timing.....
PHY-1001 : 244/1863(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.282   |  -7.541   |  16   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.294959s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 44 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.381303s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.4%)

PHY-1001 : Current memory(MB): used = 530, reserve = 512, peak = 530.
PHY-1001 : End phase 3; 1.411659s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.059ns STNS -7.318ns FEP 16.
PHY-1001 : End OPT Iter 1; 0.031453s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-1022 : len = 465832, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.048355s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.059ns, -7.318ns, 16}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 465832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.028789s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.5%)

PHY-1001 : Update timing.....
PHY-1001 : 244/1863(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.111   |  -7.370   |  16   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.338338s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 44 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.393890s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.1%)

PHY-1001 : Current memory(MB): used = 533, reserve = 515, peak = 533.
PHY-1001 : End phase 4; 0.827502s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 465832
PHY-1001 : Current memory(MB): used = 534, reserve = 516, peak = 534.
PHY-1001 : End export database. 0.011477s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.1%)

PHY-1001 : End detail routing;  13.167685s wall, 14.015625s user + 0.281250s system = 14.296875s CPU (108.6%)

RUN-1003 : finish command "route" in  13.958242s wall, 14.890625s user + 0.312500s system = 15.203125s CPU (108.9%)

RUN-1004 : used memory is 467 MB, reserved memory is 452 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1239   out of  19600    6.32%
#reg                     1058   out of  19600    5.40%
#le                      1583
  #lut only               525   out of   1583   33.16%
  #reg only               344   out of   1583   21.73%
  #lut&reg                714   out of   1583   45.10%
#dsp                        0   out of     29    0.00%
#bram                      53   out of     64   82.81%
  #bram9k                  53
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        345
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   249
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/clk_out_reg1_reg_syn_4.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1583   |1006    |233     |1065    |53      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |170    |145     |20      |89      |0       |0       |
|  U3_CRC                             |biss_crc6      |71     |58      |13      |50      |1       |0       |
|  U4_led                             |led            |61     |48      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |1279   |754     |191     |882     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |1279   |754     |191     |882     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |603    |312     |0       |603     |0       |0       |
|        reg_inst                     |register       |600    |309     |0       |600     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |676    |442     |191     |279     |0       |0       |
|        bus_inst                     |bus_top        |419    |280     |134     |149     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |34     |24      |10      |12      |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |42     |29      |10      |7       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |25     |17      |8       |9       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det        |51     |33      |18      |15      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |92     |62      |30      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |24     |16      |8       |7       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |30     |20      |10      |12      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |30     |20      |10      |13      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |150    |91      |29      |99      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       734   
    #2          2       829   
    #3          3       157   
    #4          4       158   
    #5        5-10      127   
    #6        11-50      29   
    #7       51-100      13   
    #8       101-500     5    
  Average     3.21            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9317, tnet num: 2068, tinst num: 903, tnode num: 12226, tedge num: 15563.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 8256010118156a8104ff844120577893d602c0213ffa2f093a9400641b0ad062 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 903
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2070, pip num: 25944
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 44
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1820 valid insts, and 64883 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110110100010111011011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  3.356015s wall, 31.687500s user + 0.140625s system = 31.828125s CPU (948.4%)

RUN-1004 : used memory is 479 MB, reserved memory is 462 MB, peak memory is 677 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_114735.log"
