<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mgmt_core</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_mgmt_core'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mgmt_core')">mgmt_core</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 76.21</td>
<td class="s9 cl rt"><a href="mod14.html#Line" > 92.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod14.html#Toggle" > 70.49</a></td>
<td class="s6 cl rt"><a href="mod14.html#FSM" > 60.00</a></td>
<td class="s8 cl rt"><a href="mod14.html#Branch" > 81.80</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/package/caravel_mgmt_soc_litex//verilog/rtl/mgmt_core.v')">/home/rady/caravel/package/caravel_mgmt_soc_litex//verilog/rtl/mgmt_core.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod14_0.html#inst_tag_1616"  onclick="showContent('inst_tag_1616')">caravel_top.uut.chip_core.soc.core</a></td>
<td class="s7 cl rt"> 76.21</td>
<td class="s9 cl rt"><a href="mod14.html#Line" > 92.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod14.html#Toggle" > 70.49</a></td>
<td class="s6 cl rt"><a href="mod14.html#FSM" > 60.00</a></td>
<td class="s8 cl rt"><a href="mod14.html#Branch" > 81.80</a></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mgmt_core'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod14.html" >mgmt_core</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>3103</td><td>2872</td><td>92.56</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1780</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1793</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1800</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1807</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1828</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1846</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1855</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1865</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1887</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1911</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1939</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1955</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1969</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1988</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2004</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2023</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2039</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2058</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2072</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2196</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2218</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2228</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2239</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2250</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2261</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2272</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2294</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2304</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2315</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2325</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2335</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2345</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2355</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2365</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2375</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2385</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2397</td><td>25</td><td>20</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2456</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2480</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2507</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2533</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2559</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2583</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2609</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2635</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2662</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2689</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2716</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2745</td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2783</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2812</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2839</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2900</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2928</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2945</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2962</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2979</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2995</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3009</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3027</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3043</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3060</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3078</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3094</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3123</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3138</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3148</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3161</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3174</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3190</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3208</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3232</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3246</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3260</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3270</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3283</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3328</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3336</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3389</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3410</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3428</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3446</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3460</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3475</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3490</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3500</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3513</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3526</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3542</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3558</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3576</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3602</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3614</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3628</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3638</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3651</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>3664</td><td>28</td><td>23</td><td>82.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3727</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3785</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3806</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>3827</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3855</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>3876</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3904</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3926</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3948</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3970</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>3992</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4022</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4052</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4083</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4114</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4134</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4159</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4179</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4204</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4239</td><td>129</td><td>129</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4370</td><td>129</td><td>129</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4501</td><td>129</td><td>129</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4644</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4652</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4662</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4670</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4680</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4688</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4698</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4706</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4716</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4734</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4742</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4756</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4766</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4776</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4786</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4798</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4828</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4894</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4902</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4910</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4919</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4925</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4932</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4938</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4945</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4951</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4957</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4970</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4976</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4985</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>4991</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5000</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5006</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5013</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5019</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5026</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5032</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5039</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5045</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5052</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5058</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5070</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5079</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5085</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5094</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5100</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5113</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5120</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5126</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5133</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5139</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5146</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5152</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5159</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5165</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5180</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5186</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5193</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5199</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5206</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5212</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5219</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5225</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5232</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5238</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5245</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5251</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5258</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5271</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5277</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5284</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5290</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5303</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5310</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5316</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5323</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5336</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5342</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5349</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5355</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5362</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5368</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5375</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5381</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5406</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5412</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5421</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5427</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5436</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5442</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5449</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5455</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5462</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5468</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5475</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5488</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5494</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5501</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5507</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5514</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5520</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5526</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5548</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5554</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5561</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5567</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5574</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5580</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5587</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5593</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5600</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5606</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5619</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5626</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5632</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5639</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5645</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5667</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5673</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5680</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5686</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5693</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5699</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5706</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5712</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5719</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5725</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5732</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5738</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5745</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5751</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5758</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5764</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5774</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5781</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5803</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5812</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5818</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5825</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5831</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5838</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5844</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5851</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5857</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5864</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5870</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5877</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5883</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5903</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5909</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5916</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5922</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5929</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5935</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5942</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5948</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5955</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5961</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5968</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5974</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5994</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6000</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6007</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6013</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6020</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6026</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6033</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6039</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6046</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6052</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6059</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6065</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6085</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6091</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6098</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6104</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6111</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6117</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6124</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6130</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6137</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6143</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6150</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6156</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6182</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6189</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6195</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6202</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6215</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6221</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6234</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6241</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6247</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6267</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6273</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6280</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6286</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6293</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6299</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6306</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6312</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6319</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6325</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6332</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6338</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6358</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6364</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6436</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6450</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6464</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6478</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6492</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6506</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6520</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6534</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6548</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6584</td><td>129</td><td>129</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6722</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>6733</td><td>1177</td><td>1077</td><td>91.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8396</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8402</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8413</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8419</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<br><a id="l2" href="mod14_l2.html">Click here to see the source line report.</a></br><hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod14.html" >mgmt_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">1766</td>
<td class="rt">1117</td>
<td class="rt">63.25 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">19798</td>
<td class="rt">13955</td>
<td class="rt">70.49 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9899</td>
<td class="rt">7095</td>
<td class="rt">71.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9899</td>
<td class="rt">6860</td>
<td class="rt">69.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">76</td>
<td class="rt">36</td>
<td class="rt">47.37 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">1436</td>
<td class="rt">1236</td>
<td class="rt">86.07 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">718</td>
<td class="rt">557</td>
<td class="rt">77.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">718</td>
<td class="rt">679</td>
<td class="rt">94.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">1690</td>
<td class="rt">1081</td>
<td class="rt">63.96 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">18362</td>
<td class="rt">12719</td>
<td class="rt">69.27 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9181</td>
<td class="rt">6538</td>
<td class="rt">71.21 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9181</td>
<td class="rt">6181</td>
<td class="rt">67.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>core_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_cs_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io2_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io3_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io2_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io3_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io2_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io3_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_cs_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_mosi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_miso</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdoenb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_wb_iena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_cyc_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_stb_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_we_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_sel_o[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_adr_o[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_adr_o[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_dat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/user_address_space">T39</span>,<span title = "compilation/simv/gpio_all_o">T46</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_ack_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>hk_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td>INPUT</td>
</tr><tr>
<td>hk_stb_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>hk_cyc_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>hk_ack_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>serial_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_out_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>,<span title = "compilation/simv/mgmt_gpio_out">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_in_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_outenb_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_gpio_disable">T10</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_inenb_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_mode0_pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_mode1_pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span>,<span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_input[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td>INPUT</td>
</tr><tr>
<td>la_oenb[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[63:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[127:96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_iena[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_iena[63:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_iena[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_iena[127:96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>trap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>user_irq_ena[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>user_irq[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
<td>INPUT</td>
</tr><tr>
<td>clk_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>resetn_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>resetn_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_load_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>serial_load_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_2_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>serial_data_2_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_resetn_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>serial_resetn_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_clock_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>serial_clock_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>rstb_l_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>rstb_l_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>por_l_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>por_l_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>porb_h_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>porb_h_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>core_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>sys_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>sys_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>por_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>int_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>mgmtsoc_soc_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_cpu_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_reset_storage[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_reset_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_scratch_storage[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_scratch_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_bus_errors_status[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_bus_errors_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_bus_errors_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_bus_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_bus_errors[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_interrupt[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">*T42</span>,<span title = "compilation/simv/IRQ_uart_rx">*T43</span>,<span title = "compilation/simv/IRQ_uart">*T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>mgmtsoc_interrupt[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_adr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_adr[29:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_dat_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_cti[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_cti[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_cti[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_ibus_ibus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_cti[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_dbus_dbus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_ibus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_dbus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_i_cmd_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_i_cmd_payload_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_i_cmd_payload_address[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_i_cmd_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_o_cmd_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_o_rsp_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_o_rsp_data[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_o_rsp_data[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_o_rsp_data[31:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_o_resetOut</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_reset_debug_logic</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_transfer_complete</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_transfer_in_progress</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_transfer_wait_for_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_dat_r[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_dat_r[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_dat_r[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_dat_r[31:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_cyc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv_debug_bus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_vexriscv[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_load_storage[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_load_storage[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_load_storage[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_load_storage[9:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span></td>
</tr><tr>
<td>mgmtsoc_load_storage[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_load_storage[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span></td>
</tr><tr>
<td>mgmtsoc_load_storage[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_load_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_reload_storage[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_reload_storage[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_reload_storage[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_reload_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_en_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_en_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_update_value_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_update_value_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_value_status[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">*T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_value_status[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_value_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_value_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_zero_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_zero_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_zero_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_zero_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_zero_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_zero0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_zero1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_zero2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>mgmtsoc_value[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">*T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">*T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>mgmtsoc_value[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dff_bus_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>dff_bus_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_bus_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dff_bus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dff_di[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_do[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>dff_we[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_bus_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dff2_bus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dff2_di[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_do[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_we[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dff2_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_source_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sink_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_spi_clk_divisor[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_spi_clk_divisor[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_storage[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_storage[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_div[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_div[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sample_cnt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_update_cnt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_posedge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_negedge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sample</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_update</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_cnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_cnt[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_en_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_posedge_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_posedge_reg2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_wait</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_cs_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_dq_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_dq_i[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_dq_i[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_dq_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_cnt[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_out_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_out_shift</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_out[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_out[31:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_in_shift</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_in[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_source_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_crossbar_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_crossbar_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_source_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_bus_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mem_dff2_B">T40</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr[25:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_wait</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mem_dff2_B">T40</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_storage[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_spi_dummy_bits[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_dummy[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_source_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_user_port_sink_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_source_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_mmap_internal_port_sink_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_mmap_request</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_sink_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_sink_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_sink_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_sink_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_sink_sink_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_source_source_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_source_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_source_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_source_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_source_source_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_source_source_payload_len[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_source_source_payload_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_source_source_payload_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_cs_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_cs_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_len[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_phyconfig_storage[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_phyconfig_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rxtx_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rxtx_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_rxtx_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rxtx_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_status_status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_status_status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_payload_len[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_payload_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_sink_payload_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_payload_len[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_payload_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_tx_fifo_source_payload_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_sink_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_source_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_master_rx_fifo_source_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_source_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_source_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_payload_len[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_payload_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_user_port_sink_payload_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_source_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_source_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_payload_len[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_payload_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_internal_port_sink_payload_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_port_master_request</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_start0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_length0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_length0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_length0[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_done0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_mosi[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_miso[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
</tr><tr>
<td>spi_master_cs_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_loopback</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_clk_divider0[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_start1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_length1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_length1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_length1[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_control_storage[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_control_storage[10:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_control_storage[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_control_storage[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_control_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_done1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_status_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_mosi_storage[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_mosi_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_miso_status[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_miso_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_miso_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
</tr><tr>
<td>spi_master_mode0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_cs_storage[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
</tr><tr>
<td>spi_master_cs_storage[15:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_cs_storage[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_cs_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_mode1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_loopback_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_loopback_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_clk_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_xfer_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_mosi_latch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_miso_latch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_clk_divider1[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_clk_divider1[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_master_clk_rise</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_clk_fall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_mosi_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_mosi_sel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_master_miso_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spimaster_storage[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spimaster_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/user_address_space">T39</span>,<span title = "compilation/simv/gpio_all_o">T46</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span></td>
</tr><tr>
<td>mprj_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_wb_iena_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mprj_wb_iena_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>hk_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>hk_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hk_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>sys_uart_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>sys_uart_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_tx_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_tx_sink_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_sink_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_tx_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_tick</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_phase[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_tx_phase[31:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_phy_rx_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_rx_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_rx_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_rx_source_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_source_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_rx_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_tick</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_phase[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_phy_rx_phase[31:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_rx_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rxtx_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_rxtx_r[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_rxtx_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rxtx_w[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_rx">*T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rxtx_w[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_txfull_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_txfull_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_txfull_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rxempty_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rxempty_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rxempty_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_tx_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_uart_rx">T43</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_tx_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_tx_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_rx_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_tx0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_rx0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_status_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_uart_rx">T43</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_rx1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_pending_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_uart_rx">T43</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_pending_r[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>uart_tx2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_rx2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_enable_storage[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart">*T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_enable_storage[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_txempty_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>uart_txempty_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_txempty_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rxfull_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rxfull_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rxfull_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_uart_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_sink_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_uart_sink_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_uart_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_uart_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_uart_source_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_uart_source_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_sink_payload_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_tx_fifo_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_source_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_source_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_readable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_writable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_readable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_din[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_din[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_dout[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_syncfifo_dout[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_level0[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_replace</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_produce[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_consume[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_wrport_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_wrport_dat_r[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_wrport_dat_r[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_wrport_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_wrport_dat_w[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_tx_fifo_wrport_dat_w[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_do_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_rdport_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_rdport_dat_r[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_rdport_dat_r[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_rdport_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_level1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_fifo_in_payload_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_tx_fifo_fifo_in_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_fifo_in_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_fifo_out_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_tx_fifo_fifo_out_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_fifo_out_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_tx_fifo_fifo_out_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_sink_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_sink_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_source_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_rx">*T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_source_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_readable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_writable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_readable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_din[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_din[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_dout[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_rx">*T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_syncfifo_dout[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_level0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">*T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_level0[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_replace</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_produce[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_produce[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_consume[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_consume[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_wrport_adr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_wrport_adr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_wrport_dat_r[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_wrport_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_wrport_dat_w[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_wrport_dat_w[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_do_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_rdport_adr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_rdport_adr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_rdport_dat_r[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_rx">*T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_rdport_dat_r[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_rdport_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_level1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">*T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_level1[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_fifo_in_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_fifo_in_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_fifo_in_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_fifo_in_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_fifo_out_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_rx">*T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_rx_fifo_fifo_out_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_fifo_out_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_rx_fifo_fifo_out_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_dbg_uart_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_dbg_uart_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_sink_payload_data[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_sink_payload_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_sink_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_tx_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_tick</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_phase[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_rx_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_rx_source_payload_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_source_payload_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_rx_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_tick</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_phase[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span>,<span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span>,<span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span></td>
</tr><tr>
<td>dbg_uart_rx_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_rx_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[27:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_adr[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[20:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_w[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_wishbone_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_wishbone_cti[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wishbone_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_cmd[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_cmd[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_cmd[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_length[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_length[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[27:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[20:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_bytes_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_words_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_words_count[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_wait</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_count[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_count[19:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_is_ongoing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>debug_oeb_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>debug_oeb_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>debug_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>debug_mode_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>uart_enabled_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_enabled_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_enabled_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>gpio_mode1_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_mode1_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_mode0_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpio_mode0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_ien_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_ien_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_oe_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_gpio_disable">T10</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_oe_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_in_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpio_out_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>,<span title = "compilation/simv/mgmt_gpio_out">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>gpio_out_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>la_ien_storage[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_ien_storage[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_ien_storage[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_ien_storage[127:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_ien_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_oe_storage[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_oe_storage[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_oe_storage[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_oe_storage[127:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_oe_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_in_status[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_in_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>la_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>la_out_storage[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span>,<span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>la_out_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>spi_enabled_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_enabled_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>user_irq_ena_storage[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>user_irq_ena_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin0_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_gpioin0_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_gpioin0_mode_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_gpioin0_edge_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_gpioin0_edge_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_gpioin0_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_gpioin0_in_pads_n_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_gpioin0_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_gpioin0_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_gpioin0_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_gpioin0_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_gpioin0_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin1_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_gpioin1_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_gpioin1_mode_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_gpioin1_edge_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_gpioin1_edge_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_gpioin1_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_gpioin1_in_pads_n_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_gpioin1_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_gpioin1_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_gpioin1_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_gpioin1_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_gpioin1_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin2_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_gpioin2_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_gpioin2_mode_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_gpioin2_edge_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_gpioin2_edge_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_gpioin2_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_gpioin2_in_pads_n_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_gpioin2_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_gpioin2_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_gpioin2_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_gpioin2_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_gpioin2_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin3_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_gpioin3_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_gpioin3_mode_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_gpioin3_edge_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_gpioin3_edge_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_gpioin3_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_gpioin3_in_pads_n_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_gpioin3_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_gpioin3_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_gpioin3_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_gpioin3_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_gpioin3_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin4_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_gpioin4_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_gpioin4_mode_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_gpioin4_edge_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_gpioin4_edge_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_gpioin4_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_gpioin4_in_pads_n_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_gpioin4_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_gpioin4_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_gpioin4_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_gpioin4_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_gpioin4_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin5_in_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_gpioin5_mode_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_gpioin5_mode_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_gpioin5_edge_storage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_gpioin5_edge_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_gpioin5_irq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_gpioin5_in_pads_n_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_gpioin5_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_gpioin5_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_gpioin5_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_gpioin5_clear</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_gpioin5_trigger_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>litespiphy_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespiphy_next_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_request[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_request[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_grant</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_source_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_data[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_data[27:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_width[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_width[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_mask[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint0_sink_payload_mask[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_payload_len[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_payload_width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_endpoint1_sink_payload_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_tx_mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_sink_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_sink_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_sink_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_sink_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_sink_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_endpoint0_source_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_endpoint0_source_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_endpoint0_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_endpoint0_source_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_endpoint0_source_payload_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_rx_demux_endpoint1_source_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_endpoint1_source_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_endpoint1_source_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_endpoint1_source_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_endpoint1_source_payload_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_rx_demux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>litespi_state[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>litespi_next_state[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_cs_litespi_next_value0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr_litespi_next_value1[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr_litespi_next_value1[25:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr_litespi_next_value1[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr_litespi_next_value1[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spimaster_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spimaster_next_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_count_spimaster_next_value[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>spi_master_count_spimaster_next_value_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>rs232phy_rs232phytx_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>rs232phy_rs232phytx_next_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_count_rs232phy_rs232phytx_next_value0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>sys_uart_tx_rs232phy_rs232phytx_next_value1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>sys_uart_tx_rs232phy_rs232phytx_next_value_ce1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_phy_tx_data_rs232phy_rs232phytx_next_value2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>rs232phy_rs232phyrx_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>rs232phy_rs232phyrx_next_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>uartwishbonebridge_rs232phytx_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>uartwishbonebridge_rs232phytx_next_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>uartwishbonebridge_rs232phyrx_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>uartwishbonebridge_rs232phyrx_next_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>uartwishbonebridge_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>uartwishbonebridge_next_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_bytes_count_uartwishbonebridge_next_value0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_words_count_uartwishbonebridge_next_value1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_words_count_uartwishbonebridge_next_value1[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_words_count_uartwishbonebridge_next_value_ce1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dbg_uart_cmd_uartwishbonebridge_next_value2[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_cmd_uartwishbonebridge_next_value2[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_cmd_uartwishbonebridge_next_value_ce2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_length_uartwishbonebridge_next_value3[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_length_uartwishbonebridge_next_value3[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_length_uartwishbonebridge_next_value_ce3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[27:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value4[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_address_uartwishbonebridge_next_value_ce4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_incr_uartwishbonebridge_next_value5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_incr_uartwishbonebridge_next_value_ce5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">*T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[22:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[30:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value6[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dbg_uart_data_uartwishbonebridge_next_value_ce6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>gpioin0_i00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin0_i01</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_i02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin0_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>gpioin1_i00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin1_i01</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_i02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin1_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>gpioin2_i00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin2_i01</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_i02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin2_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>gpioin3_i00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin3_i01</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>gpioin3_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_i02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin3_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>gpioin4_i00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin4_i01</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_i02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin4_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>gpioin5_i00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_status_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpioin5_i01</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_pending_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_pending_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_i02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_enable_storage</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>gpioin5_enable_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>mgmtsoc_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>mgmtsoc_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmtsoc_wishbone_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmtsoc_wishbone_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>shared_adr[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_cyc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_stb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_cti[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>shared_bte[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>shared_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>request[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>grant[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>slave_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slave_sel[6:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>slave_sel_r[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slave_sel_r[6:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>wait_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>count[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>count[19:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface0_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface0_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface0_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface0_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface0_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface0_bank_bus_dat_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_reset0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_reset0_r[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank0_reset0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank0_reset0_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_scratch0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_scratch0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank0_scratch0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_scratch0_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_bus_errors_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_bus_errors_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank0_bus_errors_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_bus_errors_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank0_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface1_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface1_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface1_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface1_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface1_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface1_bank_bus_dat_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank1_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>csrbank1_out0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank1_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank1_out0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>csrbank1_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>interface2_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface2_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface2_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface2_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface2_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface2_bank_bus_dat_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank2_out0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank2_out0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank2_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank2_out0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank2_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface3_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface3_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface3_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface3_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface3_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface3_bank_bus_dat_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_mmap_dummy_bits0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_mmap_dummy_bits0_r[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank3_mmap_dummy_bits0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_mmap_dummy_bits0_w[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_cs0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_cs0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank3_master_cs0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_cs0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_phyconfig0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_phyconfig0_r[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank3_master_phyconfig0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_phyconfig0_w[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_status_r[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank3_master_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_master_status_w[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank3_master_status_w[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank3_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface4_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface4_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface4_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface4_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface4_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface4_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface4_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank4_clk_divisor0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank4_clk_divisor0_r[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank4_clk_divisor0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank4_clk_divisor0_w[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>csrbank4_clk_divisor0_w[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank4_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface5_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface5_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface5_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface5_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface5_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface5_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">*T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">*T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">*T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>interface5_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_mode10_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_mode10_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank5_mode10_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_mode10_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_mode00_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_mode00_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank5_mode00_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_mode00_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_ien0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_ien0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank5_ien0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_ien0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_oe0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_oe0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank5_oe0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_oe0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_gpio_disable">T10</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank5_in_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_out0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank5_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank5_out0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>,<span title = "compilation/simv/mgmt_gpio_out">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>csrbank5_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>interface6_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface6_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface6_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface6_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface6_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface6_bank_bus_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien3_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien3_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_ien3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_ien3_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien2_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien2_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_ien2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_ien2_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien1_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien1_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_ien1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_ien1_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_ien0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_ien0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_ien0_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe3_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe3_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_oe3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_oe3_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe2_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe2_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_oe2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_oe2_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe1_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe1_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_oe1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_oe1_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_oe0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_oe0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_oe0_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in3_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_in3_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_in3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in3_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in2_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_in2_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_in2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in2_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in1_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_in1_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_in1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in1_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_in0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_in0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_in0_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_out3_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_out3_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_out3_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_out3_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_out2_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_out2_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_out2_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_out2_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>csrbank6_out1_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank6_out1_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_out1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_out1_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span>,<span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank6_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank6_out0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank6_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank6_out0_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span>,<span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank6_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>interface7_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface7_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface7_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface7_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface7_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface7_bank_bus_dat_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank7_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank7_out0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank7_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank7_out0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank7_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface8_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface8_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface8_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface8_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface8_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface8_bank_bus_dat_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank8_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank8_out0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank8_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank8_out0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank8_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>interface9_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface9_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface9_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface9_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface9_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface9_bank_bus_dat_r[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">*T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>interface9_bank_bus_dat_r[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface9_bank_bus_dat_r[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/spi_master_temp">*T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>interface9_bank_bus_dat_r[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface9_bank_bus_dat_r[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
</tr><tr>
<td>interface9_bank_bus_dat_r[31:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_control0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_control0_r[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_control0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_control0_w[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_control0_w[10:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_control0_w[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_control0_w[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_status_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_mosi0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_mosi0_r[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_mosi0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_mosi0_w[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_miso_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_miso_r[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_miso_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_miso_w[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_cs0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_cs0_r[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_cs0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_cs0_w[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
</tr><tr>
<td>csrbank9_cs0_w[15:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_cs0_w[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>csrbank9_loopback0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_loopback0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_loopback0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_loopback0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_clk_divider0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_clk_divider0_r[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank9_clk_divider0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_clk_divider0_w[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank9_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>interface10_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface10_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface10_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface10_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface10_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface10_bank_bus_dat_r[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">*T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">*T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>interface10_bank_bus_dat_r[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_load0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_load0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_load0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_load0_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_load0_w[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>csrbank10_load0_w[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_load0_w[9:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span></td>
</tr><tr>
<td>csrbank10_load0_w[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_load0_w[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span></td>
</tr><tr>
<td>csrbank10_load0_w[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_reload0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_reload0_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_reload0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_reload0_w[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_reload0_w[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_reload0_w[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_en0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_en0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_en0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_en0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_update_value0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_update_value0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_update_value0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_update_value0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_value_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_value_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_value_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_value_w[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">*T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_value_w[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>csrbank10_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>csrbank10_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>csrbank10_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>csrbank10_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank10_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank10_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr>
<td>csrbank10_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr>
<td>interface11_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface11_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface11_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface11_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface11_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface11_bank_bus_dat_r[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>interface11_bank_bus_dat_r[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_txfull_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_txfull_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_txfull_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>csrbank11_txfull_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>csrbank11_rxempty_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_rxempty_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_rxempty_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>csrbank11_rxempty_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>csrbank11_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_ev_status_r[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_ev_status_w[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>csrbank11_ev_pending_r[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>csrbank11_ev_pending_w[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span>,<span title = "compilation/simv/IRQ_uart_rx">T43</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>csrbank11_ev_enable0_r[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_ev_enable0_w[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart">*T44</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>csrbank11_ev_enable0_w[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_txempty_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_txempty_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_txempty_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_txempty_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr>
<td>csrbank11_rxfull_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_rxfull_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank11_rxfull_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_rxfull_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank11_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>interface12_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface12_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface12_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface12_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface12_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface12_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">*T21</span>,<span title = "compilation/simv/IRQ_uart_rx">*T43</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/IRQ_uart_rx">T43</span></td>
</tr><tr>
<td>interface12_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank12_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>csrbank12_out0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank12_out0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank12_out0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>csrbank12_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>interface13_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface13_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface13_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface13_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface13_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface13_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>interface13_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank13_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_mode0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_mode0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank13_mode0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_mode0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_edge0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_edge0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank13_edge0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_edge0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank13_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank13_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank13_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank13_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>csrbank13_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>interface14_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface14_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface14_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface14_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface14_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface14_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">*T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>interface14_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank14_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_mode0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_mode0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank14_mode0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_mode0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_edge0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_edge0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank14_edge0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_edge0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank14_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank14_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank14_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank14_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank14_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>interface15_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface15_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface15_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface15_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface15_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface15_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">*T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>interface15_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank15_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_mode0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_mode0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank15_mode0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_mode0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_edge0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_edge0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank15_edge0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_edge0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank15_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank15_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank15_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank15_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank15_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>interface16_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface16_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface16_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface16_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface16_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface16_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">*T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>interface16_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank16_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>csrbank16_mode0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_mode0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank16_mode0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_mode0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_edge0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_edge0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank16_edge0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_edge0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank16_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>csrbank16_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>csrbank16_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank16_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>csrbank16_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>csrbank16_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>csrbank16_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank16_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank16_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>csrbank16_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr>
<td>interface17_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface17_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface17_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface17_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface17_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface17_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">*T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>interface17_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank17_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_mode0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_mode0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank17_mode0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_mode0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_edge0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_edge0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank17_edge0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_edge0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank17_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank17_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank17_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank17_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>csrbank17_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>interface18_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface18_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface18_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface18_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface18_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface18_bank_bus_dat_r[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">*T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>interface18_bank_bus_dat_r[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_in_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_in_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank18_in_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_in_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_mode0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_mode0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank18_mode0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_mode0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_edge0_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_edge0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank18_edge0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_edge0_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_ev_status_re</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_ev_status_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank18_ev_status_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_ev_status_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_ev_pending_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_ev_pending_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank18_ev_pending_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_ev_pending_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_ev_enable0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_ev_enable0_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank18_ev_enable0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank18_ev_enable0_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>csrbank18_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>interface19_bank_bus_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>interface19_bank_bus_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>interface19_bank_bus_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface19_bank_bus_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface19_bank_bus_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>interface19_bank_bus_dat_r[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/user1_irq">*T50</span>,<span title = "compilation/simv/user2_irq">*T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>interface19_bank_bus_dat_r[31:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csrbank19_out0_re</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank19_out0_r[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csrbank19_out0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csrbank19_out0_w[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user1_irq">T50</span>,<span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>csrbank19_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>csr_interconnect_adr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/PoR">*T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>csr_interconnect_adr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>csr_interconnect_adr[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csr_interconnect_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csr_interconnect_dat_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csr_interconnect_dat_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>next_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed0[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed1[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>comb_array_muxed7[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>sync_array_muxed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr>
<td>sdrio_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>sdrio_clk_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>sdrio_clk_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>sdrio_clk_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>multiregimpl0_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>multiregimpl0_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>multiregimpl1_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>multiregimpl1_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
</tr><tr>
<td>multiregimpl2_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>multiregimpl2_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr>
<td>multiregimpl3_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl3_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl4_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl4_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl5_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl5_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl6_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl6_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl7_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl7_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl8_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl8_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl9_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl9_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl10_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl10_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl11_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl11_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl12_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl12_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl13_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl13_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl14_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl14_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl15_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl15_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl16_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl16_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl17_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl17_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl18_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl18_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl19_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl19_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl20_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl20_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl21_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl21_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl22_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl22_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl23_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl23_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl24_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl24_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl25_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl25_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl26_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl26_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl27_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl27_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl28_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl28_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl29_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl29_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl30_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl30_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl31_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl31_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl32_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl32_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl33_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl33_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl34_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl34_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl35_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl35_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl36_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl36_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl37_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl37_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl38_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl38_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl39_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl39_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl40_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl40_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl41_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl41_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl42_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl42_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl43_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl43_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl44_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl44_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl45_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl45_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl46_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl46_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl47_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl47_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl48_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl48_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl49_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl49_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl50_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl50_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl51_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl51_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl52_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl52_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl53_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl53_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl54_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl54_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl55_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl55_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl56_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl56_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl57_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl57_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl58_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl58_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl59_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl59_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl60_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl60_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl61_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl61_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl62_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl62_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl63_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl63_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl64_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl64_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl65_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl65_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl66_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl66_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl67_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl67_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl68_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl68_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl69_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl69_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl70_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl70_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl71_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl71_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl72_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl72_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl73_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl73_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl74_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl74_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl75_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl75_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl76_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl76_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl77_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl77_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl78_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl78_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl79_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl79_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl80_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl80_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl81_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl81_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl82_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl82_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl83_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl83_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl84_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl84_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl85_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl85_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl86_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl86_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl87_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl87_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl88_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl88_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl89_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl89_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl90_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl90_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl91_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl91_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl92_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl92_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl93_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl93_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl94_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl94_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl95_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl95_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl96_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl96_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl97_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl97_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl98_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl98_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl99_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl99_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl100_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl100_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl101_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl101_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl102_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl102_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl103_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl103_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl104_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl104_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl105_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl105_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl106_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl106_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl107_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl107_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl108_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl108_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl109_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl109_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl110_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl110_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl111_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl111_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl112_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl112_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl113_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl113_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl114_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl114_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl115_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl115_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl116_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl116_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl117_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl117_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl118_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl118_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl119_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl119_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl120_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl120_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl121_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl121_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl122_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl122_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl123_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl123_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl124_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl124_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl125_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl125_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl126_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl126_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl127_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl127_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl128_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl128_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl129_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl129_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl130_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl130_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/la">T49</span></td>
</tr><tr>
<td>multiregimpl131_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>multiregimpl131_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr>
<td>multiregimpl132_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>multiregimpl132_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr>
<td>multiregimpl133_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>multiregimpl133_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr>
<td>multiregimpl134_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>multiregimpl134_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>multiregimpl135_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>multiregimpl135_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>multiregimpl136_regs0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>multiregimpl136_regs1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>memdat[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>memdat[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>memdat_1[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr>
<td>memdat_1[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>memdat_2[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>memdat_3[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">*T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_rx">*T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr>
<td>memdat_3[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod14.html" >mgmt_core</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: litespiphy_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: litespiphy_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">1911</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1</td>
<td class="rt">1933</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">1917</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3</td>
<td class="rt">1923</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0->'h1</td>
<td class="rt">1933</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h0</td>
<td class="rt">1911</td>
<td>Covered</td>
<td><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h2</td>
<td class="rt">1917</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">1911</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h3</td>
<td class="rt">1923</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3->'h0</td>
<td class="rt">1911</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: litespi_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: litespi_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">2397</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1</td>
<td class="rt">2449</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">2402</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3</td>
<td class="rt">2407</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">2412</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>'h5</td>
<td class="rt">2420</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h6</td>
<td class="rt">2426</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h7</td>
<td class="rt">2418</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h8</td>
<td class="rt">2436</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0->'h1</td>
<td class="rt">2449</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h7</td>
<td class="rt">2447</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h0</td>
<td class="rt">2397</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h2</td>
<td class="rt">2402</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">2397</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h3</td>
<td class="rt">2407</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3->'h0</td>
<td class="rt">2397</td>
<td>Covered</td>
<td><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3->'h4</td>
<td class="rt">2412</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">2397</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h4->'h5</td>
<td class="rt">2420</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h7</td>
<td class="rt">2418</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>'h5->'h0</td>
<td class="rt">2397</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h5->'h6</td>
<td class="rt">2426</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h6->'h0</td>
<td class="rt">2397</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h6->'h7</td>
<td class="rt">2431</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h7->'h0</td>
<td class="rt">2397</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h7->'h8</td>
<td class="rt">2436</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h8->'h0</td>
<td class="rt">2397</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: spimaster_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s6">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: spimaster_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">2900</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1</td>
<td class="rt">2922</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">2905</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3</td>
<td class="rt">2911</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0->'h1</td>
<td class="rt">2922</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">2900</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h2</td>
<td class="rt">2905</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">2900</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h3</td>
<td class="rt">2911</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3->'h0</td>
<td class="rt">2900</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: uartwishbonebridge_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: uartwishbonebridge_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">3664</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1</td>
<td class="rt">3721</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">3669</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h3</td>
<td class="rt">3676</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">3690</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h5</td>
<td class="rt">3679</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h6</td>
<td class="rt">3705</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0->'h1</td>
<td class="rt">3721</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">3664</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h2</td>
<td class="rt">3669</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">3664</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h3</td>
<td class="rt">3676</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h5</td>
<td class="rt">3679</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">3664</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h3->'h4</td>
<td class="rt">3690</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">3664</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">3699</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h5->'h0</td>
<td class="rt">3664</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h5->'h6</td>
<td class="rt">3705</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td nowrap>'h6->'h0</td>
<td class="rt">3664</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>'h6->'h5</td>
<td class="rt">3714</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: grant</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s6">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: grant</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">7154</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1</td>
<td class="rt">7140</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">7143</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>'h0->'h1</td>
<td class="rt">7140</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>'h0->'h2</td>
<td class="rt">7143</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h0</td>
<td class="rt">7154</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>'h1->'h2</td>
<td class="rt">7151</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">7162</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h1</td>
<td class="rt">7165</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod14.html" >mgmt_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">1599</td>
<td class="rt">1308</td>
<td class="rt">81.80 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1808</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1847</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">1888</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">1913</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">1940</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">1956</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">1970</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">1989</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2005</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2024</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">2040</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2059</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2073</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2197</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2208</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2219</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2229</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2240</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2251</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2262</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2273</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2284</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2295</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2305</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2316</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2326</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2336</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2346</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2356</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2366</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2376</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2386</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2399</td>
<td class="rt">20</td>
<td class="rt">15</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2457</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2481</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2508</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2534</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2560</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">2584</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2610</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2636</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2663</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2690</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">2717</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">2746</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">2784</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2813</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">2840</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2902</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2929</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2946</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2963</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2980</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">2996</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3010</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3028</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3044</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3062</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3079</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3095</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3110</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3124</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3139</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3149</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3192</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3209</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3233</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3247</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3261</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3271</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3360</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3390</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">3411</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3430</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3447</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3461</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3476</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3491</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3501</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3514</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3527</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3543</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3560</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3577</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3591</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3603</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3615</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3629</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3639</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3652</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">3666</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3728</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3757</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3786</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3807</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td>CASE</td>
<td class="rt">3828</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3856</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td>CASE</td>
<td class="rt">3877</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3905</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3927</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3949</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3971</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td>CASE</td>
<td class="rt">3993</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>CASE</td>
<td class="rt">4023</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>CASE</td>
<td class="rt">4053</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>CASE</td>
<td class="rt">4084</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4115</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4135</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4160</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4180</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4205</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4645</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4653</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4671</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4681</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4689</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4699</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4707</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4717</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4725</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4735</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4757</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4767</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4777</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4787</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">4799</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4896</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4904</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4911</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4920</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4926</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4939</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4946</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4958</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4971</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4986</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">4992</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5001</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5007</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5014</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5020</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5027</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5033</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5040</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5046</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5053</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5059</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5080</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5086</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5101</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5108</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5114</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5121</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5127</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5134</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5147</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5160</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5181</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5187</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5200</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5220</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5226</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5233</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5239</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5246</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5252</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5259</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5265</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5285</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5298</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5304</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5311</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5324</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5330</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5343</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5350</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5356</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5363</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5376</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5382</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5407</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5413</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5422</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5428</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5437</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5443</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5450</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5456</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5463</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5489</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5502</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5508</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5515</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5527</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5549</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5555</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5568</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5588</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5594</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5601</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5620</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5627</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5633</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5640</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5646</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5668</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5674</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5681</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5687</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5694</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5700</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5707</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5713</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5720</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5726</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5733</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5739</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5746</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5752</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5759</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5765</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5798</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5813</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5819</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5826</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5832</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5839</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5845</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5852</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5858</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5865</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5871</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5884</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5904</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5917</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5923</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5930</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5936</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5943</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5949</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5956</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5962</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5969</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">5995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6001</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6008</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6014</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6021</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6027</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6034</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6040</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6047</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6053</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6060</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6066</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6086</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6092</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6099</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6118</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6125</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6131</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6144</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6151</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6157</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6183</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6190</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6196</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6203</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6209</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6222</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6235</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6242</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6248</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6268</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6281</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6287</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6300</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6307</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6313</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6320</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6326</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6333</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6339</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6359</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6365</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6437</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6451</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6479</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6493</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6507</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6521</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6535</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6549</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">6733</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">6740</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">6769</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6784</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6793</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6796</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6800</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6805</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">6808</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">6824</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6842</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6853</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6861</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6864</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6880</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6888</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6891</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6894</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6903</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6919</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6930</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6941</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6945</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6949</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6952</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6955</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6960</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6964</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6967</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6970</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6974</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6981</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6984</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6991</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6994</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">6997</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7006</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7016</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">7019</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7029</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7033</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7039</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7044</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7055</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7064</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7067</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7070</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7073</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7076</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7080</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7088</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7092</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7096</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7100</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7108</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7116</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7120</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7124</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7132</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">7136</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">7180</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7193</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7197</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7203</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7210</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7215</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7222</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">7227</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7246</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7250</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7254</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7260</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7267</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">7272</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7294</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7298</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7302</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7306</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7311</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">7316</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7368</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7371</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7374</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7377</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7381</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7384</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7387</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7390</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7395</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7401</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7404</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7421</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7428</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7433</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7458</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7463</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7468</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7472</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7476</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">7481</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7509</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7517</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7521</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7527</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7531</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7536</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7567</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7571</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7578</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7585</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7590</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7617</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7622</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7626</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7631</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7658</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7667</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7672</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7695</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7699</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7704</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7708</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7713</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7736</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7745</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7749</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7754</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7777</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7781</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7786</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7790</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">7795</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7818</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">7822</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7827</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7831</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7836</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7843</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">7847</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8396</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8402</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8413</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8419</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1794       	if ((debug_in == 1'd1)) begin
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
1795       	end else begin
1796       		sys_uart_rx = serial_rx;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1801       	if ((debug_in == 1'd1)) begin
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
1802       		dbg_uart_dbg_uart_rx = serial_rx;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1808       	if ((debug_in == 1'd1)) begin
           	<font color = "green">-1-</font>  
1809       		serial_tx = dbg_uart_dbg_uart_tx;
           <font color = "green">		==></font>
1810       	end else begin
1811       		serial_tx = sys_uart_tx;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1847       	if ((mgmtsoc_pending_re & mgmtsoc_pending_r)) begin
           	<font color = "green">-1-</font>  
1848       		mgmtsoc_zero_clear = 1'd1;
           <font color = "green">		==></font>
1849       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1888       	case (mgmtsoc_litespisdrphycore_sink_payload_width)
           	<font color = "red">-1-</font>  
1889       		1'd1: begin
1890       			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31];
           <font color = "green">			==></font>
1891       		end
1892       		2'd2: begin
1893       			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31:30];
           <font color = "red">			==></font>
1894       		end
1895       		3'd4: begin
1896       			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31:28];
           <font color = "red">			==></font>
1897       		end
1898       		4'd8: begin
1899       			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31:24];
           <font color = "red">			==></font>
1900       		end
           		MISSING_DEFAULT
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd4 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>4'd8 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1913       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
1914       		1'd1: begin
1915       			if (mgmtsoc_litespisdrphycore_negedge) begin
           			<font color = "green">-2-</font>  
1916       				if ((mgmtsoc_litespisdrphycore_sr_cnt == 1'd0)) begin
           				<font color = "green">-3-</font>  
1917       					litespiphy_next_state = 2'd2;
           <font color = "green">					==></font>
1918       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
1919       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
1920       		end
1921       		2'd2: begin
1922       			if (((mgmtsoc_litespisdrphycore_spi_clk_divisor > 1'd0) | mgmtsoc_litespisdrphycore_posedge_reg2)) begin
           			<font color = "red">-4-</font>  
1923       				litespiphy_next_state = 2'd3;
           <font color = "green">				==></font>
1924       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
1925       		end
1926       		2'd3: begin
1927       			if (mgmtsoc_litespisdrphycore_source_ready) begin
           			<font color = "green">-5-</font>  
1928       				litespiphy_next_state = 1'd0;
           <font color = "green">				==></font>
1929       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
1930       		end
1931       		default: begin
1932       			if ((mgmtsoc_litespisdrphycore_cs_enable & mgmtsoc_litespisdrphycore_sink_valid)) begin
           			<font color = "green">-6-</font>  
1933       				litespiphy_next_state = 1'd1;
           <font color = "green">				==></font>
1934       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1940       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
1941       		1'd1: begin
           <font color = "green">		==></font>
1942       		end
1943       		2'd2: begin
1944       			if (((mgmtsoc_litespisdrphycore_spi_clk_divisor > 1'd0) | mgmtsoc_litespisdrphycore_posedge_reg2)) begin
           			<font color = "red">-2-</font>  
1945       				mgmtsoc_litespisdrphycore_sink_ready = 1'd1;
           <font color = "green">				==></font>
1946       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
1947       		end
1948       		2'd3: begin
           <font color = "green">		==></font>
1949       		end
1950       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1956       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
1957       		1'd1: begin
1958       			mgmtsoc_litespisdrphycore_en = 1'd1;
           <font color = "green">			==></font>
1959       		end
1960       		2'd2: begin
           <font color = "green">		==></font>
1961       		end
1962       		2'd3: begin
           <font color = "green">		==></font>
1963       		end
1964       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1970       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
1971       		1'd1: begin
1972       			if (mgmtsoc_litespisdrphycore_negedge) begin
           			<font color = "green">-2-</font>  
1973       				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value = (mgmtsoc_litespisdrphycore_sr_cnt - mgmtsoc_litespisdrphycore_sink_payload_width);
           <font color = "green">				==></font>
1974       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
1975       		end
1976       		2'd2: begin
           <font color = "green">		==></font>
1977       		end
1978       		2'd3: begin
           <font color = "green">		==></font>
1979       		end
1980       		default: begin
1981       			if ((mgmtsoc_litespisdrphycore_cs_enable & mgmtsoc_litespisdrphycore_sink_valid)) begin
           			<font color = "green">-3-</font>  
1982       				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value = (mgmtsoc_litespisdrphycore_sink_payload_len - mgmtsoc_litespisdrphycore_sink_payload_width);
           <font color = "green">				==></font>
1983       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1989       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
1990       		1'd1: begin
           <font color = "green">		==></font>
1991       		end
1992       		2'd2: begin
           <font color = "green">		==></font>
1993       		end
1994       		2'd3: begin
           <font color = "green">		==></font>
1995       		end
1996       		default: begin
1997       			if ((mgmtsoc_litespisdrphycore_cs_enable & mgmtsoc_litespisdrphycore_sink_valid)) begin
           			<font color = "green">-2-</font>  
1998       				mgmtsoc_litespisdrphycore_sr_out_load = 1'd1;
           <font color = "green">				==></font>
1999       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2005       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
2006       		1'd1: begin
2007       			if (mgmtsoc_litespisdrphycore_negedge) begin
           			<font color = "green">-2-</font>  
2008       				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd1;
           <font color = "green">				==></font>
2009       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2010       		end
2011       		2'd2: begin
           <font color = "green">		==></font>
2012       		end
2013       		2'd3: begin
           <font color = "green">		==></font>
2014       		end
2015       		default: begin
2016       			if ((mgmtsoc_litespisdrphycore_cs_enable & mgmtsoc_litespisdrphycore_sink_valid)) begin
           			<font color = "green">-3-</font>  
2017       				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd1;
           <font color = "green">				==></font>
2018       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2024       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
2025       		1'd1: begin
2026       			if (mgmtsoc_litespisdrphycore_negedge) begin
           			<font color = "green">-2-</font>  
2027       				mgmtsoc_litespisdrphycore_sr_out_shift = 1'd1;
           <font color = "green">				==></font>
2028       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2029       		end
2030       		2'd2: begin
           <font color = "green">		==></font>
2031       		end
2032       		2'd3: begin
           <font color = "green">		==></font>
2033       		end
2034       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2040       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
2041       		1'd1: begin
2042       			if (mgmtsoc_litespisdrphycore_posedge_reg2) begin
           			<font color = "green">-2-</font>  
2043       				mgmtsoc_litespisdrphycore_sr_in_shift = 1'd1;
           <font color = "green">				==></font>
2044       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2045       		end
2046       		2'd2: begin
2047       			if (((mgmtsoc_litespisdrphycore_spi_clk_divisor > 1'd0) | mgmtsoc_litespisdrphycore_posedge_reg2)) begin
           			<font color = "red">-3-</font>  
2048       				mgmtsoc_litespisdrphycore_sr_in_shift = (mgmtsoc_litespisdrphycore_spi_clk_divisor == 1'd0);
           <font color = "green">				==></font>
2049       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
2050       		end
2051       		2'd3: begin
           <font color = "green">		==></font>
2052       		end
2053       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2059       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
2060       		1'd1: begin
           <font color = "green">		==></font>
2061       		end
2062       		2'd2: begin
           <font color = "green">		==></font>
2063       		end
2064       		2'd3: begin
2065       			mgmtsoc_litespisdrphycore_source_valid = 1'd1;
           <font color = "green">			==></font>
2066       		end
2067       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2073       	case (litespiphy_state)
           	<font color = "green">-1-</font>  
2074       		1'd1: begin
           <font color = "green">		==></font>
2075       		end
2076       		2'd2: begin
           <font color = "green">		==></font>
2077       		end
2078       		2'd3: begin
2079       			mgmtsoc_litespisdrphycore_source_last = 1'd1;
           <font color = "green">			==></font>
2080       		end
2081       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2197       	case (litespi_grant)
           	<font color = "red">-1-</font>  
2198       		1'd0: begin
2199       			mgmtsoc_crossbar_cs = mgmtsoc_litespimmap_cs;
           <font color = "green">			==></font>
2200       		end
2201       		1'd1: begin
2202       			mgmtsoc_crossbar_cs = mgmtsoc_master_cs;
           <font color = "red">			==></font>
2203       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2208       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2209       		1'd0: begin
2210       			litespi_tx_mux_source_valid = litespi_tx_mux_endpoint0_sink_valid;
           <font color = "green">			==></font>
2211       		end
2212       		1'd1: begin
2213       			litespi_tx_mux_source_valid = litespi_tx_mux_endpoint1_sink_valid;
           <font color = "red">			==></font>
2214       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2219       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2220       		1'd0: begin
           <font color = "green">		==></font>
2221       		end
2222       		1'd1: begin
2223       			litespi_tx_mux_endpoint1_sink_ready = litespi_tx_mux_source_ready;
           <font color = "red">			==></font>
2224       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2229       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2230       		1'd0: begin
2231       			litespi_tx_mux_source_first = litespi_tx_mux_endpoint0_sink_first;
           <font color = "green">			==></font>
2232       		end
2233       		1'd1: begin
2234       			litespi_tx_mux_source_first = litespi_tx_mux_endpoint1_sink_first;
           <font color = "red">			==></font>
2235       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2240       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2241       		1'd0: begin
2242       			litespi_tx_mux_source_last = litespi_tx_mux_endpoint0_sink_last;
           <font color = "green">			==></font>
2243       		end
2244       		1'd1: begin
2245       			litespi_tx_mux_source_last = litespi_tx_mux_endpoint1_sink_last;
           <font color = "red">			==></font>
2246       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2251       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2252       		1'd0: begin
2253       			litespi_tx_mux_source_payload_data = litespi_tx_mux_endpoint0_sink_payload_data;
           <font color = "green">			==></font>
2254       		end
2255       		1'd1: begin
2256       			litespi_tx_mux_source_payload_data = litespi_tx_mux_endpoint1_sink_payload_data;
           <font color = "red">			==></font>
2257       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2262       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2263       		1'd0: begin
2264       			litespi_tx_mux_source_payload_len = litespi_tx_mux_endpoint0_sink_payload_len;
           <font color = "green">			==></font>
2265       		end
2266       		1'd1: begin
2267       			litespi_tx_mux_source_payload_len = litespi_tx_mux_endpoint1_sink_payload_len;
           <font color = "red">			==></font>
2268       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2273       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2274       		1'd0: begin
2275       			litespi_tx_mux_source_payload_width = litespi_tx_mux_endpoint0_sink_payload_width;
           <font color = "green">			==></font>
2276       		end
2277       		1'd1: begin
2278       			litespi_tx_mux_source_payload_width = litespi_tx_mux_endpoint1_sink_payload_width;
           <font color = "red">			==></font>
2279       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2284       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2285       		1'd0: begin
2286       			litespi_tx_mux_source_payload_mask = litespi_tx_mux_endpoint0_sink_payload_mask;
           <font color = "green">			==></font>
2287       		end
2288       		1'd1: begin
2289       			litespi_tx_mux_source_payload_mask = litespi_tx_mux_endpoint1_sink_payload_mask;
           <font color = "red">			==></font>
2290       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2295       	case (litespi_tx_mux_sel)
           	<font color = "red">-1-</font>  
2296       		1'd0: begin
2297       			litespi_tx_mux_endpoint0_sink_ready = litespi_tx_mux_source_ready;
           <font color = "green">			==></font>
2298       		end
2299       		1'd1: begin
           <font color = "red">		==></font>
2300       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2305       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2306       		1'd0: begin
2307       			litespi_rx_demux_sink_ready = litespi_rx_demux_endpoint0_source_ready;
           <font color = "green">			==></font>
2308       		end
2309       		1'd1: begin
2310       			litespi_rx_demux_sink_ready = litespi_rx_demux_endpoint1_source_ready;
           <font color = "red">			==></font>
2311       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2316       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2317       		1'd0: begin
2318       			litespi_rx_demux_endpoint0_source_valid = litespi_rx_demux_sink_valid;
           <font color = "green">			==></font>
2319       		end
2320       		1'd1: begin
           <font color = "red">		==></font>
2321       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2326       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2327       		1'd0: begin
2328       			litespi_rx_demux_endpoint0_source_first = litespi_rx_demux_sink_first;
           <font color = "green">			==></font>
2329       		end
2330       		1'd1: begin
           <font color = "red">		==></font>
2331       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2336       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2337       		1'd0: begin
2338       			litespi_rx_demux_endpoint0_source_last = litespi_rx_demux_sink_last;
           <font color = "green">			==></font>
2339       		end
2340       		1'd1: begin
           <font color = "red">		==></font>
2341       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2346       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2347       		1'd0: begin
2348       			litespi_rx_demux_endpoint0_source_payload_data = litespi_rx_demux_sink_payload_data;
           <font color = "green">			==></font>
2349       		end
2350       		1'd1: begin
           <font color = "red">		==></font>
2351       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2356       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2357       		1'd0: begin
           <font color = "green">		==></font>
2358       		end
2359       		1'd1: begin
2360       			litespi_rx_demux_endpoint1_source_valid = litespi_rx_demux_sink_valid;
           <font color = "red">			==></font>
2361       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2366       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2367       		1'd0: begin
           <font color = "green">		==></font>
2368       		end
2369       		1'd1: begin
2370       			litespi_rx_demux_endpoint1_source_first = litespi_rx_demux_sink_first;
           <font color = "red">			==></font>
2371       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2376       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2377       		1'd0: begin
           <font color = "green">		==></font>
2378       		end
2379       		1'd1: begin
2380       			litespi_rx_demux_endpoint1_source_last = litespi_rx_demux_sink_last;
           <font color = "red">			==></font>
2381       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2386       	case (litespi_rx_demux_sel)
           	<font color = "red">-1-</font>  
2387       		1'd0: begin
           <font color = "green">		==></font>
2388       		end
2389       		1'd1: begin
2390       			litespi_rx_demux_endpoint1_source_payload_data = litespi_rx_demux_sink_payload_data;
           <font color = "red">			==></font>
2391       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2399       	case (litespi_state)
           	<font color = "red">-1-</font>  
2400       		1'd1: begin
2401       			if (mgmtsoc_litespimmap_source_ready) begin
           			<font color = "green">-2-</font>  
2402       				litespi_next_state = 2'd2;
           <font color = "green">				==></font>
2403       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2404       		end
2405       		2'd2: begin
2406       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "green">-3-</font>  
2407       				litespi_next_state = 2'd3;
           <font color = "green">				==></font>
2408       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2409       		end
2410       		2'd3: begin
2411       			if (mgmtsoc_litespimmap_source_ready) begin
           			<font color = "green">-4-</font>  
2412       				litespi_next_state = 3'd4;
           <font color = "green">				==></font>
2413       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2414       		end
2415       		3'd4: begin
2416       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "green">-5-</font>  
2417       				if ((mgmtsoc_litespimmap_spi_dummy_bits == 1'd0)) begin
           				<font color = "red">-6-</font>  
2418       					litespi_next_state = 3'd7;
           <font color = "green">					==></font>
2419       				end else begin
2420       					litespi_next_state = 3'd5;
           <font color = "red">					==></font>
2421       				end
2422       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2423       		end
2424       		3'd5: begin
2425       			if (mgmtsoc_litespimmap_source_ready) begin
           			<font color = "red">-7-</font>  
2426       				litespi_next_state = 3'd6;
           <font color = "red">				==></font>
2427       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
2428       		end
2429       		3'd6: begin
2430       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "red">-8-</font>  
2431       				litespi_next_state = 3'd7;
           <font color = "red">				==></font>
2432       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
2433       		end
2434       		3'd7: begin
2435       			if (mgmtsoc_litespimmap_source_ready) begin
           			<font color = "green">-9-</font>  
2436       				litespi_next_state = 4'd8;
           <font color = "green">				==></font>
2437       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2438       		end
2439       		4'd8: begin
2440       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "green">-10-</font>  
2441       				litespi_next_state = 1'd0;
           <font color = "green">				==></font>
2442       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2443       		end
2444       		default: begin
2445       			if (((mgmtsoc_litespimmap_bus_cyc & mgmtsoc_litespimmap_bus_stb) & (~mgmtsoc_litespimmap_bus_we))) begin
           			<font color = "green">-11-</font>  
2446       				if ((mgmtsoc_litespimmap_burst_cs & (mgmtsoc_litespimmap_bus_adr == mgmtsoc_litespimmap_burst_adr))) begin
           				<font color = "green">-12-</font>  
2447       					litespi_next_state = 3'd7;
           <font color = "green">					==></font>
2448       				end else begin
2449       					litespi_next_state = 1'd1;
           <font color = "green">					==></font>
2450       				end
2451       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2457       	case (litespi_state)
           	<font color = "red">-1-</font>  
2458       		1'd1: begin
           <font color = "green">		==></font>
2459       		end
2460       		2'd2: begin
           <font color = "green">		==></font>
2461       		end
2462       		2'd3: begin
           <font color = "green">		==></font>
2463       		end
2464       		3'd4: begin
           <font color = "green">		==></font>
2465       		end
2466       		3'd5: begin
           <font color = "red">		==></font>
2467       		end
2468       		3'd6: begin
           <font color = "red">		==></font>
2469       		end
2470       		3'd7: begin
           <font color = "green">		==></font>
2471       		end
2472       		4'd8: begin
2473       			mgmtsoc_litespimmap_bus_dat_r = {mgmtsoc_litespimmap_sink_payload_data[7:0], mgmtsoc_litespimmap_sink_payload_data[15:8], mgmtsoc_litespimmap_sink_payload_data[23:16], mgmtsoc_litespimmap_sink_payload_data[31:24]};
           <font color = "green">			==></font>
2474       		end
2475       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       	case (litespi_state)
           	<font color = "red">-1-</font>  
2482       		1'd1: begin
2483       			mgmtsoc_litespimmap_source_valid = 1'd1;
           <font color = "green">			==></font>
2484       		end
2485       		2'd2: begin
           <font color = "green">		==></font>
2486       		end
2487       		2'd3: begin
2488       			mgmtsoc_litespimmap_source_valid = 1'd1;
           <font color = "green">			==></font>
2489       		end
2490       		3'd4: begin
           <font color = "green">		==></font>
2491       		end
2492       		3'd5: begin
2493       			mgmtsoc_litespimmap_source_valid = 1'd1;
           <font color = "red">			==></font>
2494       		end
2495       		3'd6: begin
           <font color = "red">		==></font>
2496       		end
2497       		3'd7: begin
2498       			mgmtsoc_litespimmap_source_valid = 1'd1;
           <font color = "green">			==></font>
2499       		end
2500       		4'd8: begin
           <font color = "green">		==></font>
2501       		end
2502       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2508       	case (litespi_state)
           	<font color = "red">-1-</font>  
2509       		1'd1: begin
           <font color = "green">		==></font>
2510       		end
2511       		2'd2: begin
           <font color = "green">		==></font>
2512       		end
2513       		2'd3: begin
2514       			mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = 1'd1;
           <font color = "green">			==></font>
2515       		end
2516       		3'd4: begin
           <font color = "green">		==></font>
2517       		end
2518       		3'd5: begin
2519       			mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = 1'd1;
           <font color = "red">			==></font>
2520       		end
2521       		3'd6: begin
           <font color = "red">		==></font>
2522       		end
2523       		3'd7: begin
           <font color = "green">		==></font>
2524       		end
2525       		4'd8: begin
           <font color = "green">		==></font>
2526       		end
2527       		default: begin
2528       			mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = (mgmtsoc_litespimmap_burst_cs & (~mgmtsoc_litespimmap_done));
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2534       	case (litespi_state)
           	<font color = "red">-1-</font>  
2535       		1'd1: begin
           <font color = "green">		==></font>
2536       		end
2537       		2'd2: begin
           <font color = "green">		==></font>
2538       		end
2539       		2'd3: begin
2540       			mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
2541       		end
2542       		3'd4: begin
           <font color = "green">		==></font>
2543       		end
2544       		3'd5: begin
2545       			mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
           <font color = "red">			==></font>
2546       		end
2547       		3'd6: begin
           <font color = "red">		==></font>
2548       		end
2549       		3'd7: begin
           <font color = "green">		==></font>
2550       		end
2551       		4'd8: begin
           <font color = "green">		==></font>
2552       		end
2553       		default: begin
2554       			mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2560       	case (litespi_state)
           	<font color = "red">-1-</font>  
2561       		1'd1: begin
           <font color = "green">		==></font>
2562       		end
2563       		2'd2: begin
           <font color = "green">		==></font>
2564       		end
2565       		2'd3: begin
           <font color = "green">		==></font>
2566       		end
2567       		3'd4: begin
           <font color = "green">		==></font>
2568       		end
2569       		3'd5: begin
           <font color = "red">		==></font>
2570       		end
2571       		3'd6: begin
           <font color = "red">		==></font>
2572       		end
2573       		3'd7: begin
2574       			mgmtsoc_litespimmap_source_last = 1'd1;
           <font color = "green">			==></font>
2575       		end
2576       		4'd8: begin
           <font color = "green">		==></font>
2577       		end
2578       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2584       	case (litespi_state)
           	<font color = "red">-1-</font>  
2585       		1'd1: begin
           <font color = "green">		==></font>
2586       		end
2587       		2'd2: begin
           <font color = "green">		==></font>
2588       		end
2589       		2'd3: begin
           <font color = "green">		==></font>
2590       		end
2591       		3'd4: begin
           <font color = "green">		==></font>
2592       		end
2593       		3'd5: begin
           <font color = "red">		==></font>
2594       		end
2595       		3'd6: begin
           <font color = "red">		==></font>
2596       		end
2597       		3'd7: begin
           <font color = "green">		==></font>
2598       		end
2599       		4'd8: begin
2600       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "green">-2-</font>  
2601       				mgmtsoc_litespimmap_bus_ack = 1'd1;
           <font color = "green">				==></font>
2602       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2603       		end
2604       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2610       	case (litespi_state)
           	<font color = "red">-1-</font>  
2611       		1'd1: begin
2612       			mgmtsoc_litespimmap_source_payload_data = 2'd3;
           <font color = "green">			==></font>
2613       		end
2614       		2'd2: begin
           <font color = "green">		==></font>
2615       		end
2616       		2'd3: begin
2617       			mgmtsoc_litespimmap_source_payload_data = {mgmtsoc_litespimmap_bus_adr, mgmtsoc_litespimmap};
           <font color = "green">			==></font>
2618       		end
2619       		3'd4: begin
           <font color = "green">		==></font>
2620       		end
2621       		3'd5: begin
2622       			mgmtsoc_litespimmap_source_payload_data = mgmtsoc_litespimmap_dummy;
           <font color = "red">			==></font>
2623       		end
2624       		3'd6: begin
           <font color = "red">		==></font>
2625       		end
2626       		3'd7: begin
           <font color = "green">		==></font>
2627       		end
2628       		4'd8: begin
           <font color = "green">		==></font>
2629       		end
2630       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2636       	case (litespi_state)
           	<font color = "red">-1-</font>  
2637       		1'd1: begin
2638       			mgmtsoc_litespimmap_source_payload_len = 4'd8;
           <font color = "green">			==></font>
2639       		end
2640       		2'd2: begin
           <font color = "green">		==></font>
2641       		end
2642       		2'd3: begin
2643       			mgmtsoc_litespimmap_source_payload_len = 5'd24;
           <font color = "green">			==></font>
2644       		end
2645       		3'd4: begin
           <font color = "green">		==></font>
2646       		end
2647       		3'd5: begin
2648       			mgmtsoc_litespimmap_source_payload_len = mgmtsoc_litespimmap_spi_dummy_bits;
           <font color = "red">			==></font>
2649       		end
2650       		3'd6: begin
           <font color = "red">		==></font>
2651       		end
2652       		3'd7: begin
2653       			mgmtsoc_litespimmap_source_payload_len = 6'd32;
           <font color = "green">			==></font>
2654       		end
2655       		4'd8: begin
           <font color = "green">		==></font>
2656       		end
2657       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2663       	case (litespi_state)
           	<font color = "red">-1-</font>  
2664       		1'd1: begin
2665       			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           <font color = "green">			==></font>
2666       		end
2667       		2'd2: begin
           <font color = "green">		==></font>
2668       		end
2669       		2'd3: begin
2670       			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           <font color = "green">			==></font>
2671       		end
2672       		3'd4: begin
           <font color = "green">		==></font>
2673       		end
2674       		3'd5: begin
2675       			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           <font color = "red">			==></font>
2676       		end
2677       		3'd6: begin
           <font color = "red">		==></font>
2678       		end
2679       		3'd7: begin
2680       			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           <font color = "green">			==></font>
2681       		end
2682       		4'd8: begin
           <font color = "green">		==></font>
2683       		end
2684       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2690       	case (litespi_state)
           	<font color = "red">-1-</font>  
2691       		1'd1: begin
2692       			mgmtsoc_litespimmap_source_payload_mask = 1'd1;
           <font color = "green">			==></font>
2693       		end
2694       		2'd2: begin
           <font color = "green">		==></font>
2695       		end
2696       		2'd3: begin
2697       			mgmtsoc_litespimmap_source_payload_mask = 1'd1;
           <font color = "green">			==></font>
2698       		end
2699       		3'd4: begin
           <font color = "green">		==></font>
2700       		end
2701       		3'd5: begin
2702       			mgmtsoc_litespimmap_source_payload_mask = 1'd1;
           <font color = "red">			==></font>
2703       		end
2704       		3'd6: begin
           <font color = "red">		==></font>
2705       		end
2706       		3'd7: begin
2707       			mgmtsoc_litespimmap_source_payload_mask = 1'd0;
           <font color = "green">			==></font>
2708       		end
2709       		4'd8: begin
           <font color = "green">		==></font>
2710       		end
2711       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2717       	case (litespi_state)
           	<font color = "red">-1-</font>  
2718       		1'd1: begin
2719       			mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = mgmtsoc_litespimmap_bus_adr;
           <font color = "green">			==></font>
2720       		end
2721       		2'd2: begin
           <font color = "green">		==></font>
2722       		end
2723       		2'd3: begin
2724       			mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = mgmtsoc_litespimmap_bus_adr;
           <font color = "green">			==></font>
2725       		end
2726       		3'd4: begin
           <font color = "green">		==></font>
2727       		end
2728       		3'd5: begin
2729       			mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = mgmtsoc_litespimmap_bus_adr;
           <font color = "red">			==></font>
2730       		end
2731       		3'd6: begin
           <font color = "red">		==></font>
2732       		end
2733       		3'd7: begin
           <font color = "green">		==></font>
2734       		end
2735       		4'd8: begin
2736       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "green">-2-</font>  
2737       				mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = (mgmtsoc_litespimmap_burst_adr + 1'd1);
           <font color = "green">				==></font>
2738       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2739       		end
2740       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2746       	case (litespi_state)
           	<font color = "red">-1-</font>  
2747       		1'd1: begin
2748       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "green">			==></font>
2749       		end
2750       		2'd2: begin
2751       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "green">			==></font>
2752       		end
2753       		2'd3: begin
2754       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "green">			==></font>
2755       		end
2756       		3'd4: begin
2757       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "green">			==></font>
2758       		end
2759       		3'd5: begin
2760       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "red">			==></font>
2761       		end
2762       		3'd6: begin
2763       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "red">			==></font>
2764       		end
2765       		3'd7: begin
2766       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "green">			==></font>
2767       		end
2768       		4'd8: begin
2769       			mgmtsoc_litespimmap_cs = 1'd1;
           <font color = "green">			==></font>
2770       		end
2771       		default: begin
2772       			mgmtsoc_litespimmap_cs = mgmtsoc_litespimmap_burst_cs;
2773       			if (((mgmtsoc_litespimmap_bus_cyc & mgmtsoc_litespimmap_bus_stb) & (~mgmtsoc_litespimmap_bus_we))) begin
           			<font color = "green">-2-</font>  
2774       				if ((mgmtsoc_litespimmap_burst_cs & (mgmtsoc_litespimmap_bus_adr == mgmtsoc_litespimmap_burst_adr))) begin
           				<font color = "green">-3-</font>  
           <font color = "green">				==></font>
2775       				end else begin
2776       					mgmtsoc_litespimmap_cs = 1'd0;
           <font color = "green">					==></font>
2777       				end
2778       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2784       	case (litespi_state)
           	<font color = "red">-1-</font>  
2785       		1'd1: begin
2786       			mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           <font color = "green">			==></font>
2787       		end
2788       		2'd2: begin
           <font color = "green">		==></font>
2789       		end
2790       		2'd3: begin
2791       			mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           <font color = "green">			==></font>
2792       		end
2793       		3'd4: begin
           <font color = "green">		==></font>
2794       		end
2795       		3'd5: begin
2796       			mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           <font color = "red">			==></font>
2797       		end
2798       		3'd6: begin
           <font color = "red">		==></font>
2799       		end
2800       		3'd7: begin
           <font color = "green">		==></font>
2801       		end
2802       		4'd8: begin
2803       			if (mgmtsoc_litespimmap_sink_valid) begin
           			<font color = "green">-2-</font>  
2804       				mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
2805       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2806       		end
2807       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2813       	case (litespi_state)
           	<font color = "red">-1-</font>  
2814       		1'd1: begin
           <font color = "green">		==></font>
2815       		end
2816       		2'd2: begin
2817       			mgmtsoc_litespimmap_sink_ready = 1'd1;
           <font color = "green">			==></font>
2818       		end
2819       		2'd3: begin
           <font color = "green">		==></font>
2820       		end
2821       		3'd4: begin
2822       			mgmtsoc_litespimmap_sink_ready = 1'd1;
           <font color = "green">			==></font>
2823       		end
2824       		3'd5: begin
           <font color = "red">		==></font>
2825       		end
2826       		3'd6: begin
2827       			mgmtsoc_litespimmap_sink_ready = 1'd1;
           <font color = "red">			==></font>
2828       		end
2829       		3'd7: begin
           <font color = "green">		==></font>
2830       		end
2831       		4'd8: begin
2832       			mgmtsoc_litespimmap_sink_ready = 1'd1;
           <font color = "green">			==></font>
2833       		end
2834       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2840       	case (litespi_state)
           	<font color = "red">-1-</font>  
2841       		1'd1: begin
           <font color = "green">		==></font>
2842       		end
2843       		2'd2: begin
           <font color = "green">		==></font>
2844       		end
2845       		2'd3: begin
           <font color = "green">		==></font>
2846       		end
2847       		3'd4: begin
           <font color = "green">		==></font>
2848       		end
2849       		3'd5: begin
           <font color = "red">		==></font>
2850       		end
2851       		3'd6: begin
           <font color = "red">		==></font>
2852       		end
2853       		3'd7: begin
           <font color = "green">		==></font>
2854       		end
2855       		4'd8: begin
           <font color = "green">		==></font>
2856       		end
2857       		default: begin
2858       			mgmtsoc_litespimmap_wait = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2902       	case (spimaster_state)
           	<font color = "green">-1-</font>  
2903       		1'd1: begin
2904       			if (spi_master_clk_fall) begin
           			<font color = "green">-2-</font>  
2905       				spimaster_next_state = 2'd2;
           <font color = "green">				==></font>
2906       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2907       		end
2908       		2'd2: begin
2909       			if (spi_master_clk_fall) begin
           			<font color = "green">-3-</font>  
2910       				if ((spi_master_count == (spi_master_length0 - 1'd1))) begin
           				<font color = "green">-4-</font>  
2911       					spimaster_next_state = 2'd3;
           <font color = "green">					==></font>
2912       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
2913       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2914       		end
2915       		2'd3: begin
2916       			if (spi_master_clk_rise) begin
           			<font color = "green">-5-</font>  
2917       				spimaster_next_state = 1'd0;
           <font color = "green">				==></font>
2918       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2919       		end
2920       		default: begin
2921       			if (spi_master_start0) begin
           			<font color = "green">-6-</font>  
2922       				spimaster_next_state = 1'd1;
           <font color = "green">				==></font>
2923       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2929       	case (spimaster_state)
           	<font color = "green">-1-</font>  
2930       		1'd1: begin
2931       			spi_master_count_spimaster_next_value = 1'd0;
           <font color = "green">			==></font>
2932       		end
2933       		2'd2: begin
2934       			if (spi_master_clk_fall) begin
           			<font color = "green">-2-</font>  
2935       				spi_master_count_spimaster_next_value = (spi_master_count + 1'd1);
           <font color = "green">				==></font>
2936       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2937       		end
2938       		2'd3: begin
           <font color = "green">		==></font>
2939       		end
2940       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2946       	case (spimaster_state)
           	<font color = "green">-1-</font>  
2947       		1'd1: begin
           <font color = "green">		==></font>
2948       		end
2949       		2'd2: begin
           <font color = "green">		==></font>
2950       		end
2951       		2'd3: begin
           <font color = "green">		==></font>
2952       		end
2953       		default: begin
2954       			spi_master_done0 = 1'd1;
2955       			if (spi_master_start0) begin
           			<font color = "green">-2-</font>  
2956       				spi_master_done0 = 1'd0;
           <font color = "green">				==></font>
2957       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2963       	case (spimaster_state)
           	<font color = "green">-1-</font>  
2964       		1'd1: begin
2965       			spi_master_count_spimaster_next_value_ce = 1'd1;
           <font color = "green">			==></font>
2966       		end
2967       		2'd2: begin
2968       			if (spi_master_clk_fall) begin
           			<font color = "green">-2-</font>  
2969       				spi_master_count_spimaster_next_value_ce = 1'd1;
           <font color = "green">				==></font>
2970       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2971       		end
2972       		2'd3: begin
           <font color = "green">		==></font>
2973       		end
2974       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2980       	case (spimaster_state)
           	<font color = "green">-1-</font>  
2981       		1'd1: begin
           <font color = "green">		==></font>
2982       		end
2983       		2'd2: begin
           <font color = "green">		==></font>
2984       		end
2985       		2'd3: begin
2986       			if (spi_master_clk_rise) begin
           			<font color = "green">-2-</font>  
2987       				spi_master_irq = 1'd1;
           <font color = "green">				==></font>
2988       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
2989       		end
2990       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2996       	case (spimaster_state)
           	<font color = "green">-1-</font>  
2997       		1'd1: begin
           <font color = "green">		==></font>
2998       		end
2999       		2'd2: begin
3000       			spi_master_clk_enable = 1'd1;
           <font color = "green">			==></font>
3001       		end
3002       		2'd3: begin
           <font color = "green">		==></font>
3003       		end
3004       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3010       	case (spimaster_state)
           	<font color = "green">-1-</font>  
3011       		1'd1: begin
3012       			if (spi_master_clk_fall) begin
           			<font color = "green">-2-</font>  
3013       				spi_master_xfer_enable = 1'd1;
           <font color = "green">				==></font>
3014       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3015       		end
3016       		2'd2: begin
3017       			spi_master_xfer_enable = 1'd1;
           <font color = "green">			==></font>
3018       		end
3019       		2'd3: begin
3020       			spi_master_xfer_enable = 1'd1;
           <font color = "green">			==></font>
3021       		end
3022       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3028       	case (spimaster_state)
           	<font color = "green">-1-</font>  
3029       		1'd1: begin
           <font color = "green">		==></font>
3030       		end
3031       		2'd2: begin
           <font color = "green">		==></font>
3032       		end
3033       		2'd3: begin
           <font color = "green">		==></font>
3034       		end
3035       		default: begin
3036       			if (spi_master_start0) begin
           			<font color = "green">-2-</font>  
3037       				spi_master_mosi_latch = 1'd1;
           <font color = "green">				==></font>
3038       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3044       	case (spimaster_state)
           	<font color = "green">-1-</font>  
3045       		1'd1: begin
           <font color = "green">		==></font>
3046       		end
3047       		2'd2: begin
           <font color = "green">		==></font>
3048       		end
3049       		2'd3: begin
3050       			if (spi_master_clk_rise) begin
           			<font color = "green">-2-</font>  
3051       				spi_master_miso_latch = 1'd1;
           <font color = "green">				==></font>
3052       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3053       		end
3054       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3062       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3063       		1'd1: begin
3064       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3065       				if ((uart_phy_tx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3066       					rs232phy_rs232phytx_next_state = 1'd0;
           <font color = "green">					==></font>
3067       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3068       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3069       		end
3070       		default: begin
3071       			if (uart_phy_tx_sink_valid) begin
           			<font color = "green">-4-</font>  
3072       				rs232phy_rs232phytx_next_state = 1'd1;
           <font color = "green">				==></font>
3073       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3079       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3080       		1'd1: begin
3081       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3082       				sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3083       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3084       		end
3085       		default: begin
3086       			sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd1;
3087       			if (uart_phy_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3088       				sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3089       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3095       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3096       		1'd1: begin
3097       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3098       				uart_phy_tx_data_rs232phy_rs232phytx_next_value2 = {1'd1, uart_phy_tx_data[7:1]};
           <font color = "green">				==></font>
3099       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3100       		end
3101       		default: begin
3102       			if (uart_phy_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3103       				uart_phy_tx_data_rs232phy_rs232phytx_next_value2 = uart_phy_tx_sink_payload_data;
           <font color = "green">				==></font>
3104       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3110       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3111       		1'd1: begin
3112       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3113       				if ((uart_phy_tx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3114       					uart_phy_tx_sink_ready = 1'd1;
           <font color = "green">					==></font>
3115       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3116       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3117       		end
3118       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3124       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3125       		1'd1: begin
3126       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3127       				uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2 = 1'd1;
           <font color = "green">				==></font>
3128       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3129       		end
3130       		default: begin
3131       			if (uart_phy_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3132       				uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2 = 1'd1;
           <font color = "green">				==></font>
3133       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3139       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3140       		1'd1: begin
3141       			uart_phy_tx_enable = 1'd1;
           <font color = "green">			==></font>
3142       		end
3143       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3149       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3150       		1'd1: begin
3151       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3152       				uart_phy_tx_count_rs232phy_rs232phytx_next_value0 = (uart_phy_tx_count + 1'd1);
           <font color = "green">				==></font>
3153       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3154       		end
3155       		default: begin
3156       			uart_phy_tx_count_rs232phy_rs232phytx_next_value0 = 1'd0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3162       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3163       		1'd1: begin
3164       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3165       				uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3166       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3167       		end
3168       		default: begin
3169       			uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3175       	case (rs232phy_rs232phytx_state)
           	<font color = "green">-1-</font>  
3176       		1'd1: begin
3177       			if (uart_phy_tx_tick) begin
           			<font color = "green">-2-</font>  
3178       				sys_uart_tx_rs232phy_rs232phytx_next_value1 = uart_phy_tx_data;
           <font color = "green">				==></font>
3179       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3180       		end
3181       		default: begin
3182       			sys_uart_tx_rs232phy_rs232phytx_next_value1 = 1'd1;
3183       			if (uart_phy_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3184       				sys_uart_tx_rs232phy_rs232phytx_next_value1 = 1'd0;
           <font color = "green">				==></font>
3185       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3192       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3193       		1'd1: begin
3194       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3195       				if ((uart_phy_rx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3196       					rs232phy_rs232phyrx_next_state = 1'd0;
           <font color = "green">					==></font>
3197       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3198       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3199       		end
3200       		default: begin
3201       			if (((uart_phy_rx_rx == 1'd0) & (uart_phy_rx_rx_d == 1'd1))) begin
           			<font color = "green">-4-</font>  
3202       				rs232phy_rs232phyrx_next_state = 1'd1;
           <font color = "green">				==></font>
3203       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3209       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3210       		1'd1: begin
3211       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3212       				uart_phy_rx_data_rs232phy_rs232phyrx_next_value1 = {uart_phy_rx_rx, uart_phy_rx_data[7:1]};
           <font color = "green">				==></font>
3213       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3214       		end
3215       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3221       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3222       		1'd1: begin
3223       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3224       				uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3225       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3226       		end
3227       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3233       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3234       		1'd1: begin
3235       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3236       				if ((uart_phy_rx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3237       					uart_phy_rx_source_valid = (uart_phy_rx_rx == 1'd1);
           <font color = "green">					==></font>
3238       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3239       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3240       		end
3241       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3247       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3248       		1'd1: begin
3249       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3250       				if ((uart_phy_rx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3251       					uart_phy_rx_source_payload_data = uart_phy_rx_data;
           <font color = "green">					==></font>
3252       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3253       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3254       		end
3255       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3261       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3262       		1'd1: begin
3263       			uart_phy_rx_enable = 1'd1;
           <font color = "green">			==></font>
3264       		end
3265       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3271       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3272       		1'd1: begin
3273       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3274       				uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 = (uart_phy_rx_count + 1'd1);
           <font color = "green">				==></font>
3275       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3276       		end
3277       		default: begin
3278       			uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 = 1'd0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3284       	case (rs232phy_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3285       		1'd1: begin
3286       			if (uart_phy_rx_tick) begin
           			<font color = "green">-2-</font>  
3287       				uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3288       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3289       		end
3290       		default: begin
3291       			uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3329       	if ((uart_pending_re & uart_pending_r[0])) begin
           	<font color = "green">-1-</font>  
3330       		uart_tx_clear = 1'd1;
           <font color = "green">		==></font>
3331       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3337       	if ((uart_pending_re & uart_pending_r[1])) begin
           	<font color = "green">-1-</font>  
3338       		uart_rx_clear = 1'd1;
           <font color = "green">		==></font>
3339       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3360       	if (uart_tx_fifo_replace) begin
           	<font color = "red">-1-</font>             
3361       		uart_tx_fifo_wrport_adr = (uart_tx_fifo_produce - 1'd1);
           <font color = "red">		==></font>
3362       	end else begin
3363       		uart_tx_fifo_wrport_adr = uart_tx_fifo_produce;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3390       	if (uart_rx_fifo_replace) begin
           	<font color = "red">-1-</font>             
3391       		uart_rx_fifo_wrport_adr = (uart_rx_fifo_produce - 1'd1);
           <font color = "red">		==></font>
3392       	end else begin
3393       		uart_rx_fifo_wrport_adr = uart_rx_fifo_produce;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3411       	case (dbg_uart_bytes_count)
           	<font color = "red">-1-</font>  
3412       		1'd0: begin
3413       			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:24];
           <font color = "green">			==></font>
3414       		end
3415       		1'd1: begin
3416       			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:16];
           <font color = "green">			==></font>
3417       		end
3418       		2'd2: begin
3419       			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:8];
           <font color = "green">			==></font>
3420       		end
3421       		2'd3: begin
3422       			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:0];
           <font color = "green">			==></font>
3423       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3430       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3431       		1'd1: begin
3432       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3433       				if ((dbg_uart_tx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3434       					uartwishbonebridge_rs232phytx_next_state = 1'd0;
           <font color = "green">					==></font>
3435       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3436       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3437       		end
3438       		default: begin
3439       			if (dbg_uart_tx_sink_valid) begin
           			<font color = "green">-4-</font>  
3440       				uartwishbonebridge_rs232phytx_next_state = 1'd1;
           <font color = "green">				==></font>
3441       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3447       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3448       		1'd1: begin
3449       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3450       				if ((dbg_uart_tx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3451       					dbg_uart_tx_sink_ready = 1'd1;
           <font color = "green">					==></font>
3452       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3453       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3454       		end
3455       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3461       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3462       		1'd1: begin
3463       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3464       				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 = {1'd1, dbg_uart_tx_data[7:1]};
           <font color = "green">				==></font>
3465       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3466       		end
3467       		default: begin
3468       			if (dbg_uart_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3469       				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 = dbg_uart_tx_sink_payload_data;
           <font color = "green">				==></font>
3470       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3476       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3477       		1'd1: begin
3478       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3479       				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2 = 1'd1;
           <font color = "green">				==></font>
3480       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3481       		end
3482       		default: begin
3483       			if (dbg_uart_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3484       				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2 = 1'd1;
           <font color = "green">				==></font>
3485       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3491       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3492       		1'd1: begin
3493       			dbg_uart_tx_enable = 1'd1;
           <font color = "green">			==></font>
3494       		end
3495       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3501       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3502       		1'd1: begin
3503       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3504       				dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 = (dbg_uart_tx_count + 1'd1);
           <font color = "green">				==></font>
3505       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3506       		end
3507       		default: begin
3508       			dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 = 1'd0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3514       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3515       		1'd1: begin
3516       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3517       				dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3518       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3519       		end
3520       		default: begin
3521       			dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3527       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3528       		1'd1: begin
3529       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3530       				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = dbg_uart_tx_data;
           <font color = "green">				==></font>
3531       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3532       		end
3533       		default: begin
3534       			dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = 1'd1;
3535       			if (dbg_uart_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3536       				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = 1'd0;
           <font color = "green">				==></font>
3537       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3543       	case (uartwishbonebridge_rs232phytx_state)
           	<font color = "green">-1-</font>  
3544       		1'd1: begin
3545       			if (dbg_uart_tx_tick) begin
           			<font color = "green">-2-</font>  
3546       				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3547       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3548       		end
3549       		default: begin
3550       			dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd1;
3551       			if (dbg_uart_tx_sink_valid) begin
           			<font color = "green">-3-</font>  
3552       				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3553       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3560       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3561       		1'd1: begin
3562       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3563       				if ((dbg_uart_rx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3564       					uartwishbonebridge_rs232phyrx_next_state = 1'd0;
           <font color = "green">					==></font>
3565       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3566       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3567       		end
3568       		default: begin
3569       			if (((dbg_uart_rx_rx == 1'd0) & (dbg_uart_rx_rx_d == 1'd1))) begin
           			<font color = "green">-4-</font>  
3570       				uartwishbonebridge_rs232phyrx_next_state = 1'd1;
           <font color = "green">				==></font>
3571       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3577       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3578       		1'd1: begin
3579       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3580       				if ((dbg_uart_rx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3581       					dbg_uart_rx_source_valid = (dbg_uart_rx_rx == 1'd1);
           <font color = "green">					==></font>
3582       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3583       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3584       		end
3585       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3591       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3592       		1'd1: begin
3593       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3594       				dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1 = {dbg_uart_rx_rx, dbg_uart_rx_data[7:1]};
           <font color = "green">				==></font>
3595       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3596       		end
3597       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3604       		1'd1: begin
3605       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3606       				dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3607       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3608       		end
3609       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3615       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3616       		1'd1: begin
3617       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3618       				if ((dbg_uart_rx_count == 4'd9)) begin
           				<font color = "green">-3-</font>  
3619       					dbg_uart_rx_source_payload_data = dbg_uart_rx_data;
           <font color = "green">					==></font>
3620       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3621       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3622       		end
3623       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3629       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3630       		1'd1: begin
3631       			dbg_uart_rx_enable = 1'd1;
           <font color = "green">			==></font>
3632       		end
3633       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3639       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3640       		1'd1: begin
3641       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3642       				dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 = (dbg_uart_rx_count + 1'd1);
           <font color = "green">				==></font>
3643       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3644       		end
3645       		default: begin
3646       			dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 = 1'd0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3652       	case (uartwishbonebridge_rs232phyrx_state)
           	<font color = "green">-1-</font>  
3653       		1'd1: begin
3654       			if (dbg_uart_rx_tick) begin
           			<font color = "green">-2-</font>  
3655       				dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3656       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3657       		end
3658       		default: begin
3659       			dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3666       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3667       		1'd1: begin
3668       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3669       				uartwishbonebridge_next_state = 2'd2;
           <font color = "green">				==></font>
3670       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3671       		end
3672       		2'd2: begin
3673       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-3-</font>  
3674       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "green">-4-</font>  
3675       					if (((dbg_uart_cmd == 1'd1) | (dbg_uart_cmd == 2'd3))) begin
           					<font color = "green">-5-</font>  
3676       						uartwishbonebridge_next_state = 2'd3;
           <font color = "green">						==></font>
3677       					end else begin
3678       						if (((dbg_uart_cmd == 2'd2) | (dbg_uart_cmd == 3'd4))) begin
           						<font color = "red">-6-</font>  
3679       							uartwishbonebridge_next_state = 3'd5;
           <font color = "green">							==></font>
3680       						end else begin
3681       							uartwishbonebridge_next_state = 1'd0;
           <font color = "red">							==></font>
3682       						end
3683       					end
3684       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3685       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3686       		end
3687       		2'd3: begin
3688       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-7-</font>  
3689       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "green">-8-</font>  
3690       					uartwishbonebridge_next_state = 3'd4;
           <font color = "green">					==></font>
3691       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3692       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3693       		end
3694       		3'd4: begin
3695       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-9-</font>  
3696       				if ((dbg_uart_words_count == (dbg_uart_length - 1'd1))) begin
           				<font color = "red">-10-</font>  
3697       					uartwishbonebridge_next_state = 1'd0;
           <font color = "green">					==></font>
3698       				end else begin
3699       					uartwishbonebridge_next_state = 2'd3;
           <font color = "red">					==></font>
3700       				end
3701       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3702       		end
3703       		3'd5: begin
3704       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-11-</font>  
3705       				uartwishbonebridge_next_state = 3'd6;
           <font color = "green">				==></font>
3706       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3707       		end
3708       		3'd6: begin
3709       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-12-</font>  
3710       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "red">-13-</font>  
3711       					if ((dbg_uart_words_count == (dbg_uart_length - 1'd1))) begin
           					<font color = "red">-14-</font>  
3712       						uartwishbonebridge_next_state = 1'd0;
           <font color = "red">						==></font>
3713       					end else begin
3714       						uartwishbonebridge_next_state = 3'd5;
           <font color = "red">						==></font>
3715       					end
3716       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3717       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3718       		end
3719       		default: begin
3720       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-15-</font>  
3721       				uartwishbonebridge_next_state = 1'd1;
           <font color = "green">				==></font>
3722       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3728       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3729       		1'd1: begin
           <font color = "green">		==></font>
3730       		end
3731       		2'd2: begin
3732       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3733       				dbg_uart_bytes_count_uartwishbonebridge_next_value0 = (dbg_uart_bytes_count + 1'd1);
           <font color = "green">				==></font>
3734       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3735       		end
3736       		2'd3: begin
3737       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-3-</font>  
3738       				dbg_uart_bytes_count_uartwishbonebridge_next_value0 = (dbg_uart_bytes_count + 1'd1);
           <font color = "green">				==></font>
3739       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3740       		end
3741       		3'd4: begin
           <font color = "green">		==></font>
3742       		end
3743       		3'd5: begin
           <font color = "green">		==></font>
3744       		end
3745       		3'd6: begin
3746       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-4-</font>  
3747       				dbg_uart_bytes_count_uartwishbonebridge_next_value0 = (dbg_uart_bytes_count + 1'd1);
           <font color = "green">				==></font>
3748       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3749       		end
3750       		default: begin
3751       			dbg_uart_bytes_count_uartwishbonebridge_next_value0 = 1'd0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3757       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3758       		1'd1: begin
           <font color = "green">		==></font>
3759       		end
3760       		2'd2: begin
3761       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3762       				dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3763       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3764       		end
3765       		2'd3: begin
3766       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-3-</font>  
3767       				dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3768       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3769       		end
3770       		3'd4: begin
           <font color = "green">		==></font>
3771       		end
3772       		3'd5: begin
           <font color = "green">		==></font>
3773       		end
3774       		3'd6: begin
3775       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-4-</font>  
3776       				dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           <font color = "green">				==></font>
3777       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3778       		end
3779       		default: begin
3780       			dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3786       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3787       		1'd1: begin
           <font color = "green">		==></font>
3788       		end
3789       		2'd2: begin
           <font color = "green">		==></font>
3790       		end
3791       		2'd3: begin
           <font color = "green">		==></font>
3792       		end
3793       		3'd4: begin
3794       			dbg_uart_wishbone_cyc = 1'd1;
           <font color = "green">			==></font>
3795       		end
3796       		3'd5: begin
3797       			dbg_uart_wishbone_cyc = 1'd1;
           <font color = "green">			==></font>
3798       		end
3799       		3'd6: begin
           <font color = "green">		==></font>
3800       		end
3801       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3807       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3808       		1'd1: begin
           <font color = "green">		==></font>
3809       		end
3810       		2'd2: begin
           <font color = "green">		==></font>
3811       		end
3812       		2'd3: begin
           <font color = "green">		==></font>
3813       		end
3814       		3'd4: begin
3815       			dbg_uart_wishbone_stb = 1'd1;
           <font color = "green">			==></font>
3816       		end
3817       		3'd5: begin
3818       			dbg_uart_wishbone_stb = 1'd1;
           <font color = "green">			==></font>
3819       		end
3820       		3'd6: begin
           <font color = "green">		==></font>
3821       		end
3822       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3828       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3829       		1'd1: begin
           <font color = "green">		==></font>
3830       		end
3831       		2'd2: begin
           <font color = "green">		==></font>
3832       		end
3833       		2'd3: begin
           <font color = "green">		==></font>
3834       		end
3835       		3'd4: begin
3836       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-2-</font>  
3837       				dbg_uart_words_count_uartwishbonebridge_next_value1 = (dbg_uart_words_count + 1'd1);
           <font color = "green">				==></font>
3838       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3839       		end
3840       		3'd5: begin
           <font color = "green">		==></font>
3841       		end
3842       		3'd6: begin
3843       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-3-</font>  
3844       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "red">-4-</font>  
3845       					dbg_uart_words_count_uartwishbonebridge_next_value1 = (dbg_uart_words_count + 1'd1);
           <font color = "red">					==></font>
3846       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3847       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3848       		end
3849       		default: begin
3850       			dbg_uart_words_count_uartwishbonebridge_next_value1 = 1'd0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3856       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3857       		1'd1: begin
           <font color = "green">		==></font>
3858       		end
3859       		2'd2: begin
           <font color = "green">		==></font>
3860       		end
3861       		2'd3: begin
           <font color = "green">		==></font>
3862       		end
3863       		3'd4: begin
3864       			dbg_uart_wishbone_we = 1'd1;
           <font color = "green">			==></font>
3865       		end
3866       		3'd5: begin
3867       			dbg_uart_wishbone_we = 1'd0;
           <font color = "green">			==></font>
3868       		end
3869       		3'd6: begin
           <font color = "green">		==></font>
3870       		end
3871       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3877       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3878       		1'd1: begin
           <font color = "green">		==></font>
3879       		end
3880       		2'd2: begin
           <font color = "green">		==></font>
3881       		end
3882       		2'd3: begin
           <font color = "green">		==></font>
3883       		end
3884       		3'd4: begin
3885       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-2-</font>  
3886       				dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd1;
           <font color = "green">				==></font>
3887       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3888       		end
3889       		3'd5: begin
           <font color = "green">		==></font>
3890       		end
3891       		3'd6: begin
3892       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-3-</font>  
3893       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "red">-4-</font>  
3894       					dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd1;
           <font color = "red">					==></font>
3895       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
3896       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3897       		end
3898       		default: begin
3899       			dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3905       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3906       		1'd1: begin
           <font color = "green">		==></font>
3907       		end
3908       		2'd2: begin
           <font color = "green">		==></font>
3909       		end
3910       		2'd3: begin
           <font color = "green">		==></font>
3911       		end
3912       		3'd4: begin
           <font color = "green">		==></font>
3913       		end
3914       		3'd5: begin
           <font color = "green">		==></font>
3915       		end
3916       		3'd6: begin
           <font color = "green">		==></font>
3917       		end
3918       		default: begin
3919       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3920       				dbg_uart_cmd_uartwishbonebridge_next_value2 = dbg_uart_rx_source_payload_data;
           <font color = "green">				==></font>
3921       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3927       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3928       		1'd1: begin
           <font color = "green">		==></font>
3929       		end
3930       		2'd2: begin
           <font color = "green">		==></font>
3931       		end
3932       		2'd3: begin
           <font color = "green">		==></font>
3933       		end
3934       		3'd4: begin
           <font color = "green">		==></font>
3935       		end
3936       		3'd5: begin
           <font color = "green">		==></font>
3937       		end
3938       		3'd6: begin
           <font color = "green">		==></font>
3939       		end
3940       		default: begin
3941       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3942       				dbg_uart_cmd_uartwishbonebridge_next_value_ce2 = 1'd1;
           <font color = "green">				==></font>
3943       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3949       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3950       		1'd1: begin
3951       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3952       				dbg_uart_length_uartwishbonebridge_next_value3 = dbg_uart_rx_source_payload_data;
           <font color = "green">				==></font>
3953       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3954       		end
3955       		2'd2: begin
           <font color = "green">		==></font>
3956       		end
3957       		2'd3: begin
           <font color = "green">		==></font>
3958       		end
3959       		3'd4: begin
           <font color = "green">		==></font>
3960       		end
3961       		3'd5: begin
           <font color = "green">		==></font>
3962       		end
3963       		3'd6: begin
           <font color = "green">		==></font>
3964       		end
3965       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3971       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3972       		1'd1: begin
3973       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3974       				dbg_uart_length_uartwishbonebridge_next_value_ce3 = 1'd1;
           <font color = "green">				==></font>
3975       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
3976       		end
3977       		2'd2: begin
           <font color = "green">		==></font>
3978       		end
3979       		2'd3: begin
           <font color = "green">		==></font>
3980       		end
3981       		3'd4: begin
           <font color = "green">		==></font>
3982       		end
3983       		3'd5: begin
           <font color = "green">		==></font>
3984       		end
3985       		3'd6: begin
           <font color = "green">		==></font>
3986       		end
3987       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3993       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
3994       		1'd1: begin
           <font color = "green">		==></font>
3995       		end
3996       		2'd2: begin
3997       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
3998       				dbg_uart_address_uartwishbonebridge_next_value4 = {dbg_uart_address, dbg_uart_rx_source_payload_data};
           <font color = "green">				==></font>
3999       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4000       		end
4001       		2'd3: begin
           <font color = "green">		==></font>
4002       		end
4003       		3'd4: begin
4004       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-3-</font>  
4005       				dbg_uart_address_uartwishbonebridge_next_value4 = (dbg_uart_address + dbg_uart_incr);
           <font color = "green">				==></font>
4006       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4007       		end
4008       		3'd5: begin
           <font color = "green">		==></font>
4009       		end
4010       		3'd6: begin
4011       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-4-</font>  
4012       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "red">-5-</font>  
4013       					dbg_uart_address_uartwishbonebridge_next_value4 = (dbg_uart_address + dbg_uart_incr);
           <font color = "red">					==></font>
4014       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
4015       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4016       		end
4017       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4023       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4024       		1'd1: begin
           <font color = "green">		==></font>
4025       		end
4026       		2'd2: begin
4027       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
4028       				dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd1;
           <font color = "green">				==></font>
4029       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4030       		end
4031       		2'd3: begin
           <font color = "green">		==></font>
4032       		end
4033       		3'd4: begin
4034       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-3-</font>  
4035       				dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd1;
           <font color = "green">				==></font>
4036       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4037       		end
4038       		3'd5: begin
           <font color = "green">		==></font>
4039       		end
4040       		3'd6: begin
4041       			if (dbg_uart_tx_sink_ready) begin
           			<font color = "green">-4-</font>  
4042       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "red">-5-</font>  
4043       					dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd1;
           <font color = "red">					==></font>
4044       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
4045       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4046       		end
4047       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4053       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4054       		1'd1: begin
4055       		end
4056       		2'd2: begin
4057       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
4058       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "green">-3-</font>  
4059       					if (((dbg_uart_cmd == 1'd1) | (dbg_uart_cmd == 2'd3))) begin
           					<font color = "green">-4-</font>  
4060       						dbg_uart_incr_uartwishbonebridge_next_value5 = (dbg_uart_cmd == 1'd1);
4061       					end else begin
4062       						if (((dbg_uart_cmd == 2'd2) | (dbg_uart_cmd == 3'd4))) begin
           						<font color = "red">-5-</font>  
           <font color = "red">						==></font>
           <font color = "green">						==></font>
           <font color = "green">						==></font>
4063       							dbg_uart_incr_uartwishbonebridge_next_value5 = (dbg_uart_cmd == 2'd2);
           <font color = "green">							==></font>
4064       						end else begin
4065       						end
4066       					end
4067       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
4068       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4069       		end
4070       		2'd3: begin
           <font color = "green">		==></font>
4071       		end
4072       		3'd4: begin
           <font color = "green">		==></font>
4073       		end
4074       		3'd5: begin
           <font color = "green">		==></font>
4075       		end
4076       		3'd6: begin
           <font color = "green">		==></font>
4077       		end
4078       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4084       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4085       		1'd1: begin
4086       		end
4087       		2'd2: begin
4088       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
4089       				if ((dbg_uart_bytes_count == 2'd3)) begin
           				<font color = "green">-3-</font>  
4090       					if (((dbg_uart_cmd == 1'd1) | (dbg_uart_cmd == 2'd3))) begin
           					<font color = "green">-4-</font>  
4091       						dbg_uart_incr_uartwishbonebridge_next_value_ce5 = 1'd1;
4092       					end else begin
4093       						if (((dbg_uart_cmd == 2'd2) | (dbg_uart_cmd == 3'd4))) begin
           						<font color = "red">-5-</font>  
           <font color = "red">						==></font>
           <font color = "green">						==></font>
           <font color = "green">						==></font>
4094       							dbg_uart_incr_uartwishbonebridge_next_value_ce5 = 1'd1;
           <font color = "green">							==></font>
4095       						end else begin
4096       						end
4097       					end
4098       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
4099       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4100       		end
4101       		2'd3: begin
           <font color = "green">		==></font>
4102       		end
4103       		3'd4: begin
           <font color = "green">		==></font>
4104       		end
4105       		3'd5: begin
           <font color = "green">		==></font>
4106       		end
4107       		3'd6: begin
           <font color = "green">		==></font>
4108       		end
4109       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4115       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4116       		1'd1: begin
           <font color = "green">		==></font>
4117       		end
4118       		2'd2: begin
           <font color = "green">		==></font>
4119       		end
4120       		2'd3: begin
           <font color = "green">		==></font>
4121       		end
4122       		3'd4: begin
           <font color = "green">		==></font>
4123       		end
4124       		3'd5: begin
           <font color = "green">		==></font>
4125       		end
4126       		3'd6: begin
4127       			dbg_uart_tx_sink_valid = 1'd1;
           <font color = "green">			==></font>
4128       		end
4129       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4135       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4136       		1'd1: begin
           <font color = "green">		==></font>
4137       		end
4138       		2'd2: begin
           <font color = "green">		==></font>
4139       		end
4140       		2'd3: begin
4141       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
4142       				dbg_uart_data_uartwishbonebridge_next_value6 = {dbg_uart_data, dbg_uart_rx_source_payload_data};
           <font color = "green">				==></font>
4143       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4144       		end
4145       		3'd4: begin
           <font color = "green">		==></font>
4146       		end
4147       		3'd5: begin
4148       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-3-</font>  
4149       				dbg_uart_data_uartwishbonebridge_next_value6 = dbg_uart_wishbone_dat_r;
           <font color = "green">				==></font>
4150       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4151       		end
4152       		3'd6: begin
           <font color = "green">		==></font>
4153       		end
4154       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4160       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4161       		1'd1: begin
           <font color = "green">		==></font>
4162       		end
4163       		2'd2: begin
           <font color = "green">		==></font>
4164       		end
4165       		2'd3: begin
           <font color = "green">		==></font>
4166       		end
4167       		3'd4: begin
           <font color = "green">		==></font>
4168       		end
4169       		3'd5: begin
           <font color = "green">		==></font>
4170       		end
4171       		3'd6: begin
           <font color = "green">		==></font>
4172       		end
4173       		default: begin
4174       			dbg_uart_is_ongoing = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4180       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4181       		1'd1: begin
           <font color = "green">		==></font>
4182       		end
4183       		2'd2: begin
           <font color = "green">		==></font>
4184       		end
4185       		2'd3: begin
4186       			if (dbg_uart_rx_source_valid) begin
           			<font color = "green">-2-</font>  
4187       				dbg_uart_data_uartwishbonebridge_next_value_ce6 = 1'd1;
           <font color = "green">				==></font>
4188       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4189       		end
4190       		3'd4: begin
           <font color = "green">		==></font>
4191       		end
4192       		3'd5: begin
4193       			if (dbg_uart_wishbone_ack) begin
           			<font color = "green">-3-</font>  
4194       				dbg_uart_data_uartwishbonebridge_next_value_ce6 = 1'd1;
           <font color = "green">				==></font>
4195       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
4196       		end
4197       		3'd6: begin
           <font color = "green">		==></font>
4198       		end
4199       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4205       	case (uartwishbonebridge_state)
           	<font color = "green">-1-</font>  
4206       		1'd1: begin
4207       			dbg_uart_rx_source_ready = 1'd1;
           <font color = "green">			==></font>
4208       		end
4209       		2'd2: begin
4210       			dbg_uart_rx_source_ready = 1'd1;
           <font color = "green">			==></font>
4211       		end
4212       		2'd3: begin
4213       			dbg_uart_rx_source_ready = 1'd1;
           <font color = "green">			==></font>
4214       		end
4215       		3'd4: begin
4216       			dbg_uart_rx_source_ready = 1'd0;
           <font color = "green">			==></font>
4217       		end
4218       		3'd5: begin
4219       			dbg_uart_rx_source_ready = 1'd0;
           <font color = "green">			==></font>
4220       		end
4221       		3'd6: begin
4222       			dbg_uart_rx_source_ready = 1'd0;
           <font color = "green">			==></font>
4223       		end
4224       		default: begin
4225       			dbg_uart_rx_source_ready = 1'd1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4635       	if (gpioin0_gpioin0_mode_storage) begin
           	<font color = "red">-1-</font>  
4636       		gpioin0_gpioin0_trigger = (gpioin0_in_status ^ gpioin0_gpioin0_in_pads_n_d);
           <font color = "red">		==></font>
4637       	end else begin
4638       		gpioin0_gpioin0_trigger = (gpioin0_in_status ^ gpioin0_gpioin0_edge_storage);
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4645       	if ((gpioin0_pending_re & gpioin0_pending_r)) begin
           	<font color = "green">-1-</font>  
4646       		gpioin0_gpioin0_clear = 1'd1;
           <font color = "green">		==></font>
4647       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4653       	if (gpioin1_gpioin1_mode_storage) begin
           	<font color = "red">-1-</font>  
4654       		gpioin1_gpioin1_trigger = (gpioin1_in_status ^ gpioin1_gpioin1_in_pads_n_d);
           <font color = "red">		==></font>
4655       	end else begin
4656       		gpioin1_gpioin1_trigger = (gpioin1_in_status ^ gpioin1_gpioin1_edge_storage);
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       	if ((gpioin1_pending_re & gpioin1_pending_r)) begin
           	<font color = "green">-1-</font>  
4664       		gpioin1_gpioin1_clear = 1'd1;
           <font color = "green">		==></font>
4665       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4671       	if (gpioin2_gpioin2_mode_storage) begin
           	<font color = "red">-1-</font>  
4672       		gpioin2_gpioin2_trigger = (gpioin2_in_status ^ gpioin2_gpioin2_in_pads_n_d);
           <font color = "red">		==></font>
4673       	end else begin
4674       		gpioin2_gpioin2_trigger = (gpioin2_in_status ^ gpioin2_gpioin2_edge_storage);
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4681       	if ((gpioin2_pending_re & gpioin2_pending_r)) begin
           	<font color = "green">-1-</font>  
4682       		gpioin2_gpioin2_clear = 1'd1;
           <font color = "green">		==></font>
4683       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4689       	if (gpioin3_gpioin3_mode_storage) begin
           	<font color = "red">-1-</font>  
4690       		gpioin3_gpioin3_trigger = (gpioin3_in_status ^ gpioin3_gpioin3_in_pads_n_d);
           <font color = "red">		==></font>
4691       	end else begin
4692       		gpioin3_gpioin3_trigger = (gpioin3_in_status ^ gpioin3_gpioin3_edge_storage);
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4699       	if ((gpioin3_pending_re & gpioin3_pending_r)) begin
           	<font color = "green">-1-</font>  
4700       		gpioin3_gpioin3_clear = 1'd1;
           <font color = "green">		==></font>
4701       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4707       	if (gpioin4_gpioin4_mode_storage) begin
           	<font color = "red">-1-</font>  
4708       		gpioin4_gpioin4_trigger = (gpioin4_in_status ^ gpioin4_gpioin4_in_pads_n_d);
           <font color = "red">		==></font>
4709       	end else begin
4710       		gpioin4_gpioin4_trigger = (gpioin4_in_status ^ gpioin4_gpioin4_edge_storage);
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4717       	if ((gpioin4_pending_re & gpioin4_pending_r)) begin
           	<font color = "green">-1-</font>  
4718       		gpioin4_gpioin4_clear = 1'd1;
           <font color = "green">		==></font>
4719       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4725       	if (gpioin5_gpioin5_mode_storage) begin
           	<font color = "red">-1-</font>  
4726       		gpioin5_gpioin5_trigger = (gpioin5_in_status ^ gpioin5_gpioin5_in_pads_n_d);
           <font color = "red">		==></font>
4727       	end else begin
4728       		gpioin5_gpioin5_trigger = (gpioin5_in_status ^ gpioin5_gpioin5_edge_storage);
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4735       	if ((gpioin5_pending_re & gpioin5_pending_r)) begin
           	<font color = "green">-1-</font>  
4736       		gpioin5_gpioin5_clear = 1'd1;
           <font color = "green">		==></font>
4737       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4744       	case (state)
           	<font color = "green">-1-</font>  
4745       		1'd1: begin
4746       			next_state = 1'd0;
           <font color = "green">			==></font>
4747       		end
4748       		default: begin
4749       			if ((mgmtsoc_wishbone_cyc & mgmtsoc_wishbone_stb)) begin
           			<font color = "green">-2-</font>  
4750       				next_state = 1'd1;
           <font color = "green">				==></font>
4751       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4757       	case (state)
           	<font color = "green">-1-</font>  
4758       		1'd1: begin
           <font color = "green">		==></font>
4759       		end
4760       		default: begin
4761       			mgmtsoc_dat_w = mgmtsoc_wishbone_dat_w;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4767       	case (state)
           	<font color = "green">-1-</font>  
4768       		1'd1: begin
4769       			mgmtsoc_wishbone_dat_r = mgmtsoc_dat_r;
           <font color = "green">			==></font>
4770       		end
4771       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4777       	case (state)
           	<font color = "green">-1-</font>  
4778       		1'd1: begin
4779       			mgmtsoc_wishbone_ack = 1'd1;
           <font color = "green">			==></font>
4780       		end
4781       		default: begin
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4787       	case (state)
           	<font color = "green">-1-</font>  
4788       		1'd1: begin
           <font color = "green">		==></font>
4789       		end
4790       		default: begin
4791       			if ((mgmtsoc_wishbone_cyc & mgmtsoc_wishbone_stb)) begin
           			<font color = "green">-2-</font>  
4792       				mgmtsoc_adr = mgmtsoc_wishbone_adr;
           <font color = "green">				==></font>
4793       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4799       	case (state)
           	<font color = "green">-1-</font>  
4800       		1'd1: begin
           <font color = "green">		==></font>
4801       		end
4802       		default: begin
4803       			if ((mgmtsoc_wishbone_cyc & mgmtsoc_wishbone_stb)) begin
           			<font color = "green">-2-</font>  
4804       				mgmtsoc_we = (mgmtsoc_wishbone_we & (mgmtsoc_wishbone_sel != 1'd0));
           <font color = "green">				==></font>
4805       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4896       	if (done) begin
           	<font color = "red">-1-</font>  
4897       		shared_ack = 1'd1;
           <font color = "red">		==></font>
4898       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4904       	if (done) begin
           	<font color = "red">-1-</font>  
4905       		shared_dat_r = 32'd4294967295;
           <font color = "red">		==></font>
4906       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4911       	if (done) begin
           	<font color = "red">-1-</font>  
4912       		error = 1'd1;
           <font color = "red">		==></font>
4913       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4920       	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
4921       		csrbank0_reset0_re = interface0_bank_bus_we;
           <font color = "green">		==></font>
4922       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4926       	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
4927       		csrbank0_reset0_we = (~interface0_bank_bus_we);
           <font color = "green">		==></font>
4928       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
4934       		csrbank0_scratch0_we = (~interface0_bank_bus_we);
           <font color = "red">		==></font>
4935       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
4940       		csrbank0_scratch0_re = interface0_bank_bus_we;
           <font color = "red">		==></font>
4941       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4946       	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
4947       		csrbank0_bus_errors_re = interface0_bank_bus_we;
           <font color = "red">		==></font>
4948       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4952       	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
4953       		csrbank0_bus_errors_we = (~interface0_bank_bus_we);
           <font color = "red">		==></font>
4954       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4958       	if (mgmtsoc_reset_re) begin
           	<font color = "red">-1-</font>  
4959       		mgmtsoc_soc_rst = mgmtsoc_reset_storage[0];
           <font color = "red">		==></font>
4960       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4971       	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
4972       		csrbank1_out0_we = (~interface1_bank_bus_we);
           <font color = "green">		==></font>
4973       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4977       	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
4978       		csrbank1_out0_re = interface1_bank_bus_we;
           <font color = "green">		==></font>
4979       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4986       	if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
4987       		csrbank2_out0_we = (~interface2_bank_bus_we);
           <font color = "red">		==></font>
4988       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4992       	if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
4993       		csrbank2_out0_re = interface2_bank_bus_we;
           <font color = "red">		==></font>
4994       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5001       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5002       		csrbank3_mmap_dummy_bits0_re = interface3_bank_bus_we;
           <font color = "red">		==></font>
5003       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5007       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5008       		csrbank3_mmap_dummy_bits0_we = (~interface3_bank_bus_we);
           <font color = "red">		==></font>
5009       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5014       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
5015       		csrbank3_master_cs0_re = interface3_bank_bus_we;
           <font color = "red">		==></font>
5016       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5020       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
5021       		csrbank3_master_cs0_we = (~interface3_bank_bus_we);
           <font color = "red">		==></font>
5022       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5027       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
5028       		csrbank3_master_phyconfig0_we = (~interface3_bank_bus_we);
           <font color = "red">		==></font>
5029       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5033       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
5034       		csrbank3_master_phyconfig0_re = interface3_bank_bus_we;
           <font color = "red">		==></font>
5035       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5040       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5041       		mgmtsoc_master_rxtx_re = interface3_bank_bus_we;
           <font color = "red">		==></font>
5042       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5046       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5047       		mgmtsoc_master_rxtx_we = (~interface3_bank_bus_we);
           <font color = "red">		==></font>
5048       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5053       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "red">-1-</font>  
5054       		csrbank3_master_status_re = interface3_bank_bus_we;
           <font color = "red">		==></font>
5055       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5059       	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "red">-1-</font>  
5060       		csrbank3_master_status_we = (~interface3_bank_bus_we);
           <font color = "red">		==></font>
5061       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5080       	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5081       		csrbank4_clk_divisor0_we = (~interface4_bank_bus_we);
           <font color = "green">		==></font>
5082       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5086       	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5087       		csrbank4_clk_divisor0_re = interface4_bank_bus_we;
           <font color = "green">		==></font>
5088       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5095       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5096       		csrbank5_mode10_we = (~interface5_bank_bus_we);
           <font color = "green">		==></font>
5097       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5101       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5102       		csrbank5_mode10_re = interface5_bank_bus_we;
           <font color = "green">		==></font>
5103       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5108       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5109       		csrbank5_mode00_re = interface5_bank_bus_we;
           <font color = "green">		==></font>
5110       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5114       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5115       		csrbank5_mode00_we = (~interface5_bank_bus_we);
           <font color = "green">		==></font>
5116       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5121       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5122       		csrbank5_ien0_we = (~interface5_bank_bus_we);
           <font color = "green">		==></font>
5123       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5127       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5128       		csrbank5_ien0_re = interface5_bank_bus_we;
           <font color = "green">		==></font>
5129       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5134       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5135       		csrbank5_oe0_we = (~interface5_bank_bus_we);
           <font color = "green">		==></font>
5136       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5140       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5141       		csrbank5_oe0_re = interface5_bank_bus_we;
           <font color = "green">		==></font>
5142       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5147       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5148       		csrbank5_in_re = interface5_bank_bus_we;
           <font color = "green">		==></font>
5149       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5153       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5154       		csrbank5_in_we = (~interface5_bank_bus_we);
           <font color = "green">		==></font>
5155       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5160       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5161       		csrbank5_out0_we = (~interface5_bank_bus_we);
           <font color = "green">		==></font>
5162       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5166       	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5167       		csrbank5_out0_re = interface5_bank_bus_we;
           <font color = "green">		==></font>
5168       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5181       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5182       		csrbank6_ien3_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5183       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5187       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5188       		csrbank6_ien3_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5189       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5194       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5195       		csrbank6_ien2_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5196       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5200       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5201       		csrbank6_ien2_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5202       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5207       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5208       		csrbank6_ien1_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5209       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5213       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5214       		csrbank6_ien1_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5215       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5220       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5221       		csrbank6_ien0_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5222       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5226       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5227       		csrbank6_ien0_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5228       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5233       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5234       		csrbank6_oe3_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5235       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5239       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5240       		csrbank6_oe3_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5241       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5246       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5247       		csrbank6_oe2_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5248       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5252       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5253       		csrbank6_oe2_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5254       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5259       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "green">-1-</font>  
5260       		csrbank6_oe1_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5261       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5265       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "green">-1-</font>  
5266       		csrbank6_oe1_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5267       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5272       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd7))) begin
           	<font color = "green">-1-</font>  
5273       		csrbank6_oe0_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5274       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5278       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd7))) begin
           	<font color = "green">-1-</font>  
5279       		csrbank6_oe0_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5280       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5285       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd8))) begin
           	<font color = "green">-1-</font>  
5286       		csrbank6_in3_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5287       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5291       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd8))) begin
           	<font color = "green">-1-</font>  
5292       		csrbank6_in3_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5293       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5298       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd9))) begin
           	<font color = "green">-1-</font>  
5299       		csrbank6_in2_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5300       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5304       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd9))) begin
           	<font color = "green">-1-</font>  
5305       		csrbank6_in2_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5306       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5311       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd10))) begin
           	<font color = "green">-1-</font>  
5312       		csrbank6_in1_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5313       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5317       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd10))) begin
           	<font color = "green">-1-</font>  
5318       		csrbank6_in1_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5319       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5324       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd11))) begin
           	<font color = "green">-1-</font>  
5325       		csrbank6_in0_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5326       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5330       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd11))) begin
           	<font color = "green">-1-</font>  
5331       		csrbank6_in0_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5332       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5337       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd12))) begin
           	<font color = "green">-1-</font>  
5338       		csrbank6_out3_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5339       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5343       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd12))) begin
           	<font color = "green">-1-</font>  
5344       		csrbank6_out3_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5345       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5350       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd13))) begin
           	<font color = "green">-1-</font>  
5351       		csrbank6_out2_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5352       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5356       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd13))) begin
           	<font color = "green">-1-</font>  
5357       		csrbank6_out2_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5358       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5363       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd14))) begin
           	<font color = "green">-1-</font>  
5364       		csrbank6_out1_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5365       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5369       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd14))) begin
           	<font color = "green">-1-</font>  
5370       		csrbank6_out1_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5371       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5376       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd15))) begin
           	<font color = "green">-1-</font>  
5377       		csrbank6_out0_re = interface6_bank_bus_we;
           <font color = "green">		==></font>
5378       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5382       	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 4'd15))) begin
           	<font color = "green">-1-</font>  
5383       		csrbank6_out0_we = (~interface6_bank_bus_we);
           <font color = "green">		==></font>
5384       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5407       	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5408       		csrbank7_out0_re = interface7_bank_bus_we;
           <font color = "green">		==></font>
5409       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5413       	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5414       		csrbank7_out0_we = (~interface7_bank_bus_we);
           <font color = "green">		==></font>
5415       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5422       	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5423       		csrbank8_out0_we = (~interface8_bank_bus_we);
           <font color = "green">		==></font>
5424       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5428       	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5429       		csrbank8_out0_re = interface8_bank_bus_we;
           <font color = "green">		==></font>
5430       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5437       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5438       		csrbank9_control0_we = (~interface9_bank_bus_we);
           <font color = "green">		==></font>
5439       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5443       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5444       		csrbank9_control0_re = interface9_bank_bus_we;
           <font color = "green">		==></font>
5445       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5450       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5451       		csrbank9_status_re = interface9_bank_bus_we;
           <font color = "green">		==></font>
5452       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5456       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5457       		csrbank9_status_we = (~interface9_bank_bus_we);
           <font color = "green">		==></font>
5458       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5463       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5464       		csrbank9_mosi0_re = interface9_bank_bus_we;
           <font color = "green">		==></font>
5465       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5469       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5470       		csrbank9_mosi0_we = (~interface9_bank_bus_we);
           <font color = "green">		==></font>
5471       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5476       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5477       		csrbank9_miso_we = (~interface9_bank_bus_we);
           <font color = "green">		==></font>
5478       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5482       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5483       		csrbank9_miso_re = interface9_bank_bus_we;
           <font color = "green">		==></font>
5484       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5489       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5490       		csrbank9_cs0_we = (~interface9_bank_bus_we);
           <font color = "green">		==></font>
5491       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5495       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5496       		csrbank9_cs0_re = interface9_bank_bus_we;
           <font color = "green">		==></font>
5497       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5502       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "red">-1-</font>  
5503       		csrbank9_loopback0_re = interface9_bank_bus_we;
           <font color = "red">		==></font>
5504       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5508       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "red">-1-</font>  
5509       		csrbank9_loopback0_we = (~interface9_bank_bus_we);
           <font color = "red">		==></font>
5510       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5515       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "red">-1-</font>  
5516       		csrbank9_clk_divider0_we = (~interface9_bank_bus_we);
           <font color = "red">		==></font>
5517       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5521       	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "red">-1-</font>  
5522       		csrbank9_clk_divider0_re = interface9_bank_bus_we;
           <font color = "red">		==></font>
5523       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5527       	if (spi_master_control_re) begin
           	<font color = "green">-1-</font>  
5528       		spi_master_start1 = spi_master_control_storage[0];
           <font color = "green">		==></font>
5529       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5549       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5550       		csrbank10_load0_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5551       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5555       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5556       		csrbank10_load0_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5557       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5562       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5563       		csrbank10_reload0_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5564       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5568       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5569       		csrbank10_reload0_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5570       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5575       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5576       		csrbank10_en0_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5577       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5581       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5582       		csrbank10_en0_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5583       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5588       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5589       		csrbank10_update_value0_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5590       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5594       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "green">-1-</font>  
5595       		csrbank10_update_value0_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5596       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5601       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5602       		csrbank10_value_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5603       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5607       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5608       		csrbank10_value_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5609       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5614       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "red">-1-</font>  
5615       		csrbank10_ev_status_we = (~interface10_bank_bus_we);
           <font color = "red">		==></font>
5616       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5620       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "red">-1-</font>  
5621       		csrbank10_ev_status_re = interface10_bank_bus_we;
           <font color = "red">		==></font>
5622       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5627       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "green">-1-</font>  
5628       		csrbank10_ev_pending_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5629       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5633       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "green">-1-</font>  
5634       		csrbank10_ev_pending_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5635       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5640       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd7))) begin
           	<font color = "green">-1-</font>  
5641       		csrbank10_ev_enable0_re = interface10_bank_bus_we;
           <font color = "green">		==></font>
5642       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5646       	if ((csrbank10_sel & (interface10_bank_bus_adr[8:0] == 3'd7))) begin
           	<font color = "green">-1-</font>  
5647       		csrbank10_ev_enable0_we = (~interface10_bank_bus_we);
           <font color = "green">		==></font>
5648       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5668       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5669       		uart_rxtx_we = (~interface11_bank_bus_we);
           <font color = "green">		==></font>
5670       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5674       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5675       		uart_rxtx_re = interface11_bank_bus_we;
           <font color = "green">		==></font>
5676       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5681       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5682       		csrbank11_txfull_we = (~interface11_bank_bus_we);
           <font color = "green">		==></font>
5683       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5687       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "green">-1-</font>  
5688       		csrbank11_txfull_re = interface11_bank_bus_we;
           <font color = "green">		==></font>
5689       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5694       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5695       		csrbank11_rxempty_we = (~interface11_bank_bus_we);
           <font color = "green">		==></font>
5696       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5700       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "green">-1-</font>  
5701       		csrbank11_rxempty_re = interface11_bank_bus_we;
           <font color = "green">		==></font>
5702       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5707       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5708       		csrbank11_ev_status_re = interface11_bank_bus_we;
           <font color = "red">		==></font>
5709       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5713       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5714       		csrbank11_ev_status_we = (~interface11_bank_bus_we);
           <font color = "red">		==></font>
5715       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5720       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5721       		csrbank11_ev_pending_re = interface11_bank_bus_we;
           <font color = "green">		==></font>
5722       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5726       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5727       		csrbank11_ev_pending_we = (~interface11_bank_bus_we);
           <font color = "green">		==></font>
5728       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5733       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5734       		csrbank11_ev_enable0_we = (~interface11_bank_bus_we);
           <font color = "green">		==></font>
5735       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5739       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5740       		csrbank11_ev_enable0_re = interface11_bank_bus_we;
           <font color = "green">		==></font>
5741       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5746       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "red">-1-</font>  
5747       		csrbank11_txempty_re = interface11_bank_bus_we;
           <font color = "red">		==></font>
5748       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5752       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd6))) begin
           	<font color = "red">-1-</font>  
5753       		csrbank11_txempty_we = (~interface11_bank_bus_we);
           <font color = "red">		==></font>
5754       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5759       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd7))) begin
           	<font color = "red">-1-</font>  
5760       		csrbank11_rxfull_re = interface11_bank_bus_we;
           <font color = "red">		==></font>
5761       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5765       	if ((csrbank11_sel & (interface11_bank_bus_adr[8:0] == 3'd7))) begin
           	<font color = "red">-1-</font>  
5766       		csrbank11_rxfull_we = (~interface11_bank_bus_we);
           <font color = "red">		==></font>
5767       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5798       	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5799       		csrbank12_out0_we = (~interface12_bank_bus_we);
           <font color = "green">		==></font>
5800       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5804       	if ((csrbank12_sel & (interface12_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
5805       		csrbank12_out0_re = interface12_bank_bus_we;
           <font color = "green">		==></font>
5806       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5813       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5814       		csrbank13_in_we = (~interface13_bank_bus_we);
           <font color = "red">		==></font>
5815       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5819       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5820       		csrbank13_in_re = interface13_bank_bus_we;
           <font color = "red">		==></font>
5821       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5826       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
5827       		csrbank13_mode0_we = (~interface13_bank_bus_we);
           <font color = "red">		==></font>
5828       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5832       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
5833       		csrbank13_mode0_re = interface13_bank_bus_we;
           <font color = "red">		==></font>
5834       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5839       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
5840       		csrbank13_edge0_re = interface13_bank_bus_we;
           <font color = "red">		==></font>
5841       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5845       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
5846       		csrbank13_edge0_we = (~interface13_bank_bus_we);
           <font color = "red">		==></font>
5847       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5852       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5853       		csrbank13_ev_status_we = (~interface13_bank_bus_we);
           <font color = "red">		==></font>
5854       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5858       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5859       		csrbank13_ev_status_re = interface13_bank_bus_we;
           <font color = "red">		==></font>
5860       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5865       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5866       		csrbank13_ev_pending_we = (~interface13_bank_bus_we);
           <font color = "green">		==></font>
5867       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5871       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5872       		csrbank13_ev_pending_re = interface13_bank_bus_we;
           <font color = "green">		==></font>
5873       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5878       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5879       		csrbank13_ev_enable0_re = interface13_bank_bus_we;
           <font color = "green">		==></font>
5880       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5884       	if ((csrbank13_sel & (interface13_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5885       		csrbank13_ev_enable0_we = (~interface13_bank_bus_we);
           <font color = "green">		==></font>
5886       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5904       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5905       		csrbank14_in_we = (~interface14_bank_bus_we);
           <font color = "red">		==></font>
5906       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5910       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5911       		csrbank14_in_re = interface14_bank_bus_we;
           <font color = "red">		==></font>
5912       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5917       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
5918       		csrbank14_mode0_re = interface14_bank_bus_we;
           <font color = "red">		==></font>
5919       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5923       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
5924       		csrbank14_mode0_we = (~interface14_bank_bus_we);
           <font color = "red">		==></font>
5925       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5930       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
5931       		csrbank14_edge0_re = interface14_bank_bus_we;
           <font color = "red">		==></font>
5932       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5936       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
5937       		csrbank14_edge0_we = (~interface14_bank_bus_we);
           <font color = "red">		==></font>
5938       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5943       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5944       		csrbank14_ev_status_we = (~interface14_bank_bus_we);
           <font color = "red">		==></font>
5945       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5949       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
5950       		csrbank14_ev_status_re = interface14_bank_bus_we;
           <font color = "red">		==></font>
5951       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5956       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5957       		csrbank14_ev_pending_re = interface14_bank_bus_we;
           <font color = "green">		==></font>
5958       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5962       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
5963       		csrbank14_ev_pending_we = (~interface14_bank_bus_we);
           <font color = "green">		==></font>
5964       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5969       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5970       		csrbank14_ev_enable0_re = interface14_bank_bus_we;
           <font color = "green">		==></font>
5971       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5975       	if ((csrbank14_sel & (interface14_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
5976       		csrbank14_ev_enable0_we = (~interface14_bank_bus_we);
           <font color = "green">		==></font>
5977       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5995       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
5996       		csrbank15_in_we = (~interface15_bank_bus_we);
           <font color = "red">		==></font>
5997       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6001       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6002       		csrbank15_in_re = interface15_bank_bus_we;
           <font color = "red">		==></font>
6003       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6008       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6009       		csrbank15_mode0_re = interface15_bank_bus_we;
           <font color = "red">		==></font>
6010       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6014       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6015       		csrbank15_mode0_we = (~interface15_bank_bus_we);
           <font color = "red">		==></font>
6016       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6021       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6022       		csrbank15_edge0_we = (~interface15_bank_bus_we);
           <font color = "red">		==></font>
6023       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6027       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6028       		csrbank15_edge0_re = interface15_bank_bus_we;
           <font color = "red">		==></font>
6029       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6034       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6035       		csrbank15_ev_status_we = (~interface15_bank_bus_we);
           <font color = "red">		==></font>
6036       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6040       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6041       		csrbank15_ev_status_re = interface15_bank_bus_we;
           <font color = "red">		==></font>
6042       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6047       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6048       		csrbank15_ev_pending_re = interface15_bank_bus_we;
           <font color = "green">		==></font>
6049       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6053       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6054       		csrbank15_ev_pending_we = (~interface15_bank_bus_we);
           <font color = "green">		==></font>
6055       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6060       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6061       		csrbank15_ev_enable0_we = (~interface15_bank_bus_we);
           <font color = "green">		==></font>
6062       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6066       	if ((csrbank15_sel & (interface15_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6067       		csrbank15_ev_enable0_re = interface15_bank_bus_we;
           <font color = "green">		==></font>
6068       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6086       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6087       		csrbank16_in_re = interface16_bank_bus_we;
           <font color = "red">		==></font>
6088       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6092       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6093       		csrbank16_in_we = (~interface16_bank_bus_we);
           <font color = "red">		==></font>
6094       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6099       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6100       		csrbank16_mode0_re = interface16_bank_bus_we;
           <font color = "red">		==></font>
6101       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6105       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6106       		csrbank16_mode0_we = (~interface16_bank_bus_we);
           <font color = "red">		==></font>
6107       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6112       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6113       		csrbank16_edge0_we = (~interface16_bank_bus_we);
           <font color = "red">		==></font>
6114       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6118       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6119       		csrbank16_edge0_re = interface16_bank_bus_we;
           <font color = "red">		==></font>
6120       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6125       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6126       		csrbank16_ev_status_re = interface16_bank_bus_we;
           <font color = "red">		==></font>
6127       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6131       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6132       		csrbank16_ev_status_we = (~interface16_bank_bus_we);
           <font color = "red">		==></font>
6133       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6138       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6139       		csrbank16_ev_pending_re = interface16_bank_bus_we;
           <font color = "green">		==></font>
6140       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6144       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6145       		csrbank16_ev_pending_we = (~interface16_bank_bus_we);
           <font color = "green">		==></font>
6146       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6151       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6152       		csrbank16_ev_enable0_we = (~interface16_bank_bus_we);
           <font color = "green">		==></font>
6153       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6157       	if ((csrbank16_sel & (interface16_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6158       		csrbank16_ev_enable0_re = interface16_bank_bus_we;
           <font color = "green">		==></font>
6159       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6177       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6178       		csrbank17_in_re = interface17_bank_bus_we;
           <font color = "red">		==></font>
6179       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6183       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6184       		csrbank17_in_we = (~interface17_bank_bus_we);
           <font color = "red">		==></font>
6185       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6190       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6191       		csrbank17_mode0_re = interface17_bank_bus_we;
           <font color = "red">		==></font>
6192       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6196       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6197       		csrbank17_mode0_we = (~interface17_bank_bus_we);
           <font color = "red">		==></font>
6198       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6203       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6204       		csrbank17_edge0_we = (~interface17_bank_bus_we);
           <font color = "red">		==></font>
6205       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6209       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6210       		csrbank17_edge0_re = interface17_bank_bus_we;
           <font color = "red">		==></font>
6211       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6216       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6217       		csrbank17_ev_status_re = interface17_bank_bus_we;
           <font color = "red">		==></font>
6218       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6222       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6223       		csrbank17_ev_status_we = (~interface17_bank_bus_we);
           <font color = "red">		==></font>
6224       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6229       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6230       		csrbank17_ev_pending_re = interface17_bank_bus_we;
           <font color = "green">		==></font>
6231       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6235       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6236       		csrbank17_ev_pending_we = (~interface17_bank_bus_we);
           <font color = "green">		==></font>
6237       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6242       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6243       		csrbank17_ev_enable0_we = (~interface17_bank_bus_we);
           <font color = "green">		==></font>
6244       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6248       	if ((csrbank17_sel & (interface17_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6249       		csrbank17_ev_enable0_re = interface17_bank_bus_we;
           <font color = "green">		==></font>
6250       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6268       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6269       		csrbank18_in_re = interface18_bank_bus_we;
           <font color = "red">		==></font>
6270       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6274       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "red">-1-</font>  
6275       		csrbank18_in_we = (~interface18_bank_bus_we);
           <font color = "red">		==></font>
6276       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6281       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6282       		csrbank18_mode0_we = (~interface18_bank_bus_we);
           <font color = "red">		==></font>
6283       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6287       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 1'd1))) begin
           	<font color = "red">-1-</font>  
6288       		csrbank18_mode0_re = interface18_bank_bus_we;
           <font color = "red">		==></font>
6289       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6294       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6295       		csrbank18_edge0_we = (~interface18_bank_bus_we);
           <font color = "red">		==></font>
6296       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6300       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 2'd2))) begin
           	<font color = "red">-1-</font>  
6301       		csrbank18_edge0_re = interface18_bank_bus_we;
           <font color = "red">		==></font>
6302       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6307       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6308       		csrbank18_ev_status_re = interface18_bank_bus_we;
           <font color = "red">		==></font>
6309       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6313       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 2'd3))) begin
           	<font color = "red">-1-</font>  
6314       		csrbank18_ev_status_we = (~interface18_bank_bus_we);
           <font color = "red">		==></font>
6315       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6320       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6321       		csrbank18_ev_pending_we = (~interface18_bank_bus_we);
           <font color = "green">		==></font>
6322       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6326       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 3'd4))) begin
           	<font color = "green">-1-</font>  
6327       		csrbank18_ev_pending_re = interface18_bank_bus_we;
           <font color = "green">		==></font>
6328       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6333       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6334       		csrbank18_ev_enable0_we = (~interface18_bank_bus_we);
           <font color = "green">		==></font>
6335       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6339       	if ((csrbank18_sel & (interface18_bank_bus_adr[8:0] == 3'd5))) begin
           	<font color = "green">-1-</font>  
6340       		csrbank18_ev_enable0_re = interface18_bank_bus_we;
           <font color = "green">		==></font>
6341       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6359       	if ((csrbank19_sel & (interface19_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
6360       		csrbank19_out0_re = interface19_bank_bus_we;
           <font color = "green">		==></font>
6361       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6365       	if ((csrbank19_sel & (interface19_bank_bus_adr[8:0] == 1'd0))) begin
           	<font color = "green">-1-</font>  
6366       		csrbank19_out0_we = (~interface19_bank_bus_we);
           <font color = "green">		==></font>
6367       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6437       	case (grant)
           	<font color = "green">-1-</font>  
6438       		1'd0: begin
6439       			comb_array_muxed0 = mgmtsoc_ibus_ibus_adr;
           <font color = "green">			==></font>
6440       		end
6441       		1'd1: begin
6442       			comb_array_muxed0 = mgmtsoc_dbus_dbus_adr;
           <font color = "green">			==></font>
6443       		end
6444       		default: begin
6445       			comb_array_muxed0 = dbg_uart_wishbone_adr;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	case (grant)
           	<font color = "green">-1-</font>  
6452       		1'd0: begin
6453       			comb_array_muxed1 = mgmtsoc_ibus_ibus_dat_w;
           <font color = "green">			==></font>
6454       		end
6455       		1'd1: begin
6456       			comb_array_muxed1 = mgmtsoc_dbus_dbus_dat_w;
           <font color = "green">			==></font>
6457       		end
6458       		default: begin
6459       			comb_array_muxed1 = dbg_uart_wishbone_dat_w;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6465       	case (grant)
           	<font color = "green">-1-</font>  
6466       		1'd0: begin
6467       			comb_array_muxed2 = mgmtsoc_ibus_ibus_sel;
           <font color = "green">			==></font>
6468       		end
6469       		1'd1: begin
6470       			comb_array_muxed2 = mgmtsoc_dbus_dbus_sel;
           <font color = "green">			==></font>
6471       		end
6472       		default: begin
6473       			comb_array_muxed2 = dbg_uart_wishbone_sel;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6479       	case (grant)
           	<font color = "green">-1-</font>  
6480       		1'd0: begin
6481       			comb_array_muxed3 = mgmtsoc_ibus_ibus_cyc;
           <font color = "green">			==></font>
6482       		end
6483       		1'd1: begin
6484       			comb_array_muxed3 = mgmtsoc_dbus_dbus_cyc;
           <font color = "green">			==></font>
6485       		end
6486       		default: begin
6487       			comb_array_muxed3 = dbg_uart_wishbone_cyc;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6493       	case (grant)
           	<font color = "green">-1-</font>  
6494       		1'd0: begin
6495       			comb_array_muxed4 = mgmtsoc_ibus_ibus_stb;
           <font color = "green">			==></font>
6496       		end
6497       		1'd1: begin
6498       			comb_array_muxed4 = mgmtsoc_dbus_dbus_stb;
           <font color = "green">			==></font>
6499       		end
6500       		default: begin
6501       			comb_array_muxed4 = dbg_uart_wishbone_stb;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6507       	case (grant)
           	<font color = "green">-1-</font>  
6508       		1'd0: begin
6509       			comb_array_muxed5 = mgmtsoc_ibus_ibus_we;
           <font color = "green">			==></font>
6510       		end
6511       		1'd1: begin
6512       			comb_array_muxed5 = mgmtsoc_dbus_dbus_we;
           <font color = "green">			==></font>
6513       		end
6514       		default: begin
6515       			comb_array_muxed5 = dbg_uart_wishbone_we;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6521       	case (grant)
           	<font color = "green">-1-</font>  
6522       		1'd0: begin
6523       			comb_array_muxed6 = mgmtsoc_ibus_ibus_cti;
           <font color = "green">			==></font>
6524       		end
6525       		1'd1: begin
6526       			comb_array_muxed6 = mgmtsoc_dbus_dbus_cti;
           <font color = "green">			==></font>
6527       		end
6528       		default: begin
6529       			comb_array_muxed6 = dbg_uart_wishbone_cti;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6535       	case (grant)
           	<font color = "green">-1-</font>  
6536       		1'd0: begin
6537       			comb_array_muxed7 = mgmtsoc_ibus_ibus_bte;
           <font color = "green">			==></font>
6538       		end
6539       		1'd1: begin
6540       			comb_array_muxed7 = mgmtsoc_dbus_dbus_bte;
           <font color = "green">			==></font>
6541       		end
6542       		default: begin
6543       			comb_array_muxed7 = dbg_uart_wishbone_bte;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6549       	case (spi_master_mosi_sel)
           	<font color = "green">-1-</font>  
6550       		1'd0: begin
6551       			sync_array_muxed = spi_master_mosi_data[0];
           <font color = "green">			==></font>
6552       		end
6553       		1'd1: begin
6554       			sync_array_muxed = spi_master_mosi_data[1];
           <font color = "green">			==></font>
6555       		end
6556       		2'd2: begin
6557       			sync_array_muxed = spi_master_mosi_data[2];
           <font color = "green">			==></font>
6558       		end
6559       		2'd3: begin
6560       			sync_array_muxed = spi_master_mosi_data[3];
           <font color = "green">			==></font>
6561       		end
6562       		3'd4: begin
6563       			sync_array_muxed = spi_master_mosi_data[4];
           <font color = "green">			==></font>
6564       		end
6565       		3'd5: begin
6566       			sync_array_muxed = spi_master_mosi_data[5];
           <font color = "green">			==></font>
6567       		end
6568       		3'd6: begin
6569       			sync_array_muxed = spi_master_mosi_data[6];
           <font color = "green">			==></font>
6570       		end
6571       		default: begin
6572       			sync_array_muxed = spi_master_mosi_data[7];
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6733       	if ((mgmtsoc_bus_errors != 32'd4294967295)) begin
           	<font color = "red">-1-</font>  
6734       		if (mgmtsoc_bus_error) begin
           		<font color = "red">-2-</font>  
6735       			mgmtsoc_bus_errors <= (mgmtsoc_bus_errors + 1'd1);
           <font color = "red">			==></font>
6736       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
6737       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	if (((((mgmtsoc_vexriscv_debug_bus_stb & mgmtsoc_vexriscv_debug_bus_cyc) & (~mgmtsoc_vexriscv_transfer_in_progress)) & (~mgmtsoc_vexriscv_transfer_complete)) & (~mgmtsoc_vexriscv_transfer_wait_for_ack))) begin
           	<font color = "red">-1-</font>  
6741       		mgmtsoc_vexriscv_i_cmd_payload_data <= mgmtsoc_vexriscv_debug_bus_dat_w;
           <font color = "red">		==></font>
6742       		mgmtsoc_vexriscv_i_cmd_payload_address <= ((mgmtsoc_vexriscv_debug_bus_adr[5:0] <<< 2'd2) | 1'd0);
6743       		mgmtsoc_vexriscv_i_cmd_payload_wr <= mgmtsoc_vexriscv_debug_bus_we;
6744       		mgmtsoc_vexriscv_i_cmd_valid <= 1'd1;
6745       		mgmtsoc_vexriscv_transfer_in_progress <= 1'd1;
6746       		mgmtsoc_vexriscv_transfer_complete <= 1'd0;
6747       		mgmtsoc_vexriscv_debug_bus_ack <= 1'd0;
6748       	end else begin
6749       		if (mgmtsoc_vexriscv_transfer_in_progress) begin
           		<font color = "red">-2-</font>  
6750       			if (mgmtsoc_vexriscv_o_cmd_ready) begin
           			<font color = "red">-3-</font>  
6751       				mgmtsoc_vexriscv_i_cmd_valid <= 1'd0;
           <font color = "red">				==></font>
6752       				mgmtsoc_vexriscv_i_cmd_payload_wr <= 1'd0;
6753       				mgmtsoc_vexriscv_transfer_complete <= 1'd1;
6754       				mgmtsoc_vexriscv_transfer_in_progress <= 1'd0;
6755       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
6756       		end else begin
6757       			if (mgmtsoc_vexriscv_transfer_complete) begin
           			<font color = "red">-4-</font>  
6758       				mgmtsoc_vexriscv_transfer_complete <= 1'd0;
           <font color = "red">				==></font>
6759       				mgmtsoc_vexriscv_debug_bus_ack <= 1'd1;
6760       				mgmtsoc_vexriscv_transfer_wait_for_ack <= 1'd1;
6761       			end else begin
6762       				if ((mgmtsoc_vexriscv_transfer_wait_for_ack & (~(mgmtsoc_vexriscv_debug_bus_stb & mgmtsoc_vexriscv_debug_bus_cyc)))) begin
           				<font color = "red">-5-</font>  
6763       					mgmtsoc_vexriscv_transfer_wait_for_ack <= 1'd0;
           <font color = "red">					==></font>
6764       					mgmtsoc_vexriscv_debug_bus_ack <= 1'd0;
6765       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6769       	if (mgmtsoc_vexriscv_o_resetOut) begin
           	<font color = "red">-1-</font>  
6770       		if ((mgmtsoc_ibus_ibus_cyc & mgmtsoc_ibus_ibus_stb)) begin
           		<font color = "red">-2-</font>  
6771       			mgmtsoc_vexriscv_ibus_err <= 1'd1;
           <font color = "red">			==></font>
6772       		end else begin
6773       			mgmtsoc_vexriscv_ibus_err <= 1'd0;
           <font color = "red">			==></font>
6774       		end
6775       		if ((mgmtsoc_dbus_dbus_cyc & mgmtsoc_dbus_dbus_stb)) begin
           		<font color = "red">-3-</font>  
6776       			mgmtsoc_vexriscv_dbus_err <= 1'd1;
           <font color = "red">			==></font>
6777       		end else begin
6778       			mgmtsoc_vexriscv_dbus_err <= 1'd0;
           <font color = "red">			==></font>
6779       		end
6780       		mgmtsoc_vexriscv_reset_debug_logic <= 1'd1;
6781       	end else begin
6782       		mgmtsoc_vexriscv_reset_debug_logic <= 1'd0;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6784       	if (mgmtsoc_en_storage) begin
           	<font color = "green">-1-</font>  
6785       		if ((mgmtsoc_value == 1'd0)) begin
           		<font color = "green">-2-</font>  
6786       			mgmtsoc_value <= mgmtsoc_reload_storage;
           <font color = "green">			==></font>
6787       		end else begin
6788       			mgmtsoc_value <= (mgmtsoc_value - 1'd1);
           <font color = "green">			==></font>
6789       		end
6790       	end else begin
6791       		mgmtsoc_value <= mgmtsoc_load_storage;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6793       	if (mgmtsoc_update_value_re) begin
           	<font color = "green">-1-</font>  
6794       		mgmtsoc_value_status <= mgmtsoc_value;
           <font color = "green">		==></font>
6795       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6796       	if (mgmtsoc_zero_clear) begin
           	<font color = "green">-1-</font>  
6797       		mgmtsoc_zero_pending <= 1'd0;
           <font color = "green">		==></font>
6798       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6800       	if ((mgmtsoc_zero_trigger & (~mgmtsoc_zero_trigger_d))) begin
           	<font color = "green">-1-</font>  
6801       		mgmtsoc_zero_pending <= 1'd1;
           <font color = "green">		==></font>
6802       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6805       	if (mgmtsoc_litespisdrphycore_sr_out_load) begin
           	<font color = "green">-1-</font>  
6806       		mgmtsoc_litespisdrphycore_sr_out <= (mgmtsoc_litespisdrphycore_sink_payload_data <<< (6'd32 - mgmtsoc_litespisdrphycore_sink_payload_len));
           <font color = "green">		==></font>
6807       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6808       	if (mgmtsoc_litespisdrphycore_sr_out_shift) begin
           	<font color = "green">-1-</font>                                       
6809       		case (mgmtsoc_litespisdrphycore_sink_payload_width)
           		<font color = "red">-2-</font>  
6810       			1'd1: begin
6811       				mgmtsoc_litespisdrphycore_sr_out <= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore0};
           <font color = "green">				==></font>
6812       			end
6813       			2'd2: begin
6814       				mgmtsoc_litespisdrphycore_sr_out <= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore1};
           <font color = "red">				==></font>
6815       			end
6816       			3'd4: begin
6817       				mgmtsoc_litespisdrphycore_sr_out <= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore2};
           <font color = "red">				==></font>
6818       			end
6819       			4'd8: begin
6820       				mgmtsoc_litespisdrphycore_sr_out <= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore3};
           <font color = "red">				==></font>
6821       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
6822       		endcase
6823       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>4'd8 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6824       	if (mgmtsoc_litespisdrphycore_sr_in_shift) begin
           	<font color = "green">-1-</font>                                      
6825       		case (mgmtsoc_litespisdrphycore_sink_payload_width)
           		<font color = "red">-2-</font>  
6826       			1'd1: begin
6827       				mgmtsoc_litespisdrphycore_sr_in <= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1]};
           <font color = "green">				==></font>
6828       			end
6829       			2'd2: begin
6830       				mgmtsoc_litespisdrphycore_sr_in <= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1:0]};
           <font color = "red">				==></font>
6831       			end
6832       			3'd4: begin
6833       				mgmtsoc_litespisdrphycore_sr_in <= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1:0]};
           <font color = "red">				==></font>
6834       			end
6835       			4'd8: begin
6836       				mgmtsoc_litespisdrphycore_sr_in <= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1:0]};
           <font color = "red">				==></font>
6837       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
6838       		endcase
6839       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>4'd8 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6842       	if ((mgmtsoc_litespisdrphycore_en | mgmtsoc_litespisdrphycore_en_int)) begin
           	<font color = "green">-1-</font>  
6843       		if ((mgmtsoc_litespisdrphycore_cnt < mgmtsoc_litespisdrphycore_div)) begin
           		<font color = "green">-2-</font>  
6844       			mgmtsoc_litespisdrphycore_cnt <= (mgmtsoc_litespisdrphycore_cnt + 1'd1);
           <font color = "green">			==></font>
6845       		end else begin
6846       			mgmtsoc_litespisdrphycore_cnt <= 1'd0;
           <font color = "green">			==></font>
6847       			mgmtsoc_litespisdrphycore_clk <= (~mgmtsoc_litespisdrphycore_clk);
6848       		end
6849       	end else begin
6850       		mgmtsoc_litespisdrphycore_clk <= 1'd0;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6853       	if (mgmtsoc_litespisdrphycore_wait) begin
           	<font color = "green">-1-</font>  
6854       		if ((~mgmtsoc_litespisdrphycore_done)) begin
           		<font color = "green">-2-</font>  
6855       			mgmtsoc_litespisdrphycore_count <= (mgmtsoc_litespisdrphycore_count - 1'd1);
           <font color = "green">			==></font>
6856       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
6857       	end else begin
6858       		mgmtsoc_litespisdrphycore_count <= 4'd11;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6861       	if (mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) begin
           	<font color = "green">-1-</font>  
6862       		mgmtsoc_litespisdrphycore_sr_cnt <= mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value;
           <font color = "green">		==></font>
6863       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6864       	case (litespi_grant)
           	<font color = "red">-1-</font>  
6865       		1'd0: begin
6866       			if ((~litespi_request[0])) begin
           			<font color = "green">-2-</font>  
6867       				if (litespi_request[1]) begin
           				<font color = "red">-3-</font>  
6868       					litespi_grant <= 1'd1;
           <font color = "red">					==></font>
6869       				end
           				MISSING_ELSE
           <font color = "green">				==></font>
6870       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
6871       		end
6872       		1'd1: begin
6873       			if ((~litespi_request[1])) begin
           			<font color = "red">-4-</font>  
6874       				if (litespi_request[0]) begin
           				<font color = "red">-5-</font>  
6875       					litespi_grant <= 1'd0;
           <font color = "red">					==></font>
6876       				end
           				MISSING_ELSE
           <font color = "red">				==></font>
6877       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
6878       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1'b0 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6880       	if (mgmtsoc_litespimmap_wait) begin
           	<font color = "green">-1-</font>  
6881       		if ((~mgmtsoc_litespimmap_done)) begin
           		<font color = "green">-2-</font>  
6882       			mgmtsoc_litespimmap_count <= (mgmtsoc_litespimmap_count - 1'd1);
           <font color = "green">			==></font>
6883       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
6884       	end else begin
6885       		mgmtsoc_litespimmap_count <= 9'd256;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mem_dff2_B">T40</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6888       	if (mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0) begin
           	<font color = "green">-1-</font>  
6889       		mgmtsoc_litespimmap_burst_cs <= mgmtsoc_litespimmap_burst_cs_litespi_next_value0;
           <font color = "green">		==></font>
6890       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6891       	if (mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1) begin
           	<font color = "green">-1-</font>  
6892       		mgmtsoc_litespimmap_burst_adr <= mgmtsoc_litespimmap_burst_adr_litespi_next_value1;
           <font color = "green">		==></font>
6893       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6894       	if (((~mgmtsoc_master_tx_fifo_source_valid) | mgmtsoc_master_tx_fifo_source_ready)) begin
           	<font color = "red">-1-</font>                                                                 
6895       		mgmtsoc_master_tx_fifo_source_valid <= mgmtsoc_master_tx_fifo_sink_valid;
           <font color = "green">		==></font>
6896       		mgmtsoc_master_tx_fifo_source_first <= mgmtsoc_master_tx_fifo_sink_first;
6897       		mgmtsoc_master_tx_fifo_source_last <= mgmtsoc_master_tx_fifo_sink_last;
6898       		mgmtsoc_master_tx_fifo_source_payload_data <= mgmtsoc_master_tx_fifo_sink_payload_data;
6899       		mgmtsoc_master_tx_fifo_source_payload_len <= mgmtsoc_master_tx_fifo_sink_payload_len;
6900       		mgmtsoc_master_tx_fifo_source_payload_width <= mgmtsoc_master_tx_fifo_sink_payload_width;
6901       		mgmtsoc_master_tx_fifo_source_payload_mask <= mgmtsoc_master_tx_fifo_sink_payload_mask;
6902       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6903       	if (((~mgmtsoc_master_rx_fifo_source_valid) | mgmtsoc_master_rx_fifo_source_ready)) begin
           	<font color = "red">-1-</font>                                                                 
6904       		mgmtsoc_master_rx_fifo_source_valid <= mgmtsoc_master_rx_fifo_sink_valid;
           <font color = "green">		==></font>
6905       		mgmtsoc_master_rx_fifo_source_first <= mgmtsoc_master_rx_fifo_sink_first;
6906       		mgmtsoc_master_rx_fifo_source_last <= mgmtsoc_master_rx_fifo_sink_last;
6907       		mgmtsoc_master_rx_fifo_source_payload_data <= mgmtsoc_master_rx_fifo_sink_payload_data;
6908       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6910       	if (spi_master_clk_rise) begin
           	<font color = "green">-1-</font>  
6911       		spi_clk <= spi_master_clk_enable;
           <font color = "green">		==></font>
6912       	end else begin
6913       		if (spi_master_clk_fall) begin
           		<font color = "green">-2-</font>  
6914       			spi_master_clk_divider1 <= 1'd0;
           <font color = "green">			==></font>
6915       			spi_clk <= 1'd0;
6916       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6919       	if (spi_master_mosi_latch) begin
           	<font color = "green">-1-</font>  
6920       		spi_master_mosi_data <= spi_master_mosi;
           <font color = "green">		==></font>
6921       		spi_master_mosi_sel <= 3'd7;
6922       	end else begin
6923       		if (spi_master_clk_fall) begin
           		<font color = "green">-2-</font>  
6924       			if (spi_master_xfer_enable) begin
           			<font color = "green">-3-</font>  
6925       				spi_mosi <= sync_array_muxed;
           <font color = "green">				==></font>
6926       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
6927       			spi_master_mosi_sel <= (spi_master_mosi_sel - 1'd1);
6928       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6930       	if (spi_master_clk_rise) begin
           	<font color = "green">-1-</font>  
6931       		if (spi_master_loopback) begin
           		<font color = "red">-2-</font>  
6932       			spi_master_miso_data <= {spi_master_miso_data, spi_mosi};
           <font color = "red">			==></font>
6933       		end else begin
6934       			spi_master_miso_data <= {spi_master_miso_data, spi_miso};
           <font color = "green">			==></font>
6935       		end
6936       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6937       	if (spi_master_miso_latch) begin
           	<font color = "green">-1-</font>  
6938       		spi_master_miso <= spi_master_miso_data;
           <font color = "green">		==></font>
6939       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6941       	if (spi_master_count_spimaster_next_value_ce) begin
           	<font color = "green">-1-</font>  
6942       		spi_master_count <= spi_master_count_spimaster_next_value;
           <font color = "green">		==></font>
6943       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6945       	if (uart_phy_tx_enable) begin
           	<font color = "green">-1-</font>  
6946       		{uart_phy_tx_tick, uart_phy_tx_phase} <= (uart_phy_tx_phase + 22'd4123168);
           <font color = "green">		==></font>
6947       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6949       	if (uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0) begin
           	<font color = "green">-1-</font>  
6950       		uart_phy_tx_count <= uart_phy_tx_count_rs232phy_rs232phytx_next_value0;
           <font color = "green">		==></font>
6951       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6952       	if (sys_uart_tx_rs232phy_rs232phytx_next_value_ce1) begin
           	<font color = "green">-1-</font>  
6953       		sys_uart_tx <= sys_uart_tx_rs232phy_rs232phytx_next_value1;
           <font color = "green">		==></font>
6954       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6955       	if (uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2) begin
           	<font color = "green">-1-</font>  
6956       		uart_phy_tx_data <= uart_phy_tx_data_rs232phy_rs232phytx_next_value2;
           <font color = "green">		==></font>
6957       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6960       	if (uart_phy_rx_enable) begin
           	<font color = "green">-1-</font>  
6961       		{uart_phy_rx_tick, uart_phy_rx_phase} <= (uart_phy_rx_phase + 22'd4123168);
           <font color = "green">		==></font>
6962       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6964       	if (uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0) begin
           	<font color = "green">-1-</font>  
6965       		uart_phy_rx_count <= uart_phy_rx_count_rs232phy_rs232phyrx_next_value0;
           <font color = "green">		==></font>
6966       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6967       	if (uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1) begin
           	<font color = "green">-1-</font>  
6968       		uart_phy_rx_data <= uart_phy_rx_data_rs232phy_rs232phyrx_next_value1;
           <font color = "green">		==></font>
6969       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6970       	if (uart_tx_clear) begin
           	<font color = "green">-1-</font>  
6971       		uart_tx_pending <= 1'd0;
           <font color = "green">		==></font>
6972       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6974       	if ((uart_tx_trigger & (~uart_tx_trigger_d))) begin
           	<font color = "green">-1-</font>  
6975       		uart_tx_pending <= 1'd1;
           <font color = "green">		==></font>
6976       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6977       	if (uart_rx_clear) begin
           	<font color = "green">-1-</font>  
6978       		uart_rx_pending <= 1'd0;
           <font color = "green">		==></font>
6979       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6981       	if ((uart_rx_trigger & (~uart_rx_trigger_d))) begin
           	<font color = "green">-1-</font>  
6982       		uart_rx_pending <= 1'd1;
           <font color = "green">		==></font>
6983       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6984       	if (uart_tx_fifo_syncfifo_re) begin
           	<font color = "green">-1-</font>                      
6985       		uart_tx_fifo_readable <= 1'd1;
           <font color = "green">		==></font>
6986       	end else begin
6987       		if (uart_tx_fifo_re) begin
           		<font color = "green">-2-</font>             
6988       			uart_tx_fifo_readable <= 1'd0;
           <font color = "green">			==></font>
6989       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6991       	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
           	<font color = "green">-1-</font>                                                                              
6992       		uart_tx_fifo_produce <= (uart_tx_fifo_produce + 1'd1);
           <font color = "green">		==></font>
6993       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6994       	if (uart_tx_fifo_do_read) begin
           	<font color = "green">-1-</font>             
6995       		uart_tx_fifo_consume <= (uart_tx_fifo_consume + 1'd1);
           <font color = "green">		==></font>
6996       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6997       	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
           	<font color = "green">-1-</font>                                                                              
6998       		if ((~uart_tx_fifo_do_read)) begin
           		<font color = "red">-2-</font>               
6999       			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 + 1'd1);
           <font color = "green">			==></font>
7000       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
7001       	end else begin
7002       		if (uart_tx_fifo_do_read) begin
           		<font color = "green">-3-</font>             
7003       			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 - 1'd1);
           <font color = "green">			==></font>
7004       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7006       	if (uart_rx_fifo_syncfifo_re) begin
           	<font color = "green">-1-</font>                      
7007       		uart_rx_fifo_readable <= 1'd1;
           <font color = "green">		==></font>
7008       	end else begin
7009       		if (uart_rx_fifo_re) begin
           		<font color = "green">-2-</font>             
7010       			uart_rx_fifo_readable <= 1'd0;
           <font color = "green">			==></font>
7011       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7013       	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
           	<font color = "green">-1-</font>                                                                              
7014       		uart_rx_fifo_produce <= (uart_rx_fifo_produce + 1'd1);
           <font color = "green">		==></font>
7015       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7016       	if (uart_rx_fifo_do_read) begin
           	<font color = "green">-1-</font>             
7017       		uart_rx_fifo_consume <= (uart_rx_fifo_consume + 1'd1);
           <font color = "green">		==></font>
7018       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7019       	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
           	<font color = "green">-1-</font>                                                                              
7020       		if ((~uart_rx_fifo_do_read)) begin
           		<font color = "red">-2-</font>               
7021       			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 + 1'd1);
           <font color = "green">			==></font>
7022       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
7023       	end else begin
7024       		if (uart_rx_fifo_do_read) begin
           		<font color = "green">-3-</font>             
7025       			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 - 1'd1);
           <font color = "green">			==></font>
7026       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7029       	if (dbg_uart_tx_enable) begin
           	<font color = "green">-1-</font>  
7030       		{dbg_uart_tx_tick, dbg_uart_tx_phase} <= (dbg_uart_tx_phase + 26'd49478023);
           <font color = "green">		==></font>
7031       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7033       	if (dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0) begin
           	<font color = "green">-1-</font>  
7034       		dbg_uart_tx_count <= dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0;
           <font color = "green">		==></font>
7035       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7036       	if (dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1) begin
           	<font color = "green">-1-</font>  
7037       		dbg_uart_dbg_uart_tx <= dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1;
           <font color = "green">		==></font>
7038       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7039       	if (dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2) begin
           	<font color = "green">-1-</font>  
7040       		dbg_uart_tx_data <= dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2;
           <font color = "green">		==></font>
7041       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7044       	if (dbg_uart_rx_enable) begin
           	<font color = "green">-1-</font>  
7045       		{dbg_uart_rx_tick, dbg_uart_rx_phase} <= (dbg_uart_rx_phase + 26'd49478023);
           <font color = "green">		==></font>
7046       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7048       	if (dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0) begin
           	<font color = "green">-1-</font>  
7049       		dbg_uart_rx_count <= dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0;
           <font color = "green">		==></font>
7050       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7051       	if (dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1) begin
           	<font color = "green">-1-</font>  
7052       		dbg_uart_rx_data <= dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1;
           <font color = "green">		==></font>
7053       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7055       	if (dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0) begin
           	<font color = "green">-1-</font>  
7056       		dbg_uart_bytes_count <= dbg_uart_bytes_count_uartwishbonebridge_next_value0;
           <font color = "green">		==></font>
7057       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7058       	if (dbg_uart_words_count_uartwishbonebridge_next_value_ce1) begin
           	<font color = "green">-1-</font>  
7059       		dbg_uart_words_count <= dbg_uart_words_count_uartwishbonebridge_next_value1;
           <font color = "green">		==></font>
7060       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7061       	if (dbg_uart_cmd_uartwishbonebridge_next_value_ce2) begin
           	<font color = "green">-1-</font>  
7062       		dbg_uart_cmd <= dbg_uart_cmd_uartwishbonebridge_next_value2;
           <font color = "green">		==></font>
7063       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7064       	if (dbg_uart_length_uartwishbonebridge_next_value_ce3) begin
           	<font color = "green">-1-</font>  
7065       		dbg_uart_length <= dbg_uart_length_uartwishbonebridge_next_value3;
           <font color = "green">		==></font>
7066       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7067       	if (dbg_uart_address_uartwishbonebridge_next_value_ce4) begin
           	<font color = "green">-1-</font>  
7068       		dbg_uart_address <= dbg_uart_address_uartwishbonebridge_next_value4;
           <font color = "green">		==></font>
7069       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7070       	if (dbg_uart_incr_uartwishbonebridge_next_value_ce5) begin
           	<font color = "green">-1-</font>  
7071       		dbg_uart_incr <= dbg_uart_incr_uartwishbonebridge_next_value5;
           <font color = "green">		==></font>
7072       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7073       	if (dbg_uart_data_uartwishbonebridge_next_value_ce6) begin
           	<font color = "green">-1-</font>  
7074       		dbg_uart_data <= dbg_uart_data_uartwishbonebridge_next_value6;
           <font color = "green">		==></font>
7075       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7076       	if (dbg_uart_reset) begin
           	<font color = "red">-1-</font>  
7077       		dbg_uart_incr <= 1'd0;
           <font color = "red">		==></font>
7078       		uartwishbonebridge_state <= 3'd0;
7079       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7080       	if (dbg_uart_wait) begin
           	<font color = "green">-1-</font>  
7081       		if ((~dbg_uart_done)) begin
           		<font color = "red">-2-</font>  
7082       			dbg_uart_count <= (dbg_uart_count - 1'd1);
           <font color = "green">			==></font>
7083       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
7084       	end else begin
7085       		dbg_uart_count <= 20'd1000000;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7088       	if (gpioin0_gpioin0_clear) begin
           	<font color = "green">-1-</font>  
7089       		gpioin0_gpioin0_pending <= 1'd0;
           <font color = "green">		==></font>
7090       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7092       	if ((gpioin0_gpioin0_trigger & (~gpioin0_gpioin0_trigger_d))) begin
           	<font color = "green">-1-</font>  
7093       		gpioin0_gpioin0_pending <= 1'd1;
           <font color = "green">		==></font>
7094       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7096       	if (gpioin1_gpioin1_clear) begin
           	<font color = "green">-1-</font>  
7097       		gpioin1_gpioin1_pending <= 1'd0;
           <font color = "green">		==></font>
7098       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7100       	if ((gpioin1_gpioin1_trigger & (~gpioin1_gpioin1_trigger_d))) begin
           	<font color = "green">-1-</font>  
7101       		gpioin1_gpioin1_pending <= 1'd1;
           <font color = "green">		==></font>
7102       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7104       	if (gpioin2_gpioin2_clear) begin
           	<font color = "green">-1-</font>  
7105       		gpioin2_gpioin2_pending <= 1'd0;
           <font color = "green">		==></font>
7106       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7108       	if ((gpioin2_gpioin2_trigger & (~gpioin2_gpioin2_trigger_d))) begin
           	<font color = "green">-1-</font>  
7109       		gpioin2_gpioin2_pending <= 1'd1;
           <font color = "green">		==></font>
7110       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7112       	if (gpioin3_gpioin3_clear) begin
           	<font color = "green">-1-</font>  
7113       		gpioin3_gpioin3_pending <= 1'd0;
           <font color = "green">		==></font>
7114       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7116       	if ((gpioin3_gpioin3_trigger & (~gpioin3_gpioin3_trigger_d))) begin
           	<font color = "green">-1-</font>  
7117       		gpioin3_gpioin3_pending <= 1'd1;
           <font color = "green">		==></font>
7118       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7120       	if (gpioin4_gpioin4_clear) begin
           	<font color = "green">-1-</font>  
7121       		gpioin4_gpioin4_pending <= 1'd0;
           <font color = "green">		==></font>
7122       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7124       	if ((gpioin4_gpioin4_trigger & (~gpioin4_gpioin4_trigger_d))) begin
           	<font color = "green">-1-</font>  
7125       		gpioin4_gpioin4_pending <= 1'd1;
           <font color = "green">		==></font>
7126       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7128       	if (gpioin5_gpioin5_clear) begin
           	<font color = "green">-1-</font>  
7129       		gpioin5_gpioin5_pending <= 1'd0;
           <font color = "green">		==></font>
7130       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7132       	if ((gpioin5_gpioin5_trigger & (~gpioin5_gpioin5_trigger_d))) begin
           	<font color = "green">-1-</font>  
7133       		gpioin5_gpioin5_pending <= 1'd1;
           <font color = "green">		==></font>
7134       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7136       	case (grant)
           	<font color = "red">-1-</font>  
7137       		1'd0: begin
7138       			if ((~request[0])) begin
           			<font color = "green">-2-</font>  
7139       				if (request[1]) begin
           				<font color = "green">-3-</font>  
7140       					grant <= 1'd1;
           <font color = "green">					==></font>
7141       				end else begin
7142       					if (request[2]) begin
           					<font color = "red">-4-</font>  
7143       						grant <= 2'd2;
           <font color = "red">						==></font>
7144       					end
           					MISSING_ELSE
           <font color = "green">					==></font>
7145       				end
7146       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
7147       		end
7148       		1'd1: begin
7149       			if ((~request[1])) begin
           			<font color = "green">-5-</font>  
7150       				if (request[2]) begin
           				<font color = "green">-6-</font>  
7151       					grant <= 2'd2;
           <font color = "green">					==></font>
7152       				end else begin
7153       					if (request[0]) begin
           					<font color = "green">-7-</font>  
7154       						grant <= 1'd0;
           <font color = "green">						==></font>
7155       					end
           					MISSING_ELSE
           <font color = "green">					==></font>
7156       				end
7157       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
7158       		end
7159       		2'd2: begin
7160       			if ((~request[2])) begin
           			<font color = "green">-8-</font>  
7161       				if (request[0]) begin
           				<font color = "red">-9-</font>  
7162       					grant <= 1'd0;
           <font color = "red">					==></font>
7163       				end else begin
7164       					if (request[1]) begin
           					<font color = "green">-10-</font>  
7165       						grant <= 1'd1;
           <font color = "green">						==></font>
7166       					end
           					MISSING_ELSE
           <font color = "green">					==></font>
7167       				end
7168       			end
           			MISSING_ELSE
           <font color = "green">			==></font>
7169       		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>2'd2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7172       	if (wait_1) begin
           	<font color = "green">-1-</font>  
7173       		if ((~done)) begin
           		<font color = "red">-2-</font>  
7174       			count <= (count - 1'd1);
           <font color = "green">			==></font>
7175       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
7176       	end else begin
7177       		count <= 20'd1000000;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7180       	if (csrbank0_sel) begin
           	<font color = "green">-1-</font>  
7181       		case (interface0_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7182       			1'd0: begin
7183       				interface0_bank_bus_dat_r <= csrbank0_reset0_w;
           <font color = "green">				==></font>
7184       			end
7185       			1'd1: begin
7186       				interface0_bank_bus_dat_r <= csrbank0_scratch0_w;
           <font color = "red">				==></font>
7187       			end
7188       			2'd2: begin
7189       				interface0_bank_bus_dat_r <= csrbank0_bus_errors_w;
           <font color = "red">				==></font>
7190       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7191       		endcase
7192       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7193       	if (csrbank0_reset0_re) begin
           	<font color = "red">-1-</font>  
7194       		mgmtsoc_reset_storage[1:0] <= csrbank0_reset0_r;
           <font color = "red">		==></font>
7195       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7197       	if (csrbank0_scratch0_re) begin
           	<font color = "red">-1-</font>  
7198       		mgmtsoc_scratch_storage[31:0] <= csrbank0_scratch0_r;
           <font color = "red">		==></font>
7199       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7203       	if (csrbank1_sel) begin
           	<font color = "green">-1-</font>  
7204       		case (interface1_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7205       			1'd0: begin
7206       				interface1_bank_bus_dat_r <= csrbank1_out0_w;
           <font color = "green">				==></font>
7207       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7208       		endcase
7209       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7210       	if (csrbank1_out0_re) begin
           	<font color = "green">-1-</font>  
7211       		debug_mode_storage <= csrbank1_out0_r;
           <font color = "green">		==></font>
7212       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7215       	if (csrbank2_sel) begin
           	<font color = "red">-1-</font>  
7216       		case (interface2_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7217       			1'd0: begin
7218       				interface2_bank_bus_dat_r <= csrbank2_out0_w;
           <font color = "red">				==></font>
7219       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7220       		endcase
7221       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7222       	if (csrbank2_out0_re) begin
           	<font color = "red">-1-</font>  
7223       		debug_oeb_storage <= csrbank2_out0_r;
           <font color = "red">		==></font>
7224       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7227       	if (csrbank3_sel) begin
           	<font color = "red">-1-</font>  
7228       		case (interface3_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7229       			1'd0: begin
7230       				interface3_bank_bus_dat_r <= csrbank3_mmap_dummy_bits0_w;
           <font color = "red">				==></font>
7231       			end
7232       			1'd1: begin
7233       				interface3_bank_bus_dat_r <= csrbank3_master_cs0_w;
           <font color = "red">				==></font>
7234       			end
7235       			2'd2: begin
7236       				interface3_bank_bus_dat_r <= csrbank3_master_phyconfig0_w;
           <font color = "red">				==></font>
7237       			end
7238       			2'd3: begin
7239       				interface3_bank_bus_dat_r <= mgmtsoc_master_rxtx_w;
           <font color = "red">				==></font>
7240       			end
7241       			3'd4: begin
7242       				interface3_bank_bus_dat_r <= csrbank3_master_status_w;
           <font color = "red">				==></font>
7243       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7244       		endcase
7245       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7246       	if (csrbank3_mmap_dummy_bits0_re) begin
           	<font color = "red">-1-</font>  
7247       		mgmtsoc_litespimmap_storage[7:0] <= csrbank3_mmap_dummy_bits0_r;
           <font color = "red">		==></font>
7248       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7250       	if (csrbank3_master_cs0_re) begin
           	<font color = "red">-1-</font>  
7251       		mgmtsoc_master_cs_storage <= csrbank3_master_cs0_r;
           <font color = "red">		==></font>
7252       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7254       	if (csrbank3_master_phyconfig0_re) begin
           	<font color = "red">-1-</font>  
7255       		mgmtsoc_master_phyconfig_storage[23:0] <= csrbank3_master_phyconfig0_r;
           <font color = "red">		==></font>
7256       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7260       	if (csrbank4_sel) begin
           	<font color = "green">-1-</font>  
7261       		case (interface4_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7262       			1'd0: begin
7263       				interface4_bank_bus_dat_r <= csrbank4_clk_divisor0_w;
           <font color = "green">				==></font>
7264       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7265       		endcase
7266       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7267       	if (csrbank4_clk_divisor0_re) begin
           	<font color = "green">-1-</font>  
7268       		mgmtsoc_litespisdrphycore_storage[7:0] <= csrbank4_clk_divisor0_r;
           <font color = "green">		==></font>
7269       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7272       	if (csrbank5_sel) begin
           	<font color = "green">-1-</font>  
7273       		case (interface5_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7274       			1'd0: begin
7275       				interface5_bank_bus_dat_r <= csrbank5_mode10_w;
           <font color = "green">				==></font>
7276       			end
7277       			1'd1: begin
7278       				interface5_bank_bus_dat_r <= csrbank5_mode00_w;
           <font color = "green">				==></font>
7279       			end
7280       			2'd2: begin
7281       				interface5_bank_bus_dat_r <= csrbank5_ien0_w;
           <font color = "green">				==></font>
7282       			end
7283       			2'd3: begin
7284       				interface5_bank_bus_dat_r <= csrbank5_oe0_w;
           <font color = "green">				==></font>
7285       			end
7286       			3'd4: begin
7287       				interface5_bank_bus_dat_r <= csrbank5_in_w;
           <font color = "green">				==></font>
7288       			end
7289       			3'd5: begin
7290       				interface5_bank_bus_dat_r <= csrbank5_out0_w;
           <font color = "green">				==></font>
7291       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7292       		endcase
7293       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7294       	if (csrbank5_mode10_re) begin
           	<font color = "green">-1-</font>  
7295       		gpio_mode1_storage <= csrbank5_mode10_r;
           <font color = "green">		==></font>
7296       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7298       	if (csrbank5_mode00_re) begin
           	<font color = "green">-1-</font>  
7299       		gpio_mode0_storage <= csrbank5_mode00_r;
           <font color = "green">		==></font>
7300       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7302       	if (csrbank5_ien0_re) begin
           	<font color = "green">-1-</font>  
7303       		gpio_ien_storage <= csrbank5_ien0_r;
           <font color = "green">		==></font>
7304       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7306       	if (csrbank5_oe0_re) begin
           	<font color = "green">-1-</font>  
7307       		gpio_oe_storage <= csrbank5_oe0_r;
           <font color = "green">		==></font>
7308       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7311       	if (csrbank5_out0_re) begin
           	<font color = "green">-1-</font>  
7312       		gpio_out_storage <= csrbank5_out0_r;
           <font color = "green">		==></font>
7313       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/mgmt_gpio_disable">T10</span>,<span title = "compilation/simv/mgmt_gpio_bidir">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7316       	if (csrbank6_sel) begin
           	<font color = "green">-1-</font>  
7317       		case (interface6_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7318       			1'd0: begin
7319       				interface6_bank_bus_dat_r <= csrbank6_ien3_w;
           <font color = "green">				==></font>
7320       			end
7321       			1'd1: begin
7322       				interface6_bank_bus_dat_r <= csrbank6_ien2_w;
           <font color = "green">				==></font>
7323       			end
7324       			2'd2: begin
7325       				interface6_bank_bus_dat_r <= csrbank6_ien1_w;
           <font color = "green">				==></font>
7326       			end
7327       			2'd3: begin
7328       				interface6_bank_bus_dat_r <= csrbank6_ien0_w;
           <font color = "green">				==></font>
7329       			end
7330       			3'd4: begin
7331       				interface6_bank_bus_dat_r <= csrbank6_oe3_w;
           <font color = "green">				==></font>
7332       			end
7333       			3'd5: begin
7334       				interface6_bank_bus_dat_r <= csrbank6_oe2_w;
           <font color = "green">				==></font>
7335       			end
7336       			3'd6: begin
7337       				interface6_bank_bus_dat_r <= csrbank6_oe1_w;
           <font color = "green">				==></font>
7338       			end
7339       			3'd7: begin
7340       				interface6_bank_bus_dat_r <= csrbank6_oe0_w;
           <font color = "green">				==></font>
7341       			end
7342       			4'd8: begin
7343       				interface6_bank_bus_dat_r <= csrbank6_in3_w;
           <font color = "green">				==></font>
7344       			end
7345       			4'd9: begin
7346       				interface6_bank_bus_dat_r <= csrbank6_in2_w;
           <font color = "green">				==></font>
7347       			end
7348       			4'd10: begin
7349       				interface6_bank_bus_dat_r <= csrbank6_in1_w;
           <font color = "green">				==></font>
7350       			end
7351       			4'd11: begin
7352       				interface6_bank_bus_dat_r <= csrbank6_in0_w;
           <font color = "green">				==></font>
7353       			end
7354       			4'd12: begin
7355       				interface6_bank_bus_dat_r <= csrbank6_out3_w;
           <font color = "green">				==></font>
7356       			end
7357       			4'd13: begin
7358       				interface6_bank_bus_dat_r <= csrbank6_out2_w;
           <font color = "green">				==></font>
7359       			end
7360       			4'd14: begin
7361       				interface6_bank_bus_dat_r <= csrbank6_out1_w;
           <font color = "green">				==></font>
7362       			end
7363       			4'd15: begin
7364       				interface6_bank_bus_dat_r <= csrbank6_out0_w;
           <font color = "green">				==></font>
7365       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7366       		endcase
7367       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd8 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd9 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd10 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd11 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd12 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd13 </td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd14 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>4'd15 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7368       	if (csrbank6_ien3_re) begin
           	<font color = "green">-1-</font>  
7369       		la_ien_storage[127:96] <= csrbank6_ien3_r;
           <font color = "green">		==></font>
7370       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7371       	if (csrbank6_ien2_re) begin
           	<font color = "green">-1-</font>  
7372       		la_ien_storage[95:64] <= csrbank6_ien2_r;
           <font color = "green">		==></font>
7373       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7374       	if (csrbank6_ien1_re) begin
           	<font color = "green">-1-</font>  
7375       		la_ien_storage[63:32] <= csrbank6_ien1_r;
           <font color = "green">		==></font>
7376       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7377       	if (csrbank6_ien0_re) begin
           	<font color = "green">-1-</font>  
7378       		la_ien_storage[31:0] <= csrbank6_ien0_r;
           <font color = "green">		==></font>
7379       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7381       	if (csrbank6_oe3_re) begin
           	<font color = "green">-1-</font>  
7382       		la_oe_storage[127:96] <= csrbank6_oe3_r;
           <font color = "green">		==></font>
7383       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7384       	if (csrbank6_oe2_re) begin
           	<font color = "green">-1-</font>  
7385       		la_oe_storage[95:64] <= csrbank6_oe2_r;
           <font color = "green">		==></font>
7386       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7387       	if (csrbank6_oe1_re) begin
           	<font color = "green">-1-</font>  
7388       		la_oe_storage[63:32] <= csrbank6_oe1_r;
           <font color = "green">		==></font>
7389       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7390       	if (csrbank6_oe0_re) begin
           	<font color = "green">-1-</font>  
7391       		la_oe_storage[31:0] <= csrbank6_oe0_r;
           <font color = "green">		==></font>
7392       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7395       	if (csrbank6_out3_re) begin
           	<font color = "green">-1-</font>  
7396       		la_out_storage[127:96] <= csrbank6_out3_r;
           <font color = "green">		==></font>
7397       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7398       	if (csrbank6_out2_re) begin
           	<font color = "green">-1-</font>  
7399       		la_out_storage[95:64] <= csrbank6_out2_r;
           <font color = "green">		==></font>
7400       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/la">T49</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7401       	if (csrbank6_out1_re) begin
           	<font color = "green">-1-</font>  
7402       		la_out_storage[63:32] <= csrbank6_out1_r;
           <font color = "green">		==></font>
7403       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7404       	if (csrbank6_out0_re) begin
           	<font color = "green">-1-</font>  
7405       		la_out_storage[31:0] <= csrbank6_out0_r;
           <font color = "green">		==></font>
7406       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7409       	if (csrbank7_sel) begin
           	<font color = "green">-1-</font>  
7410       		case (interface7_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7411       			1'd0: begin
7412       				interface7_bank_bus_dat_r <= csrbank7_out0_w;
           <font color = "green">				==></font>
7413       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7414       		endcase
7415       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7416       	if (csrbank7_out0_re) begin
           	<font color = "green">-1-</font>  
7417       		mprj_wb_iena_storage <= csrbank7_out0_r;
           <font color = "green">		==></font>
7418       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7421       	if (csrbank8_sel) begin
           	<font color = "green">-1-</font>  
7422       		case (interface8_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7423       			1'd0: begin
7424       				interface8_bank_bus_dat_r <= csrbank8_out0_w;
           <font color = "green">				==></font>
7425       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7426       		endcase
7427       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7428       	if (csrbank8_out0_re) begin
           	<font color = "green">-1-</font>  
7429       		spi_enabled_storage <= csrbank8_out0_r;
           <font color = "green">		==></font>
7430       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7433       	if (csrbank9_sel) begin
           	<font color = "green">-1-</font>  
7434       		case (interface9_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7435       			1'd0: begin
7436       				interface9_bank_bus_dat_r <= csrbank9_control0_w;
           <font color = "green">				==></font>
7437       			end
7438       			1'd1: begin
7439       				interface9_bank_bus_dat_r <= csrbank9_status_w;
           <font color = "green">				==></font>
7440       			end
7441       			2'd2: begin
7442       				interface9_bank_bus_dat_r <= csrbank9_mosi0_w;
           <font color = "green">				==></font>
7443       			end
7444       			2'd3: begin
7445       				interface9_bank_bus_dat_r <= csrbank9_miso_w;
           <font color = "green">				==></font>
7446       			end
7447       			3'd4: begin
7448       				interface9_bank_bus_dat_r <= csrbank9_cs0_w;
           <font color = "green">				==></font>
7449       			end
7450       			3'd5: begin
7451       				interface9_bank_bus_dat_r <= csrbank9_loopback0_w;
           <font color = "red">				==></font>
7452       			end
7453       			3'd6: begin
7454       				interface9_bank_bus_dat_r <= csrbank9_clk_divider0_w;
           <font color = "red">				==></font>
7455       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7456       		endcase
7457       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7458       	if (csrbank9_control0_re) begin
           	<font color = "green">-1-</font>  
7459       		spi_master_control_storage[15:0] <= csrbank9_control0_r;
           <font color = "green">		==></font>
7460       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7463       	if (csrbank9_mosi0_re) begin
           	<font color = "green">-1-</font>  
7464       		spi_master_mosi_storage[7:0] <= csrbank9_mosi0_r;
           <font color = "green">		==></font>
7465       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7468       	if (csrbank9_cs0_re) begin
           	<font color = "green">-1-</font>  
7469       		spi_master_cs_storage[16:0] <= csrbank9_cs0_r;
           <font color = "green">		==></font>
7470       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7472       	if (csrbank9_loopback0_re) begin
           	<font color = "red">-1-</font>  
7473       		spi_master_loopback_storage <= csrbank9_loopback0_r;
           <font color = "red">		==></font>
7474       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7476       	if (csrbank9_clk_divider0_re) begin
           	<font color = "red">-1-</font>  
7477       		spimaster_storage[15:0] <= csrbank9_clk_divider0_r;
           <font color = "red">		==></font>
7478       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7481       	if (csrbank10_sel) begin
           	<font color = "green">-1-</font>  
7482       		case (interface10_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7483       			1'd0: begin
7484       				interface10_bank_bus_dat_r <= csrbank10_load0_w;
           <font color = "green">				==></font>
7485       			end
7486       			1'd1: begin
7487       				interface10_bank_bus_dat_r <= csrbank10_reload0_w;
           <font color = "green">				==></font>
7488       			end
7489       			2'd2: begin
7490       				interface10_bank_bus_dat_r <= csrbank10_en0_w;
           <font color = "green">				==></font>
7491       			end
7492       			2'd3: begin
7493       				interface10_bank_bus_dat_r <= csrbank10_update_value0_w;
           <font color = "green">				==></font>
7494       			end
7495       			3'd4: begin
7496       				interface10_bank_bus_dat_r <= csrbank10_value_w;
           <font color = "green">				==></font>
7497       			end
7498       			3'd5: begin
7499       				interface10_bank_bus_dat_r <= csrbank10_ev_status_w;
           <font color = "red">				==></font>
7500       			end
7501       			3'd6: begin
7502       				interface10_bank_bus_dat_r <= csrbank10_ev_pending_w;
           <font color = "green">				==></font>
7503       			end
7504       			3'd7: begin
7505       				interface10_bank_bus_dat_r <= csrbank10_ev_enable0_w;
           <font color = "green">				==></font>
7506       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7507       		endcase
7508       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd6 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd7 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7509       	if (csrbank10_load0_re) begin
           	<font color = "green">-1-</font>  
7510       		mgmtsoc_load_storage[31:0] <= csrbank10_load0_r;
           <font color = "green">		==></font>
7511       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7513       	if (csrbank10_reload0_re) begin
           	<font color = "green">-1-</font>  
7514       		mgmtsoc_reload_storage[31:0] <= csrbank10_reload0_r;
           <font color = "green">		==></font>
7515       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7517       	if (csrbank10_en0_re) begin
           	<font color = "green">-1-</font>  
7518       		mgmtsoc_en_storage <= csrbank10_en0_r;
           <font color = "green">		==></font>
7519       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span>,<span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7521       	if (csrbank10_update_value0_re) begin
           	<font color = "green">-1-</font>  
7522       		mgmtsoc_update_value_storage <= csrbank10_update_value0_r;
           <font color = "green">		==></font>
7523       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/timer0_oneshot">T55</span>,<span title = "compilation/simv/timer0_periodic">T56</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7527       	if (csrbank10_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7528       		mgmtsoc_pending_r <= csrbank10_ev_pending_r;
           <font color = "green">		==></font>
7529       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7531       	if (csrbank10_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7532       		mgmtsoc_enable_storage <= csrbank10_ev_enable0_r;
           <font color = "green">		==></font>
7533       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_timer">T42</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7536       	if (csrbank11_sel) begin
           	<font color = "green">-1-</font>  
7537       		case (interface11_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7538       			1'd0: begin
7539       				interface11_bank_bus_dat_r <= uart_rxtx_w;
           <font color = "green">				==></font>
7540       			end
7541       			1'd1: begin
7542       				interface11_bank_bus_dat_r <= csrbank11_txfull_w;
           <font color = "green">				==></font>
7543       			end
7544       			2'd2: begin
7545       				interface11_bank_bus_dat_r <= csrbank11_rxempty_w;
           <font color = "green">				==></font>
7546       			end
7547       			2'd3: begin
7548       				interface11_bank_bus_dat_r <= csrbank11_ev_status_w;
           <font color = "red">				==></font>
7549       			end
7550       			3'd4: begin
7551       				interface11_bank_bus_dat_r <= csrbank11_ev_pending_w;
           <font color = "green">				==></font>
7552       			end
7553       			3'd5: begin
7554       				interface11_bank_bus_dat_r <= csrbank11_ev_enable0_w;
           <font color = "green">				==></font>
7555       			end
7556       			3'd6: begin
7557       				interface11_bank_bus_dat_r <= csrbank11_txempty_w;
           <font color = "red">				==></font>
7558       			end
7559       			3'd7: begin
7560       				interface11_bank_bus_dat_r <= csrbank11_rxfull_w;
           <font color = "red">				==></font>
7561       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7562       		endcase
7563       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd6 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'd7 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7567       	if (csrbank11_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7568       		uart_pending_r[1:0] <= csrbank11_ev_pending_r;
           <font color = "green">		==></font>
7569       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7571       	if (csrbank11_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7572       		uart_enable_storage[1:0] <= csrbank11_ev_enable0_r;
           <font color = "green">		==></font>
7573       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_uart_rx">T43</span>,<span title = "compilation/simv/IRQ_uart">T44</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7578       	if (csrbank12_sel) begin
           	<font color = "green">-1-</font>  
7579       		case (interface12_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7580       			1'd0: begin
7581       				interface12_bank_bus_dat_r <= csrbank12_out0_w;
           <font color = "green">				==></font>
7582       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7583       		endcase
7584       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7585       	if (csrbank12_out0_re) begin
           	<font color = "green">-1-</font>  
7586       		uart_enabled_storage <= csrbank12_out0_r;
           <font color = "green">		==></font>
7587       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7590       	if (csrbank13_sel) begin
           	<font color = "green">-1-</font>  
7591       		case (interface13_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7592       			1'd0: begin
7593       				interface13_bank_bus_dat_r <= csrbank13_in_w;
           <font color = "red">				==></font>
7594       			end
7595       			1'd1: begin
7596       				interface13_bank_bus_dat_r <= csrbank13_mode0_w;
           <font color = "red">				==></font>
7597       			end
7598       			2'd2: begin
7599       				interface13_bank_bus_dat_r <= csrbank13_edge0_w;
           <font color = "red">				==></font>
7600       			end
7601       			2'd3: begin
7602       				interface13_bank_bus_dat_r <= csrbank13_ev_status_w;
           <font color = "red">				==></font>
7603       			end
7604       			3'd4: begin
7605       				interface13_bank_bus_dat_r <= csrbank13_ev_pending_w;
           <font color = "green">				==></font>
7606       			end
7607       			3'd5: begin
7608       				interface13_bank_bus_dat_r <= csrbank13_ev_enable0_w;
           <font color = "green">				==></font>
7609       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7610       		endcase
7611       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7613       	if (csrbank13_mode0_re) begin
           	<font color = "red">-1-</font>  
7614       		gpioin0_gpioin0_mode_storage <= csrbank13_mode0_r;
           <font color = "red">		==></font>
7615       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7617       	if (csrbank13_edge0_re) begin
           	<font color = "red">-1-</font>  
7618       		gpioin0_gpioin0_edge_storage <= csrbank13_edge0_r;
           <font color = "red">		==></font>
7619       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7622       	if (csrbank13_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7623       		gpioin0_pending_r <= csrbank13_ev_pending_r;
           <font color = "green">		==></font>
7624       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7626       	if (csrbank13_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7627       		gpioin0_enable_storage <= csrbank13_ev_enable0_r;
           <font color = "green">		==></font>
7628       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7631       	if (csrbank14_sel) begin
           	<font color = "green">-1-</font>  
7632       		case (interface14_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7633       			1'd0: begin
7634       				interface14_bank_bus_dat_r <= csrbank14_in_w;
           <font color = "red">				==></font>
7635       			end
7636       			1'd1: begin
7637       				interface14_bank_bus_dat_r <= csrbank14_mode0_w;
           <font color = "red">				==></font>
7638       			end
7639       			2'd2: begin
7640       				interface14_bank_bus_dat_r <= csrbank14_edge0_w;
           <font color = "red">				==></font>
7641       			end
7642       			2'd3: begin
7643       				interface14_bank_bus_dat_r <= csrbank14_ev_status_w;
           <font color = "red">				==></font>
7644       			end
7645       			3'd4: begin
7646       				interface14_bank_bus_dat_r <= csrbank14_ev_pending_w;
           <font color = "green">				==></font>
7647       			end
7648       			3'd5: begin
7649       				interface14_bank_bus_dat_r <= csrbank14_ev_enable0_w;
           <font color = "green">				==></font>
7650       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7651       		endcase
7652       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7654       	if (csrbank14_mode0_re) begin
           	<font color = "red">-1-</font>  
7655       		gpioin1_gpioin1_mode_storage <= csrbank14_mode0_r;
           <font color = "red">		==></font>
7656       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7658       	if (csrbank14_edge0_re) begin
           	<font color = "red">-1-</font>  
7659       		gpioin1_gpioin1_edge_storage <= csrbank14_edge0_r;
           <font color = "red">		==></font>
7660       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7663       	if (csrbank14_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7664       		gpioin1_pending_r <= csrbank14_ev_pending_r;
           <font color = "green">		==></font>
7665       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7667       	if (csrbank14_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7668       		gpioin1_enable_storage <= csrbank14_ev_enable0_r;
           <font color = "green">		==></font>
7669       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7672       	if (csrbank15_sel) begin
           	<font color = "green">-1-</font>  
7673       		case (interface15_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7674       			1'd0: begin
7675       				interface15_bank_bus_dat_r <= csrbank15_in_w;
           <font color = "red">				==></font>
7676       			end
7677       			1'd1: begin
7678       				interface15_bank_bus_dat_r <= csrbank15_mode0_w;
           <font color = "red">				==></font>
7679       			end
7680       			2'd2: begin
7681       				interface15_bank_bus_dat_r <= csrbank15_edge0_w;
           <font color = "red">				==></font>
7682       			end
7683       			2'd3: begin
7684       				interface15_bank_bus_dat_r <= csrbank15_ev_status_w;
           <font color = "red">				==></font>
7685       			end
7686       			3'd4: begin
7687       				interface15_bank_bus_dat_r <= csrbank15_ev_pending_w;
           <font color = "green">				==></font>
7688       			end
7689       			3'd5: begin
7690       				interface15_bank_bus_dat_r <= csrbank15_ev_enable0_w;
           <font color = "green">				==></font>
7691       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7692       		endcase
7693       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7695       	if (csrbank15_mode0_re) begin
           	<font color = "red">-1-</font>  
7696       		gpioin2_gpioin2_mode_storage <= csrbank15_mode0_r;
           <font color = "red">		==></font>
7697       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7699       	if (csrbank15_edge0_re) begin
           	<font color = "red">-1-</font>  
7700       		gpioin2_gpioin2_edge_storage <= csrbank15_edge0_r;
           <font color = "red">		==></font>
7701       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7704       	if (csrbank15_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7705       		gpioin2_pending_r <= csrbank15_ev_pending_r;
           <font color = "green">		==></font>
7706       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7708       	if (csrbank15_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7709       		gpioin2_enable_storage <= csrbank15_ev_enable0_r;
           <font color = "green">		==></font>
7710       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user2_irq">T51</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7713       	if (csrbank16_sel) begin
           	<font color = "green">-1-</font>  
7714       		case (interface16_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7715       			1'd0: begin
7716       				interface16_bank_bus_dat_r <= csrbank16_in_w;
           <font color = "red">				==></font>
7717       			end
7718       			1'd1: begin
7719       				interface16_bank_bus_dat_r <= csrbank16_mode0_w;
           <font color = "red">				==></font>
7720       			end
7721       			2'd2: begin
7722       				interface16_bank_bus_dat_r <= csrbank16_edge0_w;
           <font color = "red">				==></font>
7723       			end
7724       			2'd3: begin
7725       				interface16_bank_bus_dat_r <= csrbank16_ev_status_w;
           <font color = "red">				==></font>
7726       			end
7727       			3'd4: begin
7728       				interface16_bank_bus_dat_r <= csrbank16_ev_pending_w;
           <font color = "green">				==></font>
7729       			end
7730       			3'd5: begin
7731       				interface16_bank_bus_dat_r <= csrbank16_ev_enable0_w;
           <font color = "green">				==></font>
7732       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7733       		endcase
7734       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7736       	if (csrbank16_mode0_re) begin
           	<font color = "red">-1-</font>  
7737       		gpioin3_gpioin3_mode_storage <= csrbank16_mode0_r;
           <font color = "red">		==></font>
7738       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7740       	if (csrbank16_edge0_re) begin
           	<font color = "red">-1-</font>  
7741       		gpioin3_gpioin3_edge_storage <= csrbank16_edge0_r;
           <font color = "red">		==></font>
7742       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7745       	if (csrbank16_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7746       		gpioin3_pending_r <= csrbank16_ev_pending_r;
           <font color = "green">		==></font>
7747       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7749       	if (csrbank16_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7750       		gpioin3_enable_storage <= csrbank16_ev_enable0_r;
           <font color = "green">		==></font>
7751       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7754       	if (csrbank17_sel) begin
           	<font color = "green">-1-</font>  
7755       		case (interface17_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7756       			1'd0: begin
7757       				interface17_bank_bus_dat_r <= csrbank17_in_w;
           <font color = "red">				==></font>
7758       			end
7759       			1'd1: begin
7760       				interface17_bank_bus_dat_r <= csrbank17_mode0_w;
           <font color = "red">				==></font>
7761       			end
7762       			2'd2: begin
7763       				interface17_bank_bus_dat_r <= csrbank17_edge0_w;
           <font color = "red">				==></font>
7764       			end
7765       			2'd3: begin
7766       				interface17_bank_bus_dat_r <= csrbank17_ev_status_w;
           <font color = "red">				==></font>
7767       			end
7768       			3'd4: begin
7769       				interface17_bank_bus_dat_r <= csrbank17_ev_pending_w;
           <font color = "green">				==></font>
7770       			end
7771       			3'd5: begin
7772       				interface17_bank_bus_dat_r <= csrbank17_ev_enable0_w;
           <font color = "green">				==></font>
7773       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7774       		endcase
7775       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7777       	if (csrbank17_mode0_re) begin
           	<font color = "red">-1-</font>  
7778       		gpioin4_gpioin4_mode_storage <= csrbank17_mode0_r;
           <font color = "red">		==></font>
7779       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7781       	if (csrbank17_edge0_re) begin
           	<font color = "red">-1-</font>  
7782       		gpioin4_gpioin4_edge_storage <= csrbank17_edge0_r;
           <font color = "red">		==></font>
7783       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7786       	if (csrbank17_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7787       		gpioin4_pending_r <= csrbank17_ev_pending_r;
           <font color = "green">		==></font>
7788       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7790       	if (csrbank17_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7791       		gpioin4_enable_storage <= csrbank17_ev_enable0_r;
           <font color = "green">		==></font>
7792       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7795       	if (csrbank18_sel) begin
           	<font color = "green">-1-</font>  
7796       		case (interface18_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7797       			1'd0: begin
7798       				interface18_bank_bus_dat_r <= csrbank18_in_w;
           <font color = "red">				==></font>
7799       			end
7800       			1'd1: begin
7801       				interface18_bank_bus_dat_r <= csrbank18_mode0_w;
           <font color = "red">				==></font>
7802       			end
7803       			2'd2: begin
7804       				interface18_bank_bus_dat_r <= csrbank18_edge0_w;
           <font color = "red">				==></font>
7805       			end
7806       			2'd3: begin
7807       				interface18_bank_bus_dat_r <= csrbank18_ev_status_w;
           <font color = "red">				==></font>
7808       			end
7809       			3'd4: begin
7810       				interface18_bank_bus_dat_r <= csrbank18_ev_pending_w;
           <font color = "green">				==></font>
7811       			end
7812       			3'd5: begin
7813       				interface18_bank_bus_dat_r <= csrbank18_ev_enable0_w;
           <font color = "green">				==></font>
7814       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7815       		endcase
7816       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd2 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'd3 </td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd4 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>3'd5 </td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7818       	if (csrbank18_mode0_re) begin
           	<font color = "red">-1-</font>  
7819       		gpioin5_gpioin5_mode_storage <= csrbank18_mode0_r;
           <font color = "red">		==></font>
7820       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7822       	if (csrbank18_edge0_re) begin
           	<font color = "red">-1-</font>  
7823       		gpioin5_gpioin5_edge_storage <= csrbank18_edge0_r;
           <font color = "red">		==></font>
7824       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7827       	if (csrbank18_ev_pending_re) begin
           	<font color = "green">-1-</font>  
7828       		gpioin5_pending_r <= csrbank18_ev_pending_r;
           <font color = "green">		==></font>
7829       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7831       	if (csrbank18_ev_enable0_re) begin
           	<font color = "green">-1-</font>  
7832       		gpioin5_enable_storage <= csrbank18_ev_enable0_r;
           <font color = "green">		==></font>
7833       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7836       	if (csrbank19_sel) begin
           	<font color = "green">-1-</font>  
7837       		case (interface19_bank_bus_adr[8:0])
           		<font color = "red">-2-</font>  
7838       			1'd0: begin
7839       				interface19_bank_bus_dat_r <= csrbank19_out0_w;
           <font color = "green">				==></font>
7840       			end
           			MISSING_DEFAULT
           <font color = "red">			==></font>
7841       		endcase
7842       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1'b0 </td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7843       	if (csrbank19_out0_re) begin
           	<font color = "green">-1-</font>  
7844       		user_irq_ena_storage[2:0] <= csrbank19_out0_r;
           <font color = "green">		==></font>
7845       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/user2_irq">T51</span>,<span title = "compilation/simv/user1_irq">T50</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7847       	if (sys_rst) begin
           	<font color = "green">-1-</font>  
7848       	    // ****** added to correct GL testbench failure
7849               dbg_uart_tx_data <= 8'd0;
           <font color = "green">        ==></font>
7850               dbg_uart_tx_count <= 4'd0;
7851               dbg_uart_tx_tick <= 1'd0;
7852               dbg_uart_tx_phase <= 32'd0;
7853               dbg_uart_rx_tick <= 1'd0;
7854               dbg_uart_rx_phase <= 32'd0;
7855               dbg_uart_rx_rx_d <= 1'd0;
7856               dbg_uart_cmd <= 8'd0;
7857               dbg_uart_incr <= 1'd0;
7858               dbg_uart_address <= 32'd0;
7859               dbg_uart_data <= 32'd0;
7860               dbg_uart_bytes_count <= 2'd0;
7861               dbg_uart_words_count <= 8'd0;
7862               dbg_uart_count <= 20'd1000000;
7863       	    // ******
7864       		mgmtsoc_reset_storage <= 2'd0;
7865       		mgmtsoc_reset_re <= 1'd0;
7866       		mgmtsoc_scratch_storage <= 32'd305419896;
7867       		mgmtsoc_scratch_re <= 1'd0;
7868       		mgmtsoc_bus_errors_re <= 1'd0;
7869       		mgmtsoc_bus_errors <= 32'd0;
7870       		mgmtsoc_vexriscv_debug_reset <= 1'd0;
7871       		mgmtsoc_vexriscv_ibus_err <= 1'd0;
7872       		mgmtsoc_vexriscv_dbus_err <= 1'd0;
7873       		mgmtsoc_vexriscv_i_cmd_valid <= 1'd0;
7874       		mgmtsoc_vexriscv_i_cmd_payload_wr <= 1'd0;
7875       		mgmtsoc_vexriscv_i_cmd_payload_address <= 8'd0;
7876       		mgmtsoc_vexriscv_i_cmd_payload_data <= 32'd0;
7877       		mgmtsoc_vexriscv_reset_debug_logic <= 1'd0;
7878       		mgmtsoc_vexriscv_transfer_complete <= 1'd0;
7879       		mgmtsoc_vexriscv_transfer_in_progress <= 1'd0;
7880       		mgmtsoc_vexriscv_transfer_wait_for_ack <= 1'd0;
7881       		mgmtsoc_vexriscv_debug_bus_ack <= 1'd0;
7882       		mgmtsoc_load_storage <= 32'd0;
7883       		mgmtsoc_load_re <= 1'd0;
7884       		mgmtsoc_reload_storage <= 32'd0;
7885       		mgmtsoc_reload_re <= 1'd0;
7886       		mgmtsoc_en_storage <= 1'd0;
7887       		mgmtsoc_en_re <= 1'd0;
7888       		mgmtsoc_update_value_storage <= 1'd0;
7889       		mgmtsoc_update_value_re <= 1'd0;
7890       		mgmtsoc_value_status <= 32'd0;
7891       		mgmtsoc_value_re <= 1'd0;
7892       		mgmtsoc_zero_pending <= 1'd0;
7893       		mgmtsoc_zero_trigger_d <= 1'd0;
7894       		mgmtsoc_status_re <= 1'd0;
7895       		mgmtsoc_pending_re <= 1'd0;
7896       		mgmtsoc_pending_r <= 1'd0;
7897       		mgmtsoc_enable_storage <= 1'd0;
7898       		mgmtsoc_enable_re <= 1'd0;
7899       		mgmtsoc_value <= 32'd0;
7900       		dff_bus_ack <= 1'd0;
7901       		dff2_bus_ack <= 1'd0;
7902       		mgmtsoc_litespisdrphycore_storage <= 8'd1;
7903       		mgmtsoc_litespisdrphycore_re <= 1'd0;
7904       		mgmtsoc_litespisdrphycore_cnt <= 8'd0;
7905       		mgmtsoc_litespisdrphycore_clk <= 1'd0;
7906       		mgmtsoc_litespisdrphycore_posedge_reg <= 1'd0;
7907       		mgmtsoc_litespisdrphycore_posedge_reg2 <= 1'd0;
7908       		mgmtsoc_litespisdrphycore_count <= 4'd11;
7909       		mgmtsoc_litespimmap_burst_cs <= 1'd0;
7910       		mgmtsoc_litespimmap_count <= 9'd256;
7911       		mgmtsoc_litespimmap_storage <= 8'd0;
7912       		mgmtsoc_litespimmap_re <= 1'd0;
7913       		mgmtsoc_master_cs_storage <= 1'd0;
7914       		mgmtsoc_master_cs_re <= 1'd0;
7915       		mgmtsoc_master_phyconfig_storage <= 24'd0;
7916       		mgmtsoc_master_phyconfig_re <= 1'd0;
7917       		mgmtsoc_master_status_re <= 1'd0;
7918       		mgmtsoc_master_tx_fifo_source_valid <= 1'd0;
7919       		mgmtsoc_master_tx_fifo_source_payload_data <= 32'd0;
7920       		mgmtsoc_master_tx_fifo_source_payload_len <= 6'd0;
7921       		mgmtsoc_master_tx_fifo_source_payload_width <= 4'd0;
7922       		mgmtsoc_master_tx_fifo_source_payload_mask <= 8'd0;
7923       		mgmtsoc_master_rx_fifo_source_valid <= 1'd0;
7924       		mgmtsoc_master_rx_fifo_source_payload_data <= 32'd0;
7925       		spi_clk <= 1'd0;
7926       		spi_cs_n <= 1'd0;
7927       		spi_mosi <= 1'd0;
7928       		spi_master_miso <= 8'd0;
7929       		spi_master_control_storage <= 16'd0;
7930       		spi_master_control_re <= 1'd0;
7931       		spi_master_status_re <= 1'd0;
7932       		spi_master_mosi_re <= 1'd0;
7933       		spi_master_miso_re <= 1'd0;
7934       		spi_master_cs_storage <= 17'd1;
7935       		spi_master_cs_re <= 1'd0;
7936       		spi_master_loopback_storage <= 1'd0;
7937       		spi_master_loopback_re <= 1'd0;
7938       		spi_master_count <= 3'd0;
7939       		spi_master_clk_divider1 <= 16'd0;
7940       		spi_master_mosi_data <= 8'd0;
7941       		spi_master_mosi_sel <= 3'd0;
7942       		spi_master_miso_data <= 8'd0;
7943       		spimaster_storage <= 16'd100;
7944       		spimaster_re <= 1'd0;
7945       		mprj_wb_iena_storage <= 1'd0;
7946       		mprj_wb_iena_re <= 1'd0;
7947       		sys_uart_tx <= 1'd1;
7948       		uart_phy_tx_tick <= 1'd0;
7949       		uart_phy_rx_tick <= 1'd0;
7950       		uart_phy_rx_rx_d <= 1'd0;
7951       		uart_txfull_re <= 1'd0;
7952       		uart_rxempty_re <= 1'd0;
7953       		uart_tx_pending <= 1'd0;
7954       		uart_tx_trigger_d <= 1'd0;
7955       		uart_rx_pending <= 1'd0;
7956       		uart_rx_trigger_d <= 1'd0;
7957       		uart_status_re <= 1'd0;
7958       		uart_pending_re <= 1'd0;
7959       		uart_pending_r <= 2'd0;
7960       		uart_enable_storage <= 2'd0;
7961       		uart_enable_re <= 1'd0;
7962       		uart_txempty_re <= 1'd0;
7963       		uart_rxfull_re <= 1'd0;
7964       		uart_tx_fifo_readable <= 1'd0;
7965       		uart_tx_fifo_level0 <= 5'd0;
7966       		uart_tx_fifo_produce <= 4'd0;
7967       		uart_tx_fifo_consume <= 4'd0;
7968       		uart_rx_fifo_readable <= 1'd0;
7969       		uart_rx_fifo_level0 <= 5'd0;
7970       		uart_rx_fifo_produce <= 4'd0;
7971       		uart_rx_fifo_consume <= 4'd0;
7972       		dbg_uart_dbg_uart_tx <= 1'd1;
7973       		dbg_uart_tx_tick <= 1'd0;
7974       		dbg_uart_rx_tick <= 1'd0;
7975       		dbg_uart_rx_rx_d <= 1'd0;
7976       		dbg_uart_incr <= 1'd0;
7977       		dbg_uart_count <= 20'd1000000;
7978       		debug_oeb_storage <= 1'd0;
7979       		debug_oeb_re <= 1'd0;
7980       		debug_mode_storage <= 1'd0;
7981       		debug_mode_re <= 1'd0;
7982       		uart_enabled_storage <= 1'd0;
7983       		uart_enabled_re <= 1'd0;
7984       		gpio_mode1_storage <= 1'd0;
7985       		gpio_mode1_re <= 1'd0;
7986       		gpio_mode0_storage <= 1'd0;
7987       		gpio_mode0_re <= 1'd0;
7988       		gpio_ien_storage <= 1'd0;
7989       		gpio_ien_re <= 1'd0;
7990       		gpio_oe_storage <= 1'd0;
7991       		gpio_oe_re <= 1'd0;
7992       		gpio_in_re <= 1'd0;
7993       		gpio_out_storage <= 1'd0;
7994       		gpio_out_re <= 1'd0;
7995       		la_ien_storage <= 128'd0;
7996       		la_ien_re <= 1'd0;
7997       		la_oe_storage <= 128'd0;
7998       		la_oe_re <= 1'd0;
7999       		la_in_re <= 1'd0;
8000       		la_out_storage <= 128'd0;
8001       		la_out_re <= 1'd0;
8002       		spi_enabled_storage <= 1'd0;
8003       		spi_enabled_re <= 1'd0;
8004       		user_irq_ena_storage <= 3'd0;
8005       		user_irq_ena_re <= 1'd0;
8006       		gpioin0_in_re <= 1'd0;
8007       		gpioin0_gpioin0_mode_storage <= 1'd0;
8008       		gpioin0_gpioin0_mode_re <= 1'd0;
8009       		gpioin0_gpioin0_edge_storage <= 1'd0;
8010       		gpioin0_gpioin0_edge_re <= 1'd0;
8011       		gpioin0_gpioin0_in_pads_n_d <= 1'd0;
8012       		gpioin0_gpioin0_pending <= 1'd0;
8013       		gpioin0_gpioin0_trigger_d <= 1'd0;
8014       		gpioin1_in_re <= 1'd0;
8015       		gpioin1_gpioin1_mode_storage <= 1'd0;
8016       		gpioin1_gpioin1_mode_re <= 1'd0;
8017       		gpioin1_gpioin1_edge_storage <= 1'd0;
8018       		gpioin1_gpioin1_edge_re <= 1'd0;
8019       		gpioin1_gpioin1_in_pads_n_d <= 1'd0;
8020       		gpioin1_gpioin1_pending <= 1'd0;
8021       		gpioin1_gpioin1_trigger_d <= 1'd0;
8022       		gpioin2_in_re <= 1'd0;
8023       		gpioin2_gpioin2_mode_storage <= 1'd0;
8024       		gpioin2_gpioin2_mode_re <= 1'd0;
8025       		gpioin2_gpioin2_edge_storage <= 1'd0;
8026       		gpioin2_gpioin2_edge_re <= 1'd0;
8027       		gpioin2_gpioin2_in_pads_n_d <= 1'd0;
8028       		gpioin2_gpioin2_pending <= 1'd0;
8029       		gpioin2_gpioin2_trigger_d <= 1'd0;
8030       		gpioin3_in_re <= 1'd0;
8031       		gpioin3_gpioin3_mode_storage <= 1'd0;
8032       		gpioin3_gpioin3_mode_re <= 1'd0;
8033       		gpioin3_gpioin3_edge_storage <= 1'd0;
8034       		gpioin3_gpioin3_edge_re <= 1'd0;
8035       		gpioin3_gpioin3_in_pads_n_d <= 1'd0;
8036       		gpioin3_gpioin3_pending <= 1'd0;
8037       		gpioin3_gpioin3_trigger_d <= 1'd0;
8038       		gpioin4_in_re <= 1'd0;
8039       		gpioin4_gpioin4_mode_storage <= 1'd0;
8040       		gpioin4_gpioin4_mode_re <= 1'd0;
8041       		gpioin4_gpioin4_edge_storage <= 1'd0;
8042       		gpioin4_gpioin4_edge_re <= 1'd0;
8043       		gpioin4_gpioin4_in_pads_n_d <= 1'd0;
8044       		gpioin4_gpioin4_pending <= 1'd0;
8045       		gpioin4_gpioin4_trigger_d <= 1'd0;
8046       		gpioin5_in_re <= 1'd0;
8047       		gpioin5_gpioin5_mode_storage <= 1'd0;
8048       		gpioin5_gpioin5_mode_re <= 1'd0;
8049       		gpioin5_gpioin5_edge_storage <= 1'd0;
8050       		gpioin5_gpioin5_edge_re <= 1'd0;
8051       		gpioin5_gpioin5_in_pads_n_d <= 1'd0;
8052       		gpioin5_gpioin5_pending <= 1'd0;
8053       		gpioin5_gpioin5_trigger_d <= 1'd0;
8054       		litespiphy_state <= 2'd0;
8055       		litespi_grant <= 1'd0;
8056       		litespi_state <= 4'd0;
8057       		spimaster_state <= 2'd0;
8058       		rs232phy_rs232phytx_state <= 1'd0;
8059       		rs232phy_rs232phyrx_state <= 1'd0;
8060       		uartwishbonebridge_rs232phytx_state <= 1'd0;
8061       		uartwishbonebridge_rs232phyrx_state <= 1'd0;
8062       		uartwishbonebridge_state <= 3'd0;
8063       		gpioin0_status_re <= 1'd0;
8064       		gpioin0_pending_re <= 1'd0;
8065       		gpioin0_pending_r <= 1'd0;
8066       		gpioin0_enable_storage <= 1'd0;
8067       		gpioin0_enable_re <= 1'd0;
8068       		gpioin1_status_re <= 1'd0;
8069       		gpioin1_pending_re <= 1'd0;
8070       		gpioin1_pending_r <= 1'd0;
8071       		gpioin1_enable_storage <= 1'd0;
8072       		gpioin1_enable_re <= 1'd0;
8073       		gpioin2_status_re <= 1'd0;
8074       		gpioin2_pending_re <= 1'd0;
8075       		gpioin2_pending_r <= 1'd0;
8076       		gpioin2_enable_storage <= 1'd0;
8077       		gpioin2_enable_re <= 1'd0;
8078       		gpioin3_status_re <= 1'd0;
8079       		gpioin3_pending_re <= 1'd0;
8080       		gpioin3_pending_r <= 1'd0;
8081       		gpioin3_enable_storage <= 1'd0;
8082       		gpioin3_enable_re <= 1'd0;
8083       		gpioin4_status_re <= 1'd0;
8084       		gpioin4_pending_re <= 1'd0;
8085       		gpioin4_pending_r <= 1'd0;
8086       		gpioin4_enable_storage <= 1'd0;
8087       		gpioin4_enable_re <= 1'd0;
8088       		gpioin5_status_re <= 1'd0;
8089       		gpioin5_pending_re <= 1'd0;
8090       		gpioin5_pending_r <= 1'd0;
8091       		gpioin5_enable_storage <= 1'd0;
8092       		gpioin5_enable_re <= 1'd0;
8093       		grant <= 2'd0;
8094       		slave_sel_r <= 7'd0;
8095       		count <= 20'd1000000;
8096       		state <= 1'd0;
8097       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8396       	if (uart_tx_fifo_wrport_we)
           	<font color = "green">-1-</font>             
8397       		storage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8402       	if (uart_tx_fifo_rdport_re)
           	<font color = "green">-1-</font>             
8403       		memdat_1 <= storage[uart_tx_fifo_rdport_adr];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8413       	if (uart_rx_fifo_wrport_we)
           	<font color = "green">-1-</font>             
8414       		storage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8419       	if (uart_rx_fifo_rdport_re)
           	<font color = "green">-1-</font>             
8420       		memdat_3 <= storage_1[uart_rx_fifo_rdport_adr];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
