// Seed: 969851915
module module_0 ();
  type_3 id_0 (
      .id_0(id_1),
      .id_1(1'd0),
      .id_2(),
      .id_3(id_2),
      .id_4(id_1),
      .id_5(1),
      .id_6()
  );
endmodule
module module_1 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    input reg id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    output id_9
);
  reg id_10 = ~id_6, id_11;
  logic id_12, id_13;
  assign id_10 = id_7;
  reg id_14 = id_11;
  assign id_10 = id_7;
  type_2 id_15 (
      .id_0(id_0),
      .id_1(1'd0),
      .id_2(id_13)
  );
  always @(1) begin
    #1;
    id_10 <= id_4;
    id_14 = 1;
    id_1 <= id_0;
  end
  logic id_16;
  genvar id_17, id_18;
  logic id_19;
  initial begin
    id_2 = 1;
  end
endmodule
