{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:02:03 2004 " "Info: Processing started: Wed Feb 25 23:02:03 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit --timing_analysis_only" {  } {  } 0 }
{  "Info" "ITDB_FULL_SLACK_RESULT" "UCLK memory lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 register cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 2.333 ns " "Info: Slack time is 2.333 ns for clock UCLK between source memory lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 and destination register cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "44.12 MHz 22.667 ns " "Info: Fmax is 44.12 MHz (period = 22.667 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.302 ns + Largest memory register " "Info: + Largest memory to register requirement is 24.302 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock UCLK is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock UCLK is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns + Largest " "Info: + Largest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK destination 2.760 ns + Shortest register " "Info: + Shortest clock path from clock UCLK to destination register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.711 ns) 2.760 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 2 REG LC_X16_Y6_N6 " "Info: 2: + IC(0.580 ns) + CELL(0.711 ns) = 2.760 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.291 ns" { UCLK cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.580 ns " "Info: Total interconnect delay = 0.580 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK source 2.771 ns - Longest memory " "Info: - Longest clock path from clock UCLK to source memory is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.722 ns) 2.771 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 2 MEM M4K_X13_Y6 " "Info: 2: + IC(0.580 ns) + CELL(0.722 ns) = 2.771 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.302 ns" { UCLK lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns " "Info: Total cell delay = 2.191 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.580 ns " "Info: Total interconnect delay = 0.580 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns - " "Info: - Micro clock to output delay of source is 0.650 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.969 ns - Longest memory register " "Info: - Longest memory to register delay is 21.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 1 MEM M4K_X13_Y6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|q_a\[2\] 2 MEM M4K_X13_Y6 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|q_a\[2\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "4.308 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.442 ns) 5.988 ns cpu:inst\|cpu_cu:I2\|TC_x\[1\]~42 3 COMB LC_X15_Y5_N7 " "Info: 3: + IC(1.238 ns) + CELL(0.442 ns) = 5.988 ns; Loc. = LC_X15_Y5_N7; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[1\]~42'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.680 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] cpu:inst|cpu_cu:I2|TC_x[1]~42 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 7.011 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~119 4 COMB LC_X15_Y5_N4 " "Info: 4: + IC(0.433 ns) + CELL(0.590 ns) = 7.011 ns; Loc. = LC_X15_Y5_N4; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~119'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.023 ns" { cpu:inst|cpu_cu:I2|TC_x[1]~42 cpu:inst|cpu_cu:I2|TC_x[0]~119 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.442 ns) 8.141 ns cpu:inst\|cpu_cu:I2\|C_store_x~24 5 COMB LC_X16_Y5_N1 " "Info: 5: + IC(0.688 ns) + CELL(0.442 ns) = 8.141 ns; Loc. = LC_X16_Y5_N1; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_store_x~24'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.130 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~24 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 65 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.292 ns) 9.609 ns cpu:inst\|cpu_oa:I4\|i~20 6 COMB LC_X18_Y5_N9 " "Info: 6: + IC(1.176 ns) + CELL(0.292 ns) = 9.609 ns; Loc. = LC_X18_Y5_N9; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~20'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.468 ns" { cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.292 ns) 10.366 ns cpu:inst\|cpu_oa:I4\|ndre_x~1 7 COMB LC_X18_Y5_N2 " "Info: 7: + IC(0.465 ns) + CELL(0.292 ns) = 10.366 ns; Loc. = LC_X18_Y5_N2; COMB Node = 'cpu:inst\|cpu_oa:I4\|ndre_x~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.757 ns" { cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.292 ns) 11.418 ns cpu:inst\|cpu_wd:I5\|i~18 8 COMB LC_X17_Y5_N5 " "Info: 8: + IC(0.760 ns) + CELL(0.292 ns) = 11.418 ns; Loc. = LC_X17_Y5_N5; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~18'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.052 ns" { cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.292 ns) 12.473 ns inout4reg:inst10\|i~113 9 COMB LC_X18_Y5_N7 " "Info: 9: + IC(0.763 ns) + CELL(0.292 ns) = 12.473 ns; Loc. = LC_X18_Y5_N7; COMB Node = 'inout4reg:inst10\|i~113'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.055 ns" { cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.114 ns) 13.900 ns inout4reg:inst10\|reg_data_out_x\[1\]~102 10 COMB LC_X18_Y7_N2 " "Info: 10: + IC(1.313 ns) + CELL(0.114 ns) = 13.900 ns; Loc. = LC_X18_Y7_N2; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~102'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.427 ns" { inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 14.633 ns inout4reg:inst10\|reg_data_out_x\[1\]~105 11 COMB LC_X18_Y7_N1 " "Info: 11: + IC(0.441 ns) + CELL(0.292 ns) = 14.633 ns; Loc. = LC_X18_Y7_N1; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~105'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.733 ns" { inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.114 ns) 15.447 ns ctrl8cpu:inst5\|Mux_16_rtl_245~1 12 COMB LC_X19_Y7_N1 " "Info: 12: + IC(0.700 ns) + CELL(0.114 ns) = 15.447 ns; Loc. = LC_X19_Y7_N1; COMB Node = 'ctrl8cpu:inst5\|Mux_16_rtl_245~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.814 ns" { inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.743 ns cpu:inst\|cpu_du:I3\|data_x\[1\]~517 13 COMB LC_X19_Y7_N2 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 15.743 ns; Loc. = LC_X19_Y7_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[1\]~517'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.423 ns) 17.412 ns cpu:inst\|cpu_du:I3\|add_129~1COUT0 14 COMB LC_X18_Y6_N1 " "Info: 14: + IC(1.246 ns) + CELL(0.423 ns) = 17.412 ns; Loc. = LC_X18_Y6_N1; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~1COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.669 ns" { cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 17.490 ns cpu:inst\|cpu_du:I3\|add_129~2COUT0 15 COMB LC_X18_Y6_N2 " "Info: 15: + IC(0.000 ns) + CELL(0.078 ns) = 17.490 ns; Loc. = LC_X18_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~2COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 17.568 ns cpu:inst\|cpu_du:I3\|add_129~3COUT0 16 COMB LC_X18_Y6_N3 " "Info: 16: + IC(0.000 ns) + CELL(0.078 ns) = 17.568 ns; Loc. = LC_X18_Y6_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~3COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 17.746 ns cpu:inst\|cpu_du:I3\|add_129~4COUT 17 COMB LC_X18_Y6_N4 " "Info: 17: + IC(0.000 ns) + CELL(0.178 ns) = 17.746 ns; Loc. = LC_X18_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~4COUT'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.178 ns" { cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 18.367 ns cpu:inst\|cpu_du:I3\|add_129~5 18 COMB LC_X18_Y6_N5 " "Info: 18: + IC(0.000 ns) + CELL(0.621 ns) = 18.367 ns; Loc. = LC_X18_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~5'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.621 ns" { cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.292 ns) 19.826 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0 19 COMB LC_X16_Y6_N4 " "Info: 19: + IC(1.167 ns) + CELL(0.292 ns) = 19.826 ns; Loc. = LC_X16_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.459 ns" { cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 20.280 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1 20 COMB LC_X16_Y6_N5 " "Info: 20: + IC(0.340 ns) + CELL(0.114 ns) = 20.280 ns; Loc. = LC_X16_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.454 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 20.812 ns rtl~15234 21 COMB LC_X16_Y6_N0 " "Info: 21: + IC(0.418 ns) + CELL(0.114 ns) = 20.812 ns; Loc. = LC_X16_Y6_N0; COMB Node = 'rtl~15234'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.532 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.108 ns rtl~2408 22 COMB LC_X16_Y6_N1 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 21.108 ns; Loc. = LC_X16_Y6_N1; COMB Node = 'rtl~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~15234 rtl~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.404 ns cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88 23 COMB LC_X16_Y6_N2 " "Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 21.404 ns; Loc. = LC_X16_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.115 ns) 21.969 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 24 REG LC_X16_Y6_N6 " "Info: 24: + IC(0.450 ns) + CELL(0.115 ns) = 21.969 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.565 ns" { cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.825 ns " "Info: Total cell delay = 9.825 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.144 ns " "Info: Total interconnect delay = 12.144 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "21.969 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] cpu:inst|cpu_cu:I2|TC_x[1]~42 cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "21.969 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] cpu:inst|cpu_cu:I2|TC_x[1]~42 cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TSU_RESULT" "cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] nRESET UCLK 17.673 ns register " "Info: tsu for register cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] (data pin = nRESET, clock pin = UCLK) is 17.673 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.396 ns + Longest pin register " "Info: + Longest pin to register delay is 20.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nRESET 1 PIN Pin_66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_66; PIN Node = 'nRESET'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { nRESET } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 104 -112 56 120 "nRESET" "" } { 304 640 800 320 "nRESET" "" } { 304 -64 96 320 "nRESET" "" } { 96 56 632 112 "nRESET" "" } { 512 680 840 528 "nRESET" "" } { 752 656 816 768 "nRESET" "" } { 840 -96 64 856 "nRESET" "" } { 560 -112 48 576 "nRESET" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.590 ns) 3.253 ns cpu:inst\|cpu_du:I3\|i~220 2 COMB LC_X17_Y9_N3 " "Info: 2: + IC(1.194 ns) + CELL(0.590 ns) = 3.253 ns; Loc. = LC_X17_Y9_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|i~220'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.784 ns" { nRESET cpu:inst|cpu_du:I3|i~220 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.590 ns) 4.543 ns cpu:inst\|cpu_du:I3\|i~85 3 COMB LC_X16_Y9_N3 " "Info: 3: + IC(0.700 ns) + CELL(0.590 ns) = 4.543 ns; Loc. = LC_X16_Y9_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|i~85'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.290 ns" { cpu:inst|cpu_du:I3|i~220 cpu:inst|cpu_du:I3|i~85 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.292 ns) 6.568 ns cpu:inst\|cpu_cu:I2\|C_store_x~24 4 COMB LC_X16_Y5_N1 " "Info: 4: + IC(1.733 ns) + CELL(0.292 ns) = 6.568 ns; Loc. = LC_X16_Y5_N1; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_store_x~24'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.025 ns" { cpu:inst|cpu_du:I3|i~85 cpu:inst|cpu_cu:I2|C_store_x~24 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 65 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.292 ns) 8.036 ns cpu:inst\|cpu_oa:I4\|i~20 5 COMB LC_X18_Y5_N9 " "Info: 5: + IC(1.176 ns) + CELL(0.292 ns) = 8.036 ns; Loc. = LC_X18_Y5_N9; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~20'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.468 ns" { cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.292 ns) 8.793 ns cpu:inst\|cpu_oa:I4\|ndre_x~1 6 COMB LC_X18_Y5_N2 " "Info: 6: + IC(0.465 ns) + CELL(0.292 ns) = 8.793 ns; Loc. = LC_X18_Y5_N2; COMB Node = 'cpu:inst\|cpu_oa:I4\|ndre_x~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.757 ns" { cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.292 ns) 9.845 ns cpu:inst\|cpu_wd:I5\|i~18 7 COMB LC_X17_Y5_N5 " "Info: 7: + IC(0.760 ns) + CELL(0.292 ns) = 9.845 ns; Loc. = LC_X17_Y5_N5; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~18'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.052 ns" { cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.292 ns) 10.900 ns inout4reg:inst10\|i~113 8 COMB LC_X18_Y5_N7 " "Info: 8: + IC(0.763 ns) + CELL(0.292 ns) = 10.900 ns; Loc. = LC_X18_Y5_N7; COMB Node = 'inout4reg:inst10\|i~113'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.055 ns" { cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.114 ns) 12.327 ns inout4reg:inst10\|reg_data_out_x\[1\]~102 9 COMB LC_X18_Y7_N2 " "Info: 9: + IC(1.313 ns) + CELL(0.114 ns) = 12.327 ns; Loc. = LC_X18_Y7_N2; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~102'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.427 ns" { inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 13.060 ns inout4reg:inst10\|reg_data_out_x\[1\]~105 10 COMB LC_X18_Y7_N1 " "Info: 10: + IC(0.441 ns) + CELL(0.292 ns) = 13.060 ns; Loc. = LC_X18_Y7_N1; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~105'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.733 ns" { inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.114 ns) 13.874 ns ctrl8cpu:inst5\|Mux_16_rtl_245~1 11 COMB LC_X19_Y7_N1 " "Info: 11: + IC(0.700 ns) + CELL(0.114 ns) = 13.874 ns; Loc. = LC_X19_Y7_N1; COMB Node = 'ctrl8cpu:inst5\|Mux_16_rtl_245~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.814 ns" { inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.170 ns cpu:inst\|cpu_du:I3\|data_x\[1\]~517 12 COMB LC_X19_Y7_N2 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 14.170 ns; Loc. = LC_X19_Y7_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[1\]~517'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.423 ns) 15.839 ns cpu:inst\|cpu_du:I3\|add_129~1COUT0 13 COMB LC_X18_Y6_N1 " "Info: 13: + IC(1.246 ns) + CELL(0.423 ns) = 15.839 ns; Loc. = LC_X18_Y6_N1; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~1COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.669 ns" { cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.917 ns cpu:inst\|cpu_du:I3\|add_129~2COUT0 14 COMB LC_X18_Y6_N2 " "Info: 14: + IC(0.000 ns) + CELL(0.078 ns) = 15.917 ns; Loc. = LC_X18_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~2COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.995 ns cpu:inst\|cpu_du:I3\|add_129~3COUT0 15 COMB LC_X18_Y6_N3 " "Info: 15: + IC(0.000 ns) + CELL(0.078 ns) = 15.995 ns; Loc. = LC_X18_Y6_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~3COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 16.173 ns cpu:inst\|cpu_du:I3\|add_129~4COUT 16 COMB LC_X18_Y6_N4 " "Info: 16: + IC(0.000 ns) + CELL(0.178 ns) = 16.173 ns; Loc. = LC_X18_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~4COUT'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.178 ns" { cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 16.794 ns cpu:inst\|cpu_du:I3\|add_129~5 17 COMB LC_X18_Y6_N5 " "Info: 17: + IC(0.000 ns) + CELL(0.621 ns) = 16.794 ns; Loc. = LC_X18_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~5'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.621 ns" { cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.292 ns) 18.253 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0 18 COMB LC_X16_Y6_N4 " "Info: 18: + IC(1.167 ns) + CELL(0.292 ns) = 18.253 ns; Loc. = LC_X16_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.459 ns" { cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 18.707 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1 19 COMB LC_X16_Y6_N5 " "Info: 19: + IC(0.340 ns) + CELL(0.114 ns) = 18.707 ns; Loc. = LC_X16_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.454 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 19.239 ns rtl~15234 20 COMB LC_X16_Y6_N0 " "Info: 20: + IC(0.418 ns) + CELL(0.114 ns) = 19.239 ns; Loc. = LC_X16_Y6_N0; COMB Node = 'rtl~15234'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.532 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.535 ns rtl~2408 21 COMB LC_X16_Y6_N1 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 19.535 ns; Loc. = LC_X16_Y6_N1; COMB Node = 'rtl~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~15234 rtl~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.831 ns cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88 22 COMB LC_X16_Y6_N2 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 19.831 ns; Loc. = LC_X16_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.115 ns) 20.396 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 23 REG LC_X16_Y6_N6 " "Info: 23: + IC(0.450 ns) + CELL(0.115 ns) = 20.396 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.565 ns" { cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.984 ns " "Info: Total cell delay = 6.984 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.412 ns " "Info: Total interconnect delay = 13.412 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "20.396 ns" { nRESET nRESET~out0 cpu:inst|cpu_du:I3|i~220 cpu:inst|cpu_du:I3|i~85 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK destination 2.760 ns - Shortest register " "Info: - Shortest clock path from clock UCLK to destination register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.711 ns) 2.760 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 2 REG LC_X16_Y6_N6 " "Info: 2: + IC(0.580 ns) + CELL(0.711 ns) = 2.760 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.291 ns" { UCLK cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.580 ns " "Info: Total interconnect delay = 0.580 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "20.396 ns" { nRESET nRESET~out0 cpu:inst|cpu_du:I3|i~220 cpu:inst|cpu_du:I3|i~85 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TCO_RESULT" "UCLK PORTA_OUT\[1\] inout4reg:inst10\|out_0reg\[1\]~reg0 8.029 ns register " "Info: tco from clock UCLK to destination pin PORTA_OUT\[1\] through register inout4reg:inst10\|out_0reg\[1\]~reg0 is 8.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK source 2.764 ns + Longest register " "Info: + Longest clock path from clock UCLK to source register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 2.764 ns inout4reg:inst10\|out_0reg\[1\]~reg0 2 REG LC_X20_Y9_N0 " "Info: 2: + IC(0.584 ns) + CELL(0.711 ns) = 2.764 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.295 ns" { UCLK inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns " "Info: Total interconnect delay = 0.584 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns + Longest register pin " "Info: + Longest register to pin delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inout4reg:inst10\|out_0reg\[1\]~reg0 1 REG LC_X20_Y9_N0 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(2.108 ns) 5.041 ns PORTA_OUT\[1\] 2 PIN Pin_90 " "Info: 2: + IC(2.933 ns) + CELL(2.108 ns) = 5.041 ns; Loc. = Pin_90; PIN Node = 'PORTA_OUT\[1\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "5.041 ns" { inout4reg:inst10|out_0reg[1]~reg0 PORTA_OUT[1] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 648 1256 1441 664 "PORTA_OUT\[7..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns " "Info: Total cell delay = 2.108 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns " "Info: Total interconnect delay = 2.933 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "5.041 ns" { inout4reg:inst10|out_0reg[1]~reg0 PORTA_OUT[1] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "5.041 ns" { inout4reg:inst10|out_0reg[1]~reg0 PORTA_OUT[1] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TH_RESULT" "inout4reg:inst10\|out_0reg\[1\]~reg0 nRESET UCLK -0.159 ns register " "Info: th for register inout4reg:inst10\|out_0reg\[1\]~reg0 (data pin = nRESET, clock pin = UCLK) is -0.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK destination 2.764 ns + Longest register " "Info: + Longest clock path from clock UCLK to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 2.764 ns inout4reg:inst10\|out_0reg\[1\]~reg0 2 REG LC_X20_Y9_N0 " "Info: 2: + IC(0.584 ns) + CELL(0.711 ns) = 2.764 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.295 ns" { UCLK inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns " "Info: Total interconnect delay = 0.584 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.938 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nRESET 1 PIN Pin_66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_66; PIN Node = 'nRESET'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { nRESET } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 104 -112 56 120 "nRESET" "" } { 304 640 800 320 "nRESET" "" } { 304 -64 96 320 "nRESET" "" } { 96 56 632 112 "nRESET" "" } { 512 680 840 528 "nRESET" "" } { 752 656 816 768 "nRESET" "" } { 840 -96 64 856 "nRESET" "" } { 560 -112 48 576 "nRESET" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.309 ns) 2.938 ns inout4reg:inst10\|out_0reg\[1\]~reg0 2 REG LC_X20_Y9_N0 " "Info: 2: + IC(1.160 ns) + CELL(0.309 ns) = 2.938 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.469 ns" { nRESET inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns " "Info: Total cell delay = 1.778 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns " "Info: Total interconnect delay = 1.160 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.938 ns" { nRESET nRESET~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.938 ns" { nRESET nRESET~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_MIN_TCO_RESULT" "UCLK PORTB_OUT\[5\] inout4reg:inst10\|out_1reg\[5\]~reg0 6.540 ns register " "Info: Minimum tco from clock UCLK to destination pin PORTB_OUT\[5\] through register inout4reg:inst10\|out_1reg\[5\]~reg0 is 6.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK source 2.762 ns + Shortest register " "Info: + Shortest clock path from clock UCLK to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.711 ns) 2.762 ns inout4reg:inst10\|out_1reg\[5\]~reg0 2 REG LC_X24_Y10_N5 " "Info: 2: + IC(0.582 ns) + CELL(0.711 ns) = 2.762 ns; Loc. = LC_X24_Y10_N5; REG Node = 'inout4reg:inst10\|out_1reg\[5\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.293 ns" { UCLK inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns " "Info: Total interconnect delay = 0.582 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.762 ns" { UCLK UCLK~out0 inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.554 ns + Shortest register pin " "Info: + Shortest register to pin delay is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inout4reg:inst10\|out_1reg\[5\]~reg0 1 REG LC_X24_Y10_N5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y10_N5; REG Node = 'inout4reg:inst10\|out_1reg\[5\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(2.124 ns) 3.554 ns PORTB_OUT\[5\] 2 PIN Pin_72 " "Info: 2: + IC(1.430 ns) + CELL(2.124 ns) = 3.554 ns; Loc. = Pin_72; PIN Node = 'PORTB_OUT\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "3.554 ns" { inout4reg:inst10|out_1reg[5]~reg0 PORTB_OUT[5] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 664 1256 1447 680 "PORTB_OUT\[7..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns " "Info: Total cell delay = 2.124 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.430 ns " "Info: Total interconnect delay = 1.430 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "3.554 ns" { inout4reg:inst10|out_1reg[5]~reg0 PORTB_OUT[5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.762 ns" { UCLK UCLK~out0 inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "3.554 ns" { inout4reg:inst10|out_1reg[5]~reg0 PORTB_OUT[5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:02:04 2004 " "Info: Processing ended: Wed Feb 25 23:02:04 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "Cpu8Bit.tan.rpt " "Info: Writing report file Cpu8Bit.tan.rpt" {  } {  } 0 }
