Analysis & Synthesis report for nmm
Tue Dec 12 14:34:06 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |nmm|controller:ctrl|as
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod5
 15. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod10
 16. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div11
 17. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div3
 21. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div10
 22. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod11
 27. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div4
 28. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod4
 29. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div5
 30. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod8
 31. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div9
 32. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod7
 33. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div8
 34. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod9
 35. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod6
 36. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div7
 37. Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div6
 38. Parameter Settings for Inferred Entity Instance: average:avg|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: average:avg|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: average:avg|lpm_divide:Div0
 41. lpm_mult Parameter Settings by Entity Instance
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 14:34:05 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; nmm                                             ;
; Top-level Entity Name              ; nmm                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,567                                           ;
;     Total combinational functions  ; 4,473                                           ;
;     Dedicated logic registers      ; 243                                             ;
; Total registers                    ; 243                                             ;
; Total pins                         ; 55                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; nmm                ; nmm                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 3      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+---------+
; nmm.bdf                          ; yes             ; User Block Diagram/Schematic File        ; H:/Data/Save/NMM - Cópia/nmm.bdf                                      ;         ;
; demux.vhd                        ; yes             ; Auto-Found VHDL File                     ; h:/data/save/demux/demux.vhd                                          ;         ;
; display.vhd                      ; yes             ; Auto-Found VHDL File                     ; h:/data/save/display/display.vhd                                      ;         ;
; controller.vhd                   ; yes             ; Auto-Found VHDL File                     ; h:/data/save/controller/controller.vhd                                ;         ;
; average.vhd                      ; yes             ; Auto-Found VHDL File                     ; h:/data/save/average/average.vhd                                      ;         ;
; clk_multiplier.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; h:/data/save/clk_multiplier/clk_multiplier.bdf                        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_ccm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_ccm.tdf                        ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_1nh.tdf                   ;         ;
; db/alt_u_div_m9f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_m9f.tdf                         ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/add_sub_7pc.tdf                           ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/add_sub_8pc.tdf                           ;         ;
; db/lpm_divide_sim.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_sim.tdf                        ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_klh.tdf                   ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_s6f.tdf                         ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_vim.tdf                        ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_nlh.tdf                   ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_27f.tdf                         ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_ocm.tdf                        ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_dnh.tdf                   ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_eaf.tdf                         ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_2jm.tdf                        ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_qlh.tdf                   ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_87f.tdf                         ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_5jm.tdf                        ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_tlh.tdf                   ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_e7f.tdf                         ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_fkm.tdf                        ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_7nh.tdf                   ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_2af.tdf                         ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_jkm.tdf                        ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_bnh.tdf                   ;         ;
; db/alt_u_div_aaf.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_aaf.tdf                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_gbt.tdf                  ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/mult_gbt.tdf                              ;         ;
; db/lpm_divide_akm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_akm.tdf                        ;         ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_2nh.tdf                   ;         ;
; db/alt_u_div_o9f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_o9f.tdf                         ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/lpm_divide_1jm.tdf                        ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/sign_div_unsign_plh.tdf                   ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction              ; H:/Data/Save/NMM - Cópia/db/alt_u_div_67f.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,567 ;
;                                             ;       ;
; Total combinational functions               ; 4473  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1239  ;
;     -- 3 input functions                    ; 1262  ;
;     -- <=2 input functions                  ; 1972  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3149  ;
;     -- arithmetic mode                      ; 1324  ;
;                                             ;       ;
; Total registers                             ; 243   ;
;     -- Dedicated logic registers            ; 243   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 55    ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Maximum fan-out node                        ; and2  ;
; Maximum fan-out                             ; 95    ;
; Total fan-out                               ; 13127 ;
; Average fan-out                             ; 2.72  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |nmm                                      ; 4473 (5)          ; 243 (1)      ; 0           ; 2            ; 0       ; 1         ; 55   ; 0            ; |nmm                                                                                                               ; work         ;
;    |average:avg|                          ; 515 (105)         ; 95 (95)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nmm|average:avg                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 137 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 137 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                     ; work         ;
;             |sign_div_unsign_plh:divider| ; 137 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                         ; work         ;
;                |alt_u_div_67f:divider|    ; 137 (137)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider   ; work         ;
;       |lpm_divide:Div1|                   ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div1                                                                                   ; work         ;
;          |lpm_divide_akm:auto_generated|  ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div1|lpm_divide_akm:auto_generated                                                     ; work         ;
;             |sign_div_unsign_2nh:divider| ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div1|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                         ; work         ;
;                |alt_u_div_o9f:divider|    ; 273 (273)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|average:avg|lpm_divide:Div1|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider   ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nmm|average:avg|lpm_mult:Mult0                                                                                    ; work         ;
;          |mult_gbt:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nmm|average:avg|lpm_mult:Mult0|mult_gbt:auto_generated                                                            ; work         ;
;    |clk_multiplier:clkm1|                 ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|clk_multiplier:clkm1                                                                                          ; work         ;
;    |clk_multiplier:clkm2|                 ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|clk_multiplier:clkm2                                                                                          ; work         ;
;    |clk_multiplier:clkm3|                 ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|clk_multiplier:clkm3                                                                                          ; work         ;
;    |controller:ctrl|                      ; 329 (329)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|controller:ctrl                                                                                               ; work         ;
;    |demux:inst1|                          ; 5 (5)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|demux:inst1                                                                                                   ; work         ;
;    |display:disp|                         ; 3569 (350)        ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp                                                                                                  ; work         ;
;       |lpm_divide:Div0|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                    ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; work         ;
;                |alt_u_div_27f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; work         ;
;       |lpm_divide:Div10|                  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div10                                                                                 ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div10|lpm_divide_vim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div10|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; work         ;
;                |alt_u_div_27f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div10|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; work         ;
;       |lpm_divide:Div11|                  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div11                                                                                 ; work         ;
;          |lpm_divide_sim:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div11|lpm_divide_sim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div11|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div11|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div1                                                                                  ; work         ;
;          |lpm_divide_sim:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div1|lpm_divide_sim:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_s6f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; work         ;
;       |lpm_divide:Div2|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div2                                                                                  ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div2|lpm_divide_vim:auto_generated                                                    ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; work         ;
;                |alt_u_div_27f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; work         ;
;       |lpm_divide:Div3|                   ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div3                                                                                  ; work         ;
;          |lpm_divide_sim:auto_generated|  ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div3|lpm_divide_sim:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_s6f:divider|    ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; work         ;
;       |lpm_divide:Div4|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div4                                                                                  ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div4|lpm_divide_vim:auto_generated                                                    ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; work         ;
;                |alt_u_div_27f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; work         ;
;       |lpm_divide:Div5|                   ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div5                                                                                  ; work         ;
;          |lpm_divide_sim:auto_generated|  ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div5|lpm_divide_sim:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div5|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_s6f:divider|    ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div5|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; work         ;
;       |lpm_divide:Div6|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div6                                                                                  ; work         ;
;          |lpm_divide_jkm:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div6|lpm_divide_jkm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bnh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div6|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                        ; work         ;
;                |alt_u_div_aaf:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div6|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider  ; work         ;
;       |lpm_divide:Div7|                   ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div7                                                                                  ; work         ;
;          |lpm_divide_fkm:auto_generated|  ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div7|lpm_divide_fkm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_7nh:divider| ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                        ; work         ;
;                |alt_u_div_2af:divider|    ; 191 (191)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider  ; work         ;
;       |lpm_divide:Div8|                   ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div8                                                                                  ; work         ;
;          |lpm_divide_5jm:auto_generated|  ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div8|lpm_divide_5jm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_tlh:divider| ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                        ; work         ;
;                |alt_u_div_e7f:divider|    ; 210 (210)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider  ; work         ;
;       |lpm_divide:Div9|                   ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div9                                                                                  ; work         ;
;          |lpm_divide_2jm:auto_generated|  ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div9|lpm_divide_2jm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_qlh:divider| ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                        ; work         ;
;                |alt_u_div_87f:divider|    ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_1nh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; work         ;
;                |alt_u_div_m9f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; work         ;
;       |lpm_divide:Mod10|                  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod10                                                                                 ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod10|lpm_divide_ccm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_1nh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                       ; work         ;
;                |alt_u_div_m9f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider ; work         ;
;       |lpm_divide:Mod11|                  ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod11                                                                                 ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod11|lpm_divide_ccm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_1nh:divider| ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod11|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                       ; work         ;
;                |alt_u_div_m9f:divider|    ; 136 (136)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod11|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod1                                                                                  ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod1|lpm_divide_ccm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_1nh:divider| ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; work         ;
;                |alt_u_div_m9f:divider|    ; 136 (136)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; work         ;
;       |lpm_divide:Mod2|                   ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod2                                                                                  ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod2|lpm_divide_ccm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_1nh:divider| ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod2|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; work         ;
;                |alt_u_div_m9f:divider|    ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod2|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; work         ;
;       |lpm_divide:Mod3|                   ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod3                                                                                  ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod3|lpm_divide_ccm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_1nh:divider| ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod3|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; work         ;
;                |alt_u_div_m9f:divider|    ; 135 (135)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod3|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; work         ;
;       |lpm_divide:Mod4|                   ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod4                                                                                  ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod4|lpm_divide_ccm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_1nh:divider| ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod4|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; work         ;
;                |alt_u_div_m9f:divider|    ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod4|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; work         ;
;       |lpm_divide:Mod5|                   ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod5                                                                                  ; work         ;
;          |lpm_divide_ccm:auto_generated|  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod5|lpm_divide_ccm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_1nh:divider| ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod5|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                        ; work         ;
;                |alt_u_div_m9f:divider|    ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod5|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider  ; work         ;
;       |lpm_divide:Mod6|                   ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod6                                                                                  ; work         ;
;          |lpm_divide_ocm:auto_generated|  ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod6|lpm_divide_ocm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_dnh:divider| ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod6|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; work         ;
;                |alt_u_div_eaf:divider|    ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod6|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; work         ;
;       |lpm_divide:Mod7|                   ; 264 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod7                                                                                  ; work         ;
;          |lpm_divide_ocm:auto_generated|  ; 264 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod7|lpm_divide_ocm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_dnh:divider| ; 264 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod7|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; work         ;
;                |alt_u_div_eaf:divider|    ; 264 (264)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod7|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; work         ;
;       |lpm_divide:Mod8|                   ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod8                                                                                  ; work         ;
;          |lpm_divide_ocm:auto_generated|  ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod8|lpm_divide_ocm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_dnh:divider| ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod8|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; work         ;
;                |alt_u_div_eaf:divider|    ; 304 (304)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod8|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; work         ;
;       |lpm_divide:Mod9|                   ; 373 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod9                                                                                  ; work         ;
;          |lpm_divide_ocm:auto_generated|  ; 373 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod9|lpm_divide_ocm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_dnh:divider| ; 373 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod9|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                        ; work         ;
;                |alt_u_div_eaf:divider|    ; 373 (373)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nmm|display:disp|lpm_divide:Mod9|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |nmm|controller:ctrl|as                               ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; as.S7 ; as.S6 ; as.S5 ; as.S4 ; as.S3 ; as.S2 ; as.S1 ; as.S0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; as.S0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; as.S1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; as.S2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; as.S3 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; as.S4 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; as.S5 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; as.S6 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; as.S7 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; display:disp|n[1]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[0]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[3]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[4]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[5]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[6]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[7]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[8]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[9]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|n[2]                                   ; display:disp|Mux8     ; yes                    ;
; display:disp|nn[15]                                 ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[14]                                 ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[13]                                 ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[12]                                 ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[11]                                 ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[10]                                 ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[9]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[8]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[7]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[6]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[5]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[4]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[3]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[2]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[1]                                  ; display:disp|Mux53    ; yes                    ;
; display:disp|nn[0]                                  ; display:disp|Mux53    ; yes                    ;
; controller:ctrl|ns.S2_1455                          ; controller:ctrl|as.S6 ; yes                    ;
; controller:ctrl|ns.S4_1439                          ; controller:ctrl|as.S6 ; yes                    ;
; controller:ctrl|ns.S6_1423                          ; controller:ctrl|as.S6 ; yes                    ;
; controller:ctrl|ns.S1_1463                          ; controller:ctrl|as.S6 ; yes                    ;
; controller:ctrl|ns.S3_1447                          ; controller:ctrl|as.S6 ; yes                    ;
; controller:ctrl|ns.S5_1431                          ; controller:ctrl|as.S6 ; yes                    ;
; controller:ctrl|trg                                 ; controller:ctrl|as.S5 ; yes                    ;
; Number of user-specified and inferred latches = 33  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; average:avg|delta_t[0]                ; Stuck at GND due to stuck port data_in ;
; controller:ctrl|as.S7                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 167   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nmm|controller:ctrl|dtm    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nmm|controller:ctrl|at[4]  ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nmm|controller:ctrl|mc[9]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |nmm|average:avg|average[9] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |nmm|display:disp|Mux71     ;
; 15:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; |nmm|display:disp|Mux19     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod10 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 10             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div11 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div10 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod11 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 10             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 16             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div9 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 16             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div8 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 16             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 16             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:disp|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                             ;
; LPM_WIDTHD             ; 14             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: average:avg|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: average:avg|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: average:avg|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                            ;
; LPM_WIDTHD             ; 3              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; average:avg|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                         ;
;     -- LPM_WIDTHB                     ; 8                          ;
;     -- LPM_WIDTHP                     ; 20                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 12 14:33:47 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nmm -c nmm
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file nmm.bdf
    Info (12023): Found entity 1: nmm
Info (12127): Elaborating entity "nmm" for the top level hierarchy
Warning (275083): Bus "dd0[7..0]" found using same base name as "dd", which might lead to a name conflict.
Warning (275083): Bus "dd1[7..0]" found using same base name as "dd", which might lead to a name conflict.
Warning (275083): Bus "dd2[7..0]" found using same base name as "dd", which might lead to a name conflict.
Warning (275083): Bus "dd3[7..0]" found using same base name as "dd", which might lead to a name conflict.
Warning (275083): Bus "dd4[7..0]" found using same base name as "dd", which might lead to a name conflict.
Warning (275083): Bus "dd5[7..0]" found using same base name as "dd", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "dd" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd[7..0]" to "dd7..0"
Warning (275080): Converted elements in bus name "dd0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd0[7..0]" to "dd07..0"
Warning (275080): Converted elements in bus name "dd1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd1[7..0]" to "dd17..0"
Warning (275080): Converted elements in bus name "dd2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd2[7..0]" to "dd27..0"
Warning (275080): Converted elements in bus name "dd3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd3[7..0]" to "dd37..0"
Warning (275080): Converted elements in bus name "dd4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd4[7..0]" to "dd47..0"
Warning (275080): Converted elements in bus name "dd5" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "dd5[7..0]" to "dd57..0"
Warning (275011): Block or symbol "NOR2" of instance "nor1" overlaps another block or symbol
Warning (275002): No superset bus at connection
Warning (275002): No superset bus at connection
Warning (275008): Primitive "OR2" of instance "or1" not used
Warning (275008): Primitive "OR2" of instance "or2" not used
Warning (275008): Primitive "OR2" of instance "or3" not used
Warning (12125): Using design file /data/save/demux/demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: demux-demux_arch
    Info (12023): Found entity 1: demux
Info (12128): Elaborating entity "demux" for hierarchy "demux:inst1"
Warning (12125): Using design file /data/save/display/display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: display-display_arch
    Info (12023): Found entity 1: display
Info (12128): Elaborating entity "display" for hierarchy "display:disp"
Warning (10492): VHDL Process Statement warning at display.vhd(63): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(66): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(69): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(83): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(86): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(89): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(143): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(146): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(149): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(152): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(155): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(158): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(167): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(170): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(173): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(176): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(179): signal "dnn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(195): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(198): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display.vhd(201): signal "dn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at display.vhd(33): inferring latch(es) for signal or variable "n", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at display.vhd(33): inferring latch(es) for signal or variable "nn", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nn[0]" at display.vhd(33)
Info (10041): Inferred latch for "nn[1]" at display.vhd(33)
Info (10041): Inferred latch for "nn[2]" at display.vhd(33)
Info (10041): Inferred latch for "nn[3]" at display.vhd(33)
Info (10041): Inferred latch for "nn[4]" at display.vhd(33)
Info (10041): Inferred latch for "nn[5]" at display.vhd(33)
Info (10041): Inferred latch for "nn[6]" at display.vhd(33)
Info (10041): Inferred latch for "nn[7]" at display.vhd(33)
Info (10041): Inferred latch for "nn[8]" at display.vhd(33)
Info (10041): Inferred latch for "nn[9]" at display.vhd(33)
Info (10041): Inferred latch for "nn[10]" at display.vhd(33)
Info (10041): Inferred latch for "nn[11]" at display.vhd(33)
Info (10041): Inferred latch for "nn[12]" at display.vhd(33)
Info (10041): Inferred latch for "nn[13]" at display.vhd(33)
Info (10041): Inferred latch for "nn[14]" at display.vhd(33)
Info (10041): Inferred latch for "nn[15]" at display.vhd(33)
Info (10041): Inferred latch for "n[0]" at display.vhd(33)
Info (10041): Inferred latch for "n[1]" at display.vhd(33)
Info (10041): Inferred latch for "n[2]" at display.vhd(33)
Info (10041): Inferred latch for "n[3]" at display.vhd(33)
Info (10041): Inferred latch for "n[4]" at display.vhd(33)
Info (10041): Inferred latch for "n[5]" at display.vhd(33)
Info (10041): Inferred latch for "n[6]" at display.vhd(33)
Info (10041): Inferred latch for "n[7]" at display.vhd(33)
Info (10041): Inferred latch for "n[8]" at display.vhd(33)
Info (10041): Inferred latch for "n[9]" at display.vhd(33)
Warning (12125): Using design file /data/save/controller/controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: controller-ctrl_arch
    Info (12023): Found entity 1: controller
Info (12128): Elaborating entity "controller" for hierarchy "controller:ctrl"
Warning (10492): VHDL Process Statement warning at controller.vhd(51): signal "bx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(111): signal "bx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(171): signal "bx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(193): signal "at" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(193): signal "t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(199): signal "bx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(43): inferring latch(es) for signal or variable "ns", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(43): inferring latch(es) for signal or variable "trg", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "trg" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S7" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S6" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S5" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S4" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S3" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S2" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S1" at controller.vhd(43)
Info (10041): Inferred latch for "ns.S0" at controller.vhd(43)
Warning (12125): Using design file /data/save/average/average.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: average-avg_arch
    Info (12023): Found entity 1: average
Info (12128): Elaborating entity "average" for hierarchy "average:avg"
Warning (12125): Using design file /data/save/clk_multiplier/clk_multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_multiplier
Info (12128): Elaborating entity "clk_multiplier" for hierarchy "clk_multiplier:clkm3"
Info (278001): Inferred 27 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:disp|Div6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "average:avg|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "average:avg|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "average:avg|Div0"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf
    Info (12023): Found entity 1: lpm_divide_ccm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf
    Info (12023): Found entity 1: alt_u_div_m9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Mod10"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Mod10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Div11"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Div11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Div10"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Div10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Mod8"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Mod8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Div9"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Mod7"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Mod7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Div8"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Div8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Mod9"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Mod9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Mod6"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Mod6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Div7"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af
Info (12130): Elaborated megafunction instantiation "display:disp|lpm_divide:Div6"
Info (12133): Instantiated megafunction "display:disp|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf
Info (12130): Elaborated megafunction instantiation "average:avg|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "average:avg|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf
    Info (12023): Found entity 1: mult_gbt
Info (12130): Elaborated megafunction instantiation "average:avg|lpm_divide:Div1"
Info (12133): Instantiated megafunction "average:avg|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12130): Elaborated megafunction instantiation "average:avg|lpm_divide:Div0"
Info (12133): Instantiated megafunction "average:avg|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Warning (13012): Latch display:disp|n[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|n[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[1]
Warning (13012): Latch display:disp|nn[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Warning (13012): Latch display:disp|nn[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display:disp|ds[5]
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4666 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 4609 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 560 megabytes
    Info: Processing ended: Tue Dec 12 14:34:06 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:16


