// Seed: 2792029049
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      1, 1, 1'b0 & 1, id_1 % id_2 - id_2 + -1, -1
  );
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri id_2,
    input supply0 id_3
);
  uwire id_5 = id_1 - 1, id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    output wand id_4,
    input uwire id_5,
    output wire id_6,
    input logic id_7
);
  id_9(
      .id_0()
  );
  always begin : LABEL_0
    if (1);
    else;
  end
  parameter id_10 = -1;
  reg  id_11;
  tri0 id_12 = -1;
  parameter id_13 = -1;
  wire id_14;
  final id_11 <= id_7;
  bit id_15, id_16;
  id_17(
      .id_0(id_3),
      .id_1(1),
      .id_2(-1),
      .id_3(-1),
      .id_4(-1),
      .id_5(-1),
      .id_6(id_3),
      .id_7(),
      .id_8(1)
  );
  assign id_15 = id_11;
  module_0 modCall_1 (
      id_13,
      id_14
  );
  assign modCall_1.id_1 = 0;
  assign id_12 = 1;
  initial id_6 = -1 - -1;
  wire id_18;
endmodule
