{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 21:55:15 2014 " "Info: Processing started: Sun Nov 09 21:55:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl03 -c pbl03 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pbl03 -c pbl03" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EquacaoFFA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EquacaoFFA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EquacaoFFA " "Info: Found entity 1: EquacaoFFA" {  } { { "EquacaoFFA.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EquacaoFFB.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EquacaoFFB.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EquacaoFFB " "Info: Found entity 1: EquacaoFFB" {  } { { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EquacaoFFC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EquacaoFFC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EquacaoFFC " "Info: Found entity 1: EquacaoFFC" {  } { { "EquacaoFFC.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EquacaoFFD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EquacaoFFD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EquacaoFFD " "Info: Found entity 1: EquacaoFFD" {  } { { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MaquinaCedulas.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MaquinaCedulas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaCedulas " "Info: Found entity 1: MaquinaCedulas" {  } { { "MaquinaCedulas.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SaidaZ1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SaidaZ1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaidaZ1 " "Info: Found entity 1: SaidaZ1" {  } { { "SaidaZ1.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/SaidaZ1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SaidaZ0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SaidaZ0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaidaZ0 " "Info: Found entity 1: SaidaZ0" {  } { { "SaidaZ0.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/SaidaZ0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MaquinaSecagem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MaquinaSecagem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaSecagem " "Info: Found entity 1: MaquinaSecagem" {  } { { "MaquinaSecagem.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaSecagem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl03.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pbl03.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pbl03 " "Info: Found entity 1: pbl03" {  } { { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorBCD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorBCD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBCD " "Info: Found entity 1: DecodificadorBCD" {  } { { "DecodificadorBCD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/DecodificadorBCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux D:/Trabalhos uefs/PBL02,03/PBL03/Mux.bdf " "Warning: Entity \"Mux\" obtained from \"D:/Trabalhos uefs/PBL02,03/PBL03/Mux.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Info: Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador2x8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decodificador2x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador2x8 " "Info: Found entity 1: Decodificador2x8" {  } { { "Decodificador2x8.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Decodificador2x8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador2x8Soma.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decodificador2x8Soma.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador2x8Soma " "Info: Found entity 1: Decodificador2x8Soma" {  } { { "Decodificador2x8Soma.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Decodificador2x8Soma.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dividor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Dividor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dividor " "Info: Found entity 1: Dividor" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodFuncDisplay.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodFuncDisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodFuncDisplay " "Info: Found entity 1: DecodFuncDisplay" {  } { { "DecodFuncDisplay.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/DecodFuncDisplay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl03 " "Info: Elaborating entity \"pbl03\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBCD DecodificadorBCD:inst2 " "Info: Elaborating entity \"DecodificadorBCD\" for hierarchy \"DecodificadorBCD:inst2\"" {  } { { "pbl03.bdf" "inst2" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 608 736 832 768 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:inst14 " "Info: Elaborating entity \"Mux\" for hierarchy \"Mux:inst14\"" {  } { { "pbl03.bdf" "inst14" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 496 408 760 592 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador2x8 Decodificador2x8:inst8 " "Info: Elaborating entity \"Decodificador2x8\" for hierarchy \"Decodificador2x8:inst8\"" {  } { { "pbl03.bdf" "inst8" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 256 264 456 352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador2x8Soma Decodificador2x8Soma:inst9 " "Info: Elaborating entity \"Decodificador2x8Soma\" for hierarchy \"Decodificador2x8Soma:inst9\"" {  } { { "pbl03.bdf" "inst9" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 200 544 672 296 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaCedulas MaquinaCedulas:inst " "Info: Elaborating entity \"MaquinaCedulas\" for hierarchy \"MaquinaCedulas:inst\"" {  } { { "pbl03.bdf" "inst" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { -48 512 608 112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaZ1 MaquinaCedulas:inst\|SaidaZ1:inst5 " "Info: Elaborating entity \"SaidaZ1\" for hierarchy \"MaquinaCedulas:inst\|SaidaZ1:inst5\"" {  } { { "MaquinaCedulas.bdf" "inst5" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { { 136 1152 1248 264 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EquacaoFFB MaquinaCedulas:inst\|EquacaoFFB:inst1 " "Info: Elaborating entity \"EquacaoFFB\" for hierarchy \"MaquinaCedulas:inst\|EquacaoFFB:inst1\"" {  } { { "MaquinaCedulas.bdf" "inst1" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { { 168 488 608 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EquacaoFFD MaquinaCedulas:inst\|EquacaoFFD:inst3 " "Info: Elaborating entity \"EquacaoFFD\" for hierarchy \"MaquinaCedulas:inst\|EquacaoFFD:inst3\"" {  } { { "MaquinaCedulas.bdf" "inst3" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { { 168 912 1032 328 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EquacaoFFC MaquinaCedulas:inst\|EquacaoFFC:inst2 " "Info: Elaborating entity \"EquacaoFFC\" for hierarchy \"MaquinaCedulas:inst\|EquacaoFFC:inst2\"" {  } { { "MaquinaCedulas.bdf" "inst2" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { { 168 712 832 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EquacaoFFA MaquinaCedulas:inst\|EquacaoFFA:inst " "Info: Elaborating entity \"EquacaoFFA\" for hierarchy \"MaquinaCedulas:inst\|EquacaoFFA:inst\"" {  } { { "MaquinaCedulas.bdf" "inst" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { { 168 248 368 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaZ0 MaquinaCedulas:inst\|SaidaZ0:inst4 " "Info: Elaborating entity \"SaidaZ0\" for hierarchy \"MaquinaCedulas:inst\|SaidaZ0:inst4\"" {  } { { "MaquinaCedulas.bdf" "inst4" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/MaquinaCedulas.bdf" { { 344 1152 1248 472 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst13 " "Info: Elaborating entity \"Contador\" for hierarchy \"Contador:inst13\"" {  } { { "pbl03.bdf" "inst13" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 440 280 376 536 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dividor Dividor:inst12 " "Info: Elaborating entity \"Dividor\" for hierarchy \"Dividor:inst12\"" {  } { { "pbl03.bdf" "inst12" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 440 112 264 536 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodFuncDisplay DecodFuncDisplay:inst15 " "Info: Elaborating entity \"DecodFuncDisplay\" for hierarchy \"DecodFuncDisplay:inst15\"" {  } { { "pbl03.bdf" "inst15" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 600 272 368 728 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaSecagem MaquinaSecagem:inst4 " "Info: Elaborating entity \"MaquinaSecagem\" for hierarchy \"MaquinaSecagem:inst4\"" {  } { { "pbl03.bdf" "inst4" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { -48 1040 1160 80 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20 MaquinaSecagem:inst4\|inst1 " "Warning: Converted the fan-out from the tri-state buffer \"inst20\" to the node \"MaquinaSecagem:inst4\|inst1\" into an OR gate" {  } { { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 48 944 992 80 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Info: Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Info: Implemented 50 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 21:55:18 2014 " "Info: Processing ended: Sun Nov 09 21:55:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 21:55:19 2014 " "Info: Processing started: Sun Nov 09 21:55:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl03 -c pbl03 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl03 -c pbl03" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl03 EP1K100QC208-3 " "Info: Selected device EP1K100QC208-3 for design \"pbl03\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Sun Nov 09 2014 21:55:19 " "Info: Started fitting attempt 1 on Sun Nov 09 2014 at 21:55:19" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 21:55:24 2014 " "Info: Processing ended: Sun Nov 09 21:55:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 21:55:26 2014 " "Info: Processing started: Sun Nov 09 21:55:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl03 -c pbl03 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl03 -c pbl03" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 21:55:27 2014 " "Info: Processing ended: Sun Nov 09 21:55:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 21:55:28 2014 " "Info: Processing started: Sun Nov 09 21:55:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pbl03 -c pbl03 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pbl03 -c pbl03" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 24 64 80 192 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKDip " "Info: Assuming node \"CLKDip\" is an undefined clock" {  } { { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 184 192 360 200 "CLKDip" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKDip" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Controle " "Info: Assuming node \"Controle\" is an undefined clock" {  } { { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 120 192 360 136 "Controle" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst8 " "Info: Detected ripple clock \"Dividor:inst11\|inst8\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst9 " "Info: Detected ripple clock \"Dividor:inst11\|inst9\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst10 " "Info: Detected ripple clock \"Dividor:inst11\|inst10\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst11 " "Info: Detected ripple clock \"Dividor:inst11\|inst11\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst12 " "Info: Detected ripple clock \"Dividor:inst11\|inst12\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst13 " "Info: Detected ripple clock \"Dividor:inst11\|inst13\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst14 " "Info: Detected ripple clock \"Dividor:inst11\|inst14\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst11\|inst15 " "Info: Detected ripple clock \"Dividor:inst11\|inst15\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst11\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst8 " "Info: Detected ripple clock \"Dividor:inst12\|inst8\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst9 " "Info: Detected ripple clock \"Dividor:inst12\|inst9\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst10 " "Info: Detected ripple clock \"Dividor:inst12\|inst10\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst11 " "Info: Detected ripple clock \"Dividor:inst12\|inst11\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst12 " "Info: Detected ripple clock \"Dividor:inst12\|inst12\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst13 " "Info: Detected ripple clock \"Dividor:inst12\|inst13\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst14 " "Info: Detected ripple clock \"Dividor:inst12\|inst14\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Dividor:inst12\|inst15 " "Info: Detected ripple clock \"Dividor:inst12\|inst15\" as buffer" {  } { { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dividor:inst12\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register Contador:inst13\|inst8 Contador:inst13\|inst8 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source register \"Contador:inst13\|inst8\" and destination register \"Contador:inst13\|inst8\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Contador:inst13\|inst8 1 REG LC5_B51 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B51; Fanout = 8; REG Node = 'Contador:inst13\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador:inst13|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns Contador:inst13\|inst8 2 REG LC5_B51 8 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC5_B51; Fanout = 8; REG Node = 'Contador:inst13\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Contador:inst13|inst8 Contador:inst13|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Contador:inst13|inst8 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { Contador:inst13|inst8 {} Contador:inst13|inst8 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 58.100 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 58.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 24 64 80 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Dividor:inst11\|inst8 2 REG LC1_C6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_C6; Fanout = 2; REG Node = 'Dividor:inst11\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK Dividor:inst11|inst8 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns Dividor:inst11\|inst9 3 REG LC1_C2 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_C2; Fanout = 2; REG Node = 'Dividor:inst11\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst8 Dividor:inst11|inst9 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 8.800 ns Dividor:inst11\|inst10 4 REG LC1_C1 2 " "Info: 4: + IC(1.800 ns) + CELL(1.100 ns) = 8.800 ns; Loc. = LC1_C1; Fanout = 2; REG Node = 'Dividor:inst11\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst9 Dividor:inst11|inst10 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 12.500 ns Dividor:inst11\|inst11 5 REG LC1_C26 2 " "Info: 5: + IC(2.600 ns) + CELL(1.100 ns) = 12.500 ns; Loc. = LC1_C26; Fanout = 2; REG Node = 'Dividor:inst11\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Dividor:inst11|inst10 Dividor:inst11|inst11 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 15.500 ns Dividor:inst11\|inst12 6 REG LC1_C51 2 " "Info: 6: + IC(1.900 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_C51; Fanout = 2; REG Node = 'Dividor:inst11\|inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Dividor:inst11|inst11 Dividor:inst11|inst12 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.400 ns Dividor:inst11\|inst13 7 REG LC1_C45 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 18.400 ns; Loc. = LC1_C45; Fanout = 2; REG Node = 'Dividor:inst11\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst12 Dividor:inst11|inst13 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 23.200 ns Dividor:inst11\|inst14 8 REG LC1_E42 2 " "Info: 8: + IC(3.700 ns) + CELL(1.100 ns) = 23.200 ns; Loc. = LC1_E42; Fanout = 2; REG Node = 'Dividor:inst11\|inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Dividor:inst11|inst13 Dividor:inst11|inst14 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 26.100 ns Dividor:inst11\|inst15 9 REG LC1_E36 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 26.100 ns; Loc. = LC1_E36; Fanout = 2; REG Node = 'Dividor:inst11\|inst15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst14 Dividor:inst11|inst15 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 28.900 ns Dividor:inst12\|inst8 10 REG LC1_E34 2 " "Info: 10: + IC(1.700 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC1_E34; Fanout = 2; REG Node = 'Dividor:inst12\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Dividor:inst11|inst15 Dividor:inst12|inst8 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.700 ns Dividor:inst12\|inst9 11 REG LC1_E30 2 " "Info: 11: + IC(1.700 ns) + CELL(1.100 ns) = 31.700 ns; Loc. = LC1_E30; Fanout = 2; REG Node = 'Dividor:inst12\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Dividor:inst12|inst8 Dividor:inst12|inst9 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 36.400 ns Dividor:inst12\|inst10 12 REG LC1_A27 2 " "Info: 12: + IC(3.600 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_A27; Fanout = 2; REG Node = 'Dividor:inst12\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Dividor:inst12|inst9 Dividor:inst12|inst10 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 39.500 ns Dividor:inst12\|inst11 13 REG LC1_A36 2 " "Info: 13: + IC(2.000 ns) + CELL(1.100 ns) = 39.500 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'Dividor:inst12\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Dividor:inst12|inst10 Dividor:inst12|inst11 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 42.400 ns Dividor:inst12\|inst12 14 REG LC1_A43 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 42.400 ns; Loc. = LC1_A43; Fanout = 2; REG Node = 'Dividor:inst12\|inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst12|inst11 Dividor:inst12|inst12 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 45.300 ns Dividor:inst12\|inst13 15 REG LC1_A46 2 " "Info: 15: + IC(1.800 ns) + CELL(1.100 ns) = 45.300 ns; Loc. = LC1_A46; Fanout = 2; REG Node = 'Dividor:inst12\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst12|inst12 Dividor:inst12|inst13 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 49.000 ns Dividor:inst12\|inst14 16 REG LC1_A6 2 " "Info: 16: + IC(2.600 ns) + CELL(1.100 ns) = 49.000 ns; Loc. = LC1_A6; Fanout = 2; REG Node = 'Dividor:inst12\|inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Dividor:inst12|inst13 Dividor:inst12|inst14 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 52.500 ns Dividor:inst12\|inst15 17 REG LC1_A25 3 " "Info: 17: + IC(2.400 ns) + CELL(1.100 ns) = 52.500 ns; Loc. = LC1_A25; Fanout = 3; REG Node = 'Dividor:inst12\|inst15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Dividor:inst12|inst14 Dividor:inst12|inst15 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(0.000 ns) 58.100 ns Contador:inst13\|inst8 18 REG LC5_B51 8 " "Info: 18: + IC(5.600 ns) + CELL(0.000 ns) = 58.100 ns; Loc. = LC5_B51; Fanout = 8; REG Node = 'Contador:inst13\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 31.15 % ) " "Info: Total cell delay = 18.100 ns ( 31.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.000 ns ( 68.85 % ) " "Info: Total interconnect delay = 40.000 ns ( 68.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.100 ns" { CLK Dividor:inst11|inst8 Dividor:inst11|inst9 Dividor:inst11|inst10 Dividor:inst11|inst11 Dividor:inst11|inst12 Dividor:inst11|inst13 Dividor:inst11|inst14 Dividor:inst11|inst15 Dividor:inst12|inst8 Dividor:inst12|inst9 Dividor:inst12|inst10 Dividor:inst12|inst11 Dividor:inst12|inst12 Dividor:inst12|inst13 Dividor:inst12|inst14 Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.100 ns" { CLK {} CLK~out {} Dividor:inst11|inst8 {} Dividor:inst11|inst9 {} Dividor:inst11|inst10 {} Dividor:inst11|inst11 {} Dividor:inst11|inst12 {} Dividor:inst11|inst13 {} Dividor:inst11|inst14 {} Dividor:inst11|inst15 {} Dividor:inst12|inst8 {} Dividor:inst12|inst9 {} Dividor:inst12|inst10 {} Dividor:inst12|inst11 {} Dividor:inst12|inst12 {} Dividor:inst12|inst13 {} Dividor:inst12|inst14 {} Dividor:inst12|inst15 {} Contador:inst13|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.800ns 2.600ns 1.900ns 1.800ns 3.700ns 1.800ns 1.700ns 1.700ns 3.600ns 2.000ns 1.800ns 1.800ns 2.600ns 2.400ns 5.600ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 58.100 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 58.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 24 64 80 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Dividor:inst11\|inst8 2 REG LC1_C6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_C6; Fanout = 2; REG Node = 'Dividor:inst11\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK Dividor:inst11|inst8 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns Dividor:inst11\|inst9 3 REG LC1_C2 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_C2; Fanout = 2; REG Node = 'Dividor:inst11\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst8 Dividor:inst11|inst9 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 8.800 ns Dividor:inst11\|inst10 4 REG LC1_C1 2 " "Info: 4: + IC(1.800 ns) + CELL(1.100 ns) = 8.800 ns; Loc. = LC1_C1; Fanout = 2; REG Node = 'Dividor:inst11\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst9 Dividor:inst11|inst10 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 12.500 ns Dividor:inst11\|inst11 5 REG LC1_C26 2 " "Info: 5: + IC(2.600 ns) + CELL(1.100 ns) = 12.500 ns; Loc. = LC1_C26; Fanout = 2; REG Node = 'Dividor:inst11\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Dividor:inst11|inst10 Dividor:inst11|inst11 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 15.500 ns Dividor:inst11\|inst12 6 REG LC1_C51 2 " "Info: 6: + IC(1.900 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_C51; Fanout = 2; REG Node = 'Dividor:inst11\|inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Dividor:inst11|inst11 Dividor:inst11|inst12 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.400 ns Dividor:inst11\|inst13 7 REG LC1_C45 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 18.400 ns; Loc. = LC1_C45; Fanout = 2; REG Node = 'Dividor:inst11\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst12 Dividor:inst11|inst13 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 23.200 ns Dividor:inst11\|inst14 8 REG LC1_E42 2 " "Info: 8: + IC(3.700 ns) + CELL(1.100 ns) = 23.200 ns; Loc. = LC1_E42; Fanout = 2; REG Node = 'Dividor:inst11\|inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Dividor:inst11|inst13 Dividor:inst11|inst14 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 26.100 ns Dividor:inst11\|inst15 9 REG LC1_E36 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 26.100 ns; Loc. = LC1_E36; Fanout = 2; REG Node = 'Dividor:inst11\|inst15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst14 Dividor:inst11|inst15 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 28.900 ns Dividor:inst12\|inst8 10 REG LC1_E34 2 " "Info: 10: + IC(1.700 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC1_E34; Fanout = 2; REG Node = 'Dividor:inst12\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Dividor:inst11|inst15 Dividor:inst12|inst8 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.700 ns Dividor:inst12\|inst9 11 REG LC1_E30 2 " "Info: 11: + IC(1.700 ns) + CELL(1.100 ns) = 31.700 ns; Loc. = LC1_E30; Fanout = 2; REG Node = 'Dividor:inst12\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Dividor:inst12|inst8 Dividor:inst12|inst9 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 36.400 ns Dividor:inst12\|inst10 12 REG LC1_A27 2 " "Info: 12: + IC(3.600 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_A27; Fanout = 2; REG Node = 'Dividor:inst12\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Dividor:inst12|inst9 Dividor:inst12|inst10 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 39.500 ns Dividor:inst12\|inst11 13 REG LC1_A36 2 " "Info: 13: + IC(2.000 ns) + CELL(1.100 ns) = 39.500 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'Dividor:inst12\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Dividor:inst12|inst10 Dividor:inst12|inst11 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 42.400 ns Dividor:inst12\|inst12 14 REG LC1_A43 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 42.400 ns; Loc. = LC1_A43; Fanout = 2; REG Node = 'Dividor:inst12\|inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst12|inst11 Dividor:inst12|inst12 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 45.300 ns Dividor:inst12\|inst13 15 REG LC1_A46 2 " "Info: 15: + IC(1.800 ns) + CELL(1.100 ns) = 45.300 ns; Loc. = LC1_A46; Fanout = 2; REG Node = 'Dividor:inst12\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst12|inst12 Dividor:inst12|inst13 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 49.000 ns Dividor:inst12\|inst14 16 REG LC1_A6 2 " "Info: 16: + IC(2.600 ns) + CELL(1.100 ns) = 49.000 ns; Loc. = LC1_A6; Fanout = 2; REG Node = 'Dividor:inst12\|inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Dividor:inst12|inst13 Dividor:inst12|inst14 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 52.500 ns Dividor:inst12\|inst15 17 REG LC1_A25 3 " "Info: 17: + IC(2.400 ns) + CELL(1.100 ns) = 52.500 ns; Loc. = LC1_A25; Fanout = 3; REG Node = 'Dividor:inst12\|inst15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Dividor:inst12|inst14 Dividor:inst12|inst15 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(0.000 ns) 58.100 ns Contador:inst13\|inst8 18 REG LC5_B51 8 " "Info: 18: + IC(5.600 ns) + CELL(0.000 ns) = 58.100 ns; Loc. = LC5_B51; Fanout = 8; REG Node = 'Contador:inst13\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 31.15 % ) " "Info: Total cell delay = 18.100 ns ( 31.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.000 ns ( 68.85 % ) " "Info: Total interconnect delay = 40.000 ns ( 68.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.100 ns" { CLK Dividor:inst11|inst8 Dividor:inst11|inst9 Dividor:inst11|inst10 Dividor:inst11|inst11 Dividor:inst11|inst12 Dividor:inst11|inst13 Dividor:inst11|inst14 Dividor:inst11|inst15 Dividor:inst12|inst8 Dividor:inst12|inst9 Dividor:inst12|inst10 Dividor:inst12|inst11 Dividor:inst12|inst12 Dividor:inst12|inst13 Dividor:inst12|inst14 Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.100 ns" { CLK {} CLK~out {} Dividor:inst11|inst8 {} Dividor:inst11|inst9 {} Dividor:inst11|inst10 {} Dividor:inst11|inst11 {} Dividor:inst11|inst12 {} Dividor:inst11|inst13 {} Dividor:inst11|inst14 {} Dividor:inst11|inst15 {} Dividor:inst12|inst8 {} Dividor:inst12|inst9 {} Dividor:inst12|inst10 {} Dividor:inst12|inst11 {} Dividor:inst12|inst12 {} Dividor:inst12|inst13 {} Dividor:inst12|inst14 {} Dividor:inst12|inst15 {} Contador:inst13|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.800ns 2.600ns 1.900ns 1.800ns 3.700ns 1.800ns 1.700ns 1.700ns 3.600ns 2.000ns 1.800ns 1.800ns 2.600ns 2.400ns 5.600ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.100 ns" { CLK Dividor:inst11|inst8 Dividor:inst11|inst9 Dividor:inst11|inst10 Dividor:inst11|inst11 Dividor:inst11|inst12 Dividor:inst11|inst13 Dividor:inst11|inst14 Dividor:inst11|inst15 Dividor:inst12|inst8 Dividor:inst12|inst9 Dividor:inst12|inst10 Dividor:inst12|inst11 Dividor:inst12|inst12 Dividor:inst12|inst13 Dividor:inst12|inst14 Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.100 ns" { CLK {} CLK~out {} Dividor:inst11|inst8 {} Dividor:inst11|inst9 {} Dividor:inst11|inst10 {} Dividor:inst11|inst11 {} Dividor:inst11|inst12 {} Dividor:inst11|inst13 {} Dividor:inst11|inst14 {} Dividor:inst11|inst15 {} Dividor:inst12|inst8 {} Dividor:inst12|inst9 {} Dividor:inst12|inst10 {} Dividor:inst12|inst11 {} Dividor:inst12|inst12 {} Dividor:inst12|inst13 {} Dividor:inst12|inst14 {} Dividor:inst12|inst15 {} Contador:inst13|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.800ns 2.600ns 1.900ns 1.800ns 3.700ns 1.800ns 1.700ns 1.700ns 3.600ns 2.000ns 1.800ns 1.800ns 2.600ns 2.400ns 5.600ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Contador:inst13|inst8 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { Contador:inst13|inst8 {} Contador:inst13|inst8 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.100 ns" { CLK Dividor:inst11|inst8 Dividor:inst11|inst9 Dividor:inst11|inst10 Dividor:inst11|inst11 Dividor:inst11|inst12 Dividor:inst11|inst13 Dividor:inst11|inst14 Dividor:inst11|inst15 Dividor:inst12|inst8 Dividor:inst12|inst9 Dividor:inst12|inst10 Dividor:inst12|inst11 Dividor:inst12|inst12 Dividor:inst12|inst13 Dividor:inst12|inst14 Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.100 ns" { CLK {} CLK~out {} Dividor:inst11|inst8 {} Dividor:inst11|inst9 {} Dividor:inst11|inst10 {} Dividor:inst11|inst11 {} Dividor:inst11|inst12 {} Dividor:inst11|inst13 {} Dividor:inst11|inst14 {} Dividor:inst11|inst15 {} Dividor:inst12|inst8 {} Dividor:inst12|inst9 {} Dividor:inst12|inst10 {} Dividor:inst12|inst11 {} Dividor:inst12|inst12 {} Dividor:inst12|inst13 {} Dividor:inst12|inst14 {} Dividor:inst12|inst15 {} Contador:inst13|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.800ns 2.600ns 1.900ns 1.800ns 3.700ns 1.800ns 1.700ns 1.700ns 3.600ns 2.000ns 1.800ns 1.800ns 2.600ns 2.400ns 5.600ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Contador:inst13|inst8 {} } {  } {  } "" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLKDip register MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst register MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst 128.21 MHz 7.8 ns Internal " "Info: Clock \"CLKDip\" has Internal fmax of 128.21 MHz between source register \"MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst\" and destination register \"MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst\" (period= 7.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Longest register register " "Info: + Longest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst 1 REG LC2_B46 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B46; Fanout = 10; REG Node = 'MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 632 696 760 712 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.900 ns) 2.900 ns MaquinaCedulas:inst\|EquacaoFFA:inst\|inst4~0 2 COMB LC5_B47 2 " "Info: 2: + IC(1.000 ns) + CELL(1.900 ns) = 2.900 ns; Loc. = LC5_B47; Fanout = 2; COMB Node = 'MaquinaCedulas:inst\|EquacaoFFA:inst\|inst4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst MaquinaCedulas:inst|EquacaoFFA:inst|inst4~0 } "NODE_NAME" } } { "EquacaoFFA.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFA.bdf" { { 320 432 496 368 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 4.800 ns MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst7~0 3 COMB LC6_B47 1 " "Info: 3: + IC(0.200 ns) + CELL(1.700 ns) = 4.800 ns; Loc. = LC6_B47; Fanout = 1; COMB Node = 'MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { MaquinaCedulas:inst|EquacaoFFA:inst|inst4~0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst7~0 } "NODE_NAME" } } { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 496 552 664 600 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 6.000 ns MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst 4 REG LC1_B47 9 " "Info: 4: + IC(0.200 ns) + CELL(1.000 ns) = 6.000 ns; Loc. = LC1_B47; Fanout = 9; REG Node = 'MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { MaquinaCedulas:inst|EquacaoFFD:inst3|inst7~0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 608 672 736 688 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 76.67 % ) " "Info: Total cell delay = 4.600 ns ( 76.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 23.33 % ) " "Info: Total interconnect delay = 1.400 ns ( 23.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst MaquinaCedulas:inst|EquacaoFFA:inst|inst4~0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst7~0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} MaquinaCedulas:inst|EquacaoFFA:inst|inst4~0 {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst7~0 {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 1.000ns 0.200ns 0.200ns } { 0.000ns 1.900ns 1.700ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKDip destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKDip\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLKDip 1 CLK PIN_79 6 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 6; CLK Node = 'CLKDip'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKDip } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 184 192 360 200 "CLKDip" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst 2 REG LC1_B47 9 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_B47; Fanout = 9; REG Node = 'MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 608 672 736 688 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKDip source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"CLKDip\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLKDip 1 CLK PIN_79 6 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 6; CLK Node = 'CLKDip'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKDip } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 184 192 360 200 "CLKDip" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst 2 REG LC2_B46 10 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_B46; Fanout = 10; REG Node = 'MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 632 696 760 712 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 632 696 760 712 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 608 672 736 688 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst MaquinaCedulas:inst|EquacaoFFA:inst|inst4~0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst7~0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} MaquinaCedulas:inst|EquacaoFFA:inst|inst4~0 {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst7~0 {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 1.000ns 0.200ns 0.200ns } { 0.000ns 1.900ns 1.700ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Controle " "Info: No valid register-to-register data paths exist for clock \"Controle\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst X1 CLKDip 10.700 ns register " "Info: tsu for register \"MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst\" (data pin = \"X1\", clock pin = \"CLKDip\") is 10.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.900 ns + Longest pin register " "Info: + Longest pin to register delay is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns X1 1 PIN PIN_202 10 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_202; Fanout = 10; PIN Node = 'X1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { -24 192 360 -8 "X1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.700 ns) 8.600 ns MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst16~0 2 COMB LC6_B46 1 " "Info: 2: + IC(3.800 ns) + CELL(1.700 ns) = 8.600 ns; Loc. = LC6_B46; Fanout = 1; COMB Node = 'MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst16~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { X1 MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~0 } "NODE_NAME" } } { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 568 608 656 632 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.900 ns) 10.700 ns MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst16~1 3 COMB LC7_B46 1 " "Info: 3: + IC(0.200 ns) + CELL(1.900 ns) = 10.700 ns; Loc. = LC7_B46; Fanout = 1; COMB Node = 'MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst16~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~0 MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~1 } "NODE_NAME" } } { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 568 608 656 632 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 11.900 ns MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst 4 REG LC2_B46 10 " "Info: 4: + IC(0.200 ns) + CELL(1.000 ns) = 11.900 ns; Loc. = LC2_B46; Fanout = 10; REG Node = 'MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~1 MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 632 696 760 712 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 64.71 % ) " "Info: Total cell delay = 7.700 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 35.29 % ) " "Info: Total interconnect delay = 4.200 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { X1 MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~0 MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~1 MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { X1 {} X1~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~0 {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~1 {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 3.800ns 0.200ns 0.200ns } { 0.000ns 3.100ns 1.700ns 1.900ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 632 696 760 712 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKDip destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKDip\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLKDip 1 CLK PIN_79 6 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 6; CLK Node = 'CLKDip'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKDip } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 184 192 360 200 "CLKDip" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst 2 REG LC2_B46 10 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_B46; Fanout = 10; REG Node = 'MaquinaCedulas:inst\|EquacaoFFB:inst1\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "EquacaoFFB.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFB.bdf" { { 632 696 760 712 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { X1 MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~0 MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~1 MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { X1 {} X1~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~0 {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst16~1 {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 3.800ns 0.200ns 0.200ns } { 0.000ns 3.100ns 1.700ns 1.900ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFB:inst1|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFB:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SaidaA Contador:inst13\|inst8 80.000 ns register " "Info: tco from clock \"CLK\" to destination pin \"SaidaA\" through register \"Contador:inst13\|inst8\" is 80.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 58.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 58.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 24 64 80 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Dividor:inst11\|inst8 2 REG LC1_C6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_C6; Fanout = 2; REG Node = 'Dividor:inst11\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK Dividor:inst11|inst8 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns Dividor:inst11\|inst9 3 REG LC1_C2 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_C2; Fanout = 2; REG Node = 'Dividor:inst11\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst8 Dividor:inst11|inst9 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 8.800 ns Dividor:inst11\|inst10 4 REG LC1_C1 2 " "Info: 4: + IC(1.800 ns) + CELL(1.100 ns) = 8.800 ns; Loc. = LC1_C1; Fanout = 2; REG Node = 'Dividor:inst11\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst9 Dividor:inst11|inst10 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 12.500 ns Dividor:inst11\|inst11 5 REG LC1_C26 2 " "Info: 5: + IC(2.600 ns) + CELL(1.100 ns) = 12.500 ns; Loc. = LC1_C26; Fanout = 2; REG Node = 'Dividor:inst11\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Dividor:inst11|inst10 Dividor:inst11|inst11 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 15.500 ns Dividor:inst11\|inst12 6 REG LC1_C51 2 " "Info: 6: + IC(1.900 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_C51; Fanout = 2; REG Node = 'Dividor:inst11\|inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Dividor:inst11|inst11 Dividor:inst11|inst12 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.400 ns Dividor:inst11\|inst13 7 REG LC1_C45 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 18.400 ns; Loc. = LC1_C45; Fanout = 2; REG Node = 'Dividor:inst11\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst12 Dividor:inst11|inst13 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 23.200 ns Dividor:inst11\|inst14 8 REG LC1_E42 2 " "Info: 8: + IC(3.700 ns) + CELL(1.100 ns) = 23.200 ns; Loc. = LC1_E42; Fanout = 2; REG Node = 'Dividor:inst11\|inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Dividor:inst11|inst13 Dividor:inst11|inst14 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 26.100 ns Dividor:inst11\|inst15 9 REG LC1_E36 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 26.100 ns; Loc. = LC1_E36; Fanout = 2; REG Node = 'Dividor:inst11\|inst15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst11|inst14 Dividor:inst11|inst15 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 28.900 ns Dividor:inst12\|inst8 10 REG LC1_E34 2 " "Info: 10: + IC(1.700 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC1_E34; Fanout = 2; REG Node = 'Dividor:inst12\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Dividor:inst11|inst15 Dividor:inst12|inst8 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 112 264 328 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 31.700 ns Dividor:inst12\|inst9 11 REG LC1_E30 2 " "Info: 11: + IC(1.700 ns) + CELL(1.100 ns) = 31.700 ns; Loc. = LC1_E30; Fanout = 2; REG Node = 'Dividor:inst12\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Dividor:inst12|inst8 Dividor:inst12|inst9 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 360 424 176 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 36.400 ns Dividor:inst12\|inst10 12 REG LC1_A27 2 " "Info: 12: + IC(3.600 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_A27; Fanout = 2; REG Node = 'Dividor:inst12\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Dividor:inst12|inst9 Dividor:inst12|inst10 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 456 520 176 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 39.500 ns Dividor:inst12\|inst11 13 REG LC1_A36 2 " "Info: 13: + IC(2.000 ns) + CELL(1.100 ns) = 39.500 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'Dividor:inst12\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Dividor:inst12|inst10 Dividor:inst12|inst11 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 552 616 176 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 42.400 ns Dividor:inst12\|inst12 14 REG LC1_A43 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 42.400 ns; Loc. = LC1_A43; Fanout = 2; REG Node = 'Dividor:inst12\|inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst12|inst11 Dividor:inst12|inst12 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 640 704 176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 45.300 ns Dividor:inst12\|inst13 15 REG LC1_A46 2 " "Info: 15: + IC(1.800 ns) + CELL(1.100 ns) = 45.300 ns; Loc. = LC1_A46; Fanout = 2; REG Node = 'Dividor:inst12\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dividor:inst12|inst12 Dividor:inst12|inst13 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 720 784 176 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 49.000 ns Dividor:inst12\|inst14 16 REG LC1_A6 2 " "Info: 16: + IC(2.600 ns) + CELL(1.100 ns) = 49.000 ns; Loc. = LC1_A6; Fanout = 2; REG Node = 'Dividor:inst12\|inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Dividor:inst12|inst13 Dividor:inst12|inst14 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 800 864 176 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 52.500 ns Dividor:inst12\|inst15 17 REG LC1_A25 3 " "Info: 17: + IC(2.400 ns) + CELL(1.100 ns) = 52.500 ns; Loc. = LC1_A25; Fanout = 3; REG Node = 'Dividor:inst12\|inst15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Dividor:inst12|inst14 Dividor:inst12|inst15 } "NODE_NAME" } } { "Dividor.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Dividor.bdf" { { 96 880 944 176 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(0.000 ns) 58.100 ns Contador:inst13\|inst8 18 REG LC5_B51 8 " "Info: 18: + IC(5.600 ns) + CELL(0.000 ns) = 58.100 ns; Loc. = LC5_B51; Fanout = 8; REG Node = 'Contador:inst13\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 31.15 % ) " "Info: Total cell delay = 18.100 ns ( 31.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.000 ns ( 68.85 % ) " "Info: Total interconnect delay = 40.000 ns ( 68.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.100 ns" { CLK Dividor:inst11|inst8 Dividor:inst11|inst9 Dividor:inst11|inst10 Dividor:inst11|inst11 Dividor:inst11|inst12 Dividor:inst11|inst13 Dividor:inst11|inst14 Dividor:inst11|inst15 Dividor:inst12|inst8 Dividor:inst12|inst9 Dividor:inst12|inst10 Dividor:inst12|inst11 Dividor:inst12|inst12 Dividor:inst12|inst13 Dividor:inst12|inst14 Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.100 ns" { CLK {} CLK~out {} Dividor:inst11|inst8 {} Dividor:inst11|inst9 {} Dividor:inst11|inst10 {} Dividor:inst11|inst11 {} Dividor:inst11|inst12 {} Dividor:inst11|inst13 {} Dividor:inst11|inst14 {} Dividor:inst11|inst15 {} Dividor:inst12|inst8 {} Dividor:inst12|inst9 {} Dividor:inst12|inst10 {} Dividor:inst12|inst11 {} Dividor:inst12|inst12 {} Dividor:inst12|inst13 {} Dividor:inst12|inst14 {} Dividor:inst12|inst15 {} Contador:inst13|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.800ns 2.600ns 1.900ns 1.800ns 3.700ns 1.800ns 1.700ns 1.700ns 3.600ns 2.000ns 1.800ns 1.800ns 2.600ns 2.400ns 5.600ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.800 ns + Longest register pin " "Info: + Longest register to pin delay is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Contador:inst13\|inst8 1 REG LC5_B51 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B51; Fanout = 8; REG Node = 'Contador:inst13\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador:inst13|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Contador.bdf" { { 280 352 416 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 3.700 ns Mux:inst14\|inst7~0 2 COMB LC7_B47 2 " "Info: 2: + IC(1.800 ns) + CELL(1.900 ns) = 3.700 ns; Loc. = LC7_B47; Fanout = 2; COMB Node = 'Mux:inst14\|inst7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Contador:inst13|inst8 Mux:inst14|inst7~0 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Mux.bdf" { { 464 944 1024 528 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 5.600 ns Mux:inst14\|inst11 3 COMB LC3_B47 7 " "Info: 3: + IC(0.200 ns) + CELL(1.700 ns) = 5.600 ns; Loc. = LC3_B47; Fanout = 7; COMB Node = 'Mux:inst14\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Mux:inst14|inst7~0 Mux:inst14|inst11 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Mux.bdf" { { 464 1368 1448 528 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 9.600 ns DecodificadorBCD:inst2\|inst54~0 4 COMB LC4_B52 1 " "Info: 4: + IC(1.800 ns) + CELL(2.200 ns) = 9.600 ns; Loc. = LC4_B52; Fanout = 1; COMB Node = 'DecodificadorBCD:inst2\|inst54~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux:inst14|inst11 DecodificadorBCD:inst2|inst54~0 } "NODE_NAME" } } { "DecodificadorBCD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/DecodificadorBCD.bdf" { { 40 840 920 104 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(8.600 ns) 20.800 ns SaidaA 5 PIN PIN_17 0 " "Info: 5: + IC(2.600 ns) + CELL(8.600 ns) = 20.800 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'SaidaA'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { DecodificadorBCD:inst2|inst54~0 SaidaA } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 648 872 1048 664 "SaidaA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.400 ns ( 69.23 % ) " "Info: Total cell delay = 14.400 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 30.77 % ) " "Info: Total interconnect delay = 6.400 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { Contador:inst13|inst8 Mux:inst14|inst7~0 Mux:inst14|inst11 DecodificadorBCD:inst2|inst54~0 SaidaA } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { Contador:inst13|inst8 {} Mux:inst14|inst7~0 {} Mux:inst14|inst11 {} DecodificadorBCD:inst2|inst54~0 {} SaidaA {} } { 0.000ns 1.800ns 0.200ns 1.800ns 2.600ns } { 0.000ns 1.900ns 1.700ns 2.200ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.100 ns" { CLK Dividor:inst11|inst8 Dividor:inst11|inst9 Dividor:inst11|inst10 Dividor:inst11|inst11 Dividor:inst11|inst12 Dividor:inst11|inst13 Dividor:inst11|inst14 Dividor:inst11|inst15 Dividor:inst12|inst8 Dividor:inst12|inst9 Dividor:inst12|inst10 Dividor:inst12|inst11 Dividor:inst12|inst12 Dividor:inst12|inst13 Dividor:inst12|inst14 Dividor:inst12|inst15 Contador:inst13|inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.100 ns" { CLK {} CLK~out {} Dividor:inst11|inst8 {} Dividor:inst11|inst9 {} Dividor:inst11|inst10 {} Dividor:inst11|inst11 {} Dividor:inst11|inst12 {} Dividor:inst11|inst13 {} Dividor:inst11|inst14 {} Dividor:inst11|inst15 {} Dividor:inst12|inst8 {} Dividor:inst12|inst9 {} Dividor:inst12|inst10 {} Dividor:inst12|inst11 {} Dividor:inst12|inst12 {} Dividor:inst12|inst13 {} Dividor:inst12|inst14 {} Dividor:inst12|inst15 {} Contador:inst13|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 1.800ns 2.600ns 1.900ns 1.800ns 3.700ns 1.800ns 1.700ns 1.700ns 3.600ns 2.000ns 1.800ns 1.800ns 2.600ns 2.400ns 5.600ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { Contador:inst13|inst8 Mux:inst14|inst7~0 Mux:inst14|inst11 DecodificadorBCD:inst2|inst54~0 SaidaA } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { Contador:inst13|inst8 {} Mux:inst14|inst7~0 {} Mux:inst14|inst11 {} DecodificadorBCD:inst2|inst54~0 {} SaidaA {} } { 0.000ns 1.800ns 0.200ns 1.800ns 2.600ns } { 0.000ns 1.900ns 1.700ns 2.200ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "X1 SaidaA 23.700 ns Longest " "Info: Longest tpd from source pin \"X1\" to destination pin \"SaidaA\" is 23.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns X1 1 PIN PIN_202 10 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_202; Fanout = 10; PIN Node = 'X1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { -24 192 360 -8 "X1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.000 ns) 8.900 ns Mux:inst14\|inst20~0 2 COMB LC3_B51 7 " "Info: 2: + IC(3.800 ns) + CELL(2.000 ns) = 8.900 ns; Loc. = LC3_B51; Fanout = 7; COMB Node = 'Mux:inst14\|inst20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { X1 Mux:inst14|inst20~0 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/Mux.bdf" { { 592 816 896 656 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.900 ns) 12.500 ns DecodificadorBCD:inst2\|inst54~0 3 COMB LC4_B52 1 " "Info: 3: + IC(1.700 ns) + CELL(1.900 ns) = 12.500 ns; Loc. = LC4_B52; Fanout = 1; COMB Node = 'DecodificadorBCD:inst2\|inst54~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Mux:inst14|inst20~0 DecodificadorBCD:inst2|inst54~0 } "NODE_NAME" } } { "DecodificadorBCD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/DecodificadorBCD.bdf" { { 40 840 920 104 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(8.600 ns) 23.700 ns SaidaA 4 PIN PIN_17 0 " "Info: 4: + IC(2.600 ns) + CELL(8.600 ns) = 23.700 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'SaidaA'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { DecodificadorBCD:inst2|inst54~0 SaidaA } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 648 872 1048 664 "SaidaA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.600 ns ( 65.82 % ) " "Info: Total cell delay = 15.600 ns ( 65.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 34.18 % ) " "Info: Total interconnect delay = 8.100 ns ( 34.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.700 ns" { X1 Mux:inst14|inst20~0 DecodificadorBCD:inst2|inst54~0 SaidaA } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.700 ns" { X1 {} X1~out {} Mux:inst14|inst20~0 {} DecodificadorBCD:inst2|inst54~0 {} SaidaA {} } { 0.000ns 0.000ns 3.800ns 1.700ns 2.600ns } { 0.000ns 3.100ns 2.000ns 1.900ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst X0 CLKDip -0.500 ns register " "Info: th for register \"MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst\" (data pin = \"X0\", clock pin = \"CLKDip\") is -0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKDip destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"CLKDip\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLKDip 1 CLK PIN_79 6 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 6; CLK Node = 'CLKDip'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKDip } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { 184 192 360 200 "CLKDip" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst 2 REG LC1_B47 9 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_B47; Fanout = 9; REG Node = 'MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 608 672 736 688 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 608 672 736 688 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns X0 1 PIN PIN_80 11 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 11; PIN Node = 'X0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X0 } "NODE_NAME" } } { "pbl03.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/pbl03.bdf" { { -8 192 360 8 "X0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 3.300 ns MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst 2 REG LC1_B47 9 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 3.300 ns; Loc. = LC1_B47; Fanout = 9; REG Node = 'MaquinaCedulas:inst\|EquacaoFFD:inst3\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { X0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "EquacaoFFD.bdf" "" { Schematic "D:/Trabalhos uefs/PBL02,03/PBL03/EquacaoFFD.bdf" { { 608 672 736 688 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 51.52 % ) " "Info: Total cell delay = 1.700 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 48.48 % ) " "Info: Total interconnect delay = 1.600 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { X0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { X0 {} X0~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLKDip MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLKDip {} CLKDip~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { X0 MaquinaCedulas:inst|EquacaoFFD:inst3|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { X0 {} X0~out {} MaquinaCedulas:inst|EquacaoFFD:inst3|inst {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 21:55:28 2014 " "Info: Processing ended: Sun Nov 09 21:55:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
