/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_5z[4] ? in_data[191] : celloutsig_1_0z;
  assign celloutsig_0_5z = ~in_data[49];
  assign celloutsig_1_17z = celloutsig_1_14z ^ celloutsig_1_0z;
  assign celloutsig_0_4z = celloutsig_0_0z[2] ^ celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_6z ^ celloutsig_0_10z[0];
  assign celloutsig_1_10z = celloutsig_1_2z ^ celloutsig_1_9z;
  assign celloutsig_0_6z = ~(_00_ ^ celloutsig_0_2z);
  assign celloutsig_1_0z = ~(in_data[104] ^ in_data[130]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[2] ^ celloutsig_1_5z[5]);
  reg [14:0] _11_;
  always_ff @(negedge out_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 15'h0000;
    else _11_ <= in_data[89:75];
  assign { _01_[14], _00_, _01_[12:0] } = _11_;
  assign celloutsig_0_16z = _01_[6:4] <= { celloutsig_0_3z[14], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[156:154] <= { in_data[169:168], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[187:184] <= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[114:107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } <= { in_data[111:100], celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[114:106] <= { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_15z = ! { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_11z = ! { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_2z } || { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[11:7] || in_data[7:3];
  assign celloutsig_0_8z = { celloutsig_0_3z[8:3], celloutsig_0_5z } !== { celloutsig_0_0z[6:2], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_9z = | { in_data[25:20], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } >> in_data[108:101];
  assign celloutsig_1_16z = { celloutsig_1_6z[4:3], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_10z } <<< { celloutsig_1_2z, celloutsig_1_0z, out_data[128], 6'h00, celloutsig_1_13z[0], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_16z[6:5], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_12z } <<< { celloutsig_1_9z, celloutsig_1_12z, out_data[128], celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_10z = { in_data[30], celloutsig_0_4z, celloutsig_0_5z } <<< { celloutsig_0_3z[2:1], celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[93:86] - in_data[30:23];
  assign celloutsig_1_5z = { in_data[100:98], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[138:134], celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[86:69] ^ { in_data[34:32], _01_[14], _00_, _01_[12:0] };
  assign celloutsig_0_17z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_8z } ^ celloutsig_0_0z[7:1];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z } ^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_5z[4]) | (celloutsig_1_0z & celloutsig_1_2z));
  assign { out_data[128], celloutsig_1_13z[0] } = { celloutsig_1_5z[0], celloutsig_1_0z } ^ { celloutsig_1_4z, celloutsig_1_2z };
  assign _01_[13] = _00_;
  assign celloutsig_1_13z[7:1] = { out_data[128], 6'h00 };
  assign { out_data[100:96], out_data[32], out_data[6:0] } = { celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
