Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e0f2dabea3214afca16c2e74a3f9a1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MemorySubsystemTop_tb_behav xil_defaultlib.MemorySubsystemTop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'l1d_data' is not permitted [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/top_module.v:19]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'main_ready' is not permitted [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/top_module.v:25]
WARNING: [VRFC 10-3283] element index 71 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
