ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_conv_partial_opt_q7.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c"
  20              		.section	.text.arm_conv_partial_opt_q7,"ax",%progbits
  21              		.align	1
  22              		.global	arm_conv_partial_opt_q7
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_conv_partial_opt_q7:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Title:        arm_conv_partial_opt_q7.c
   4:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Description:  Partial convolution of Q7 sequences
   5:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
   6:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
   9:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /*
  12:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  14:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  16:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  20:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  22:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  28:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  29:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  31:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /**
  32:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  34:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  35:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /**
  36:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @addtogroup PartialConv
  37:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  39:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  40:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /**
  41:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @brief Partial convolution of Q7 sequences.
  42:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]       *pSrcA points to the first input sequence.
  43:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]       srcALen length of the first input sequence.
  44:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]       *pSrcB points to the second input sequence.
  45:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]       srcBLen length of the second input sequence.
  46:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[out]      *pDst points to the location where the output result is written.
  47:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]       firstIndex is the first output sample to start with.
  48:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]       numPoints is the number of output points to be computed.
  49:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]      *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen)
  50:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @param[in]      *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen
  51:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMEN
  52:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  53:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * \par Restrictions
  54:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *  If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISA
  55:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *	In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
  56:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  57:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  58:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  59:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  60:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  61:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  62:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
  63:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  64:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** arm_status arm_conv_partial_opt_q7(
  65:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t * pSrcA,
  66:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   uint32_t srcALen,
  67:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t * pSrcB,
  68:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   uint32_t srcBLen,
  69:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t * pDst,
  70:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   uint32_t firstIndex,
  71:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   uint32_t numPoints,
  72:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q15_t * pScratch1,
  73:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q15_t * pScratch2)
  74:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** {
  30              		.loc 1 74 1 view -0
  31              		.cfi_startproc
  32              		@ args = 20, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 74 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 3


  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 85B0     		sub	sp, sp, #20
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 56
  50 0006 1446     		mov	r4, r2
  51 0008 9846     		mov	r8, r3
  52 000a DDF83C90 		ldr	r9, [sp, #60]
  53 000e 109E     		ldr	r6, [sp, #64]
  54 0010 119F     		ldr	r7, [sp, #68]
  75:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  76:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q15_t *pScr2, *pScr1;                          /* Intermediate pointers for scratch pointers */
  55              		.loc 1 76 3 is_stmt 1 view .LVU2
  77:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q15_t x4;                                      /* Temporary input variable */
  56              		.loc 1 77 3 view .LVU3
  78:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t *pIn1, *pIn2;                             /* inputA and inputB pointer */
  57              		.loc 1 78 3 view .LVU4
  79:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   uint32_t j, k, blkCnt, tapCnt;                 /* loop counter */
  58              		.loc 1 79 3 view .LVU5
  80:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t *px;                                      /* Temporary input1 pointer */
  59              		.loc 1 80 3 view .LVU6
  81:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q15_t *py;                                     /* Temporary input2 pointer */
  60              		.loc 1 81 3 view .LVU7
  82:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q31_t acc0, acc1, acc2, acc3;                  /* Accumulator */
  61              		.loc 1 82 3 view .LVU8
  83:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q31_t x1, x2, x3, y1;                          /* Temporary input variables */
  62              		.loc 1 83 3 view .LVU9
  84:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   arm_status status;
  63              		.loc 1 84 3 view .LVU10
  85:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t *pOut = pDst;                             /* output pointer */
  64              		.loc 1 85 3 view .LVU11
  65              	.LVL1:
  86:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   q7_t out0, out1, out2, out3;                   /* temporary variables */
  66              		.loc 1 86 3 view .LVU12
  87:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  88:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   /* Check for range of output samples to be calculated */
  89:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
  67              		.loc 1 89 3 view .LVU13
  68              		.loc 1 89 19 is_stmt 0 view .LVU14
  69 0012 09EB0602 		add	r2, r9, r6
  70              	.LVL2:
  71              		.loc 1 89 44 view .LVU15
  72 0016 0B44     		add	r3, r3, r1
  73              	.LVL3:
  74              		.loc 1 89 44 view .LVU16
  75 0018 013B     		subs	r3, r3, #1
  76              		.loc 1 89 6 view .LVU17
  77 001a 9A42     		cmp	r2, r3
  78 001c 00F20781 		bhi	.L24
  79 0020 0D46     		mov	r5, r1
  90:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   {
  91:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  92:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  93:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 4


  94:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   else
  95:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   {
  96:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  97:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  98:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* srcB is always made to slide across srcA. */
  99:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
 100:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     if (srcALen >= srcBLen)
  80              		.loc 1 100 5 is_stmt 1 view .LVU18
  81              		.loc 1 100 8 is_stmt 0 view .LVU19
  82 0022 8845     		cmp	r8, r1
  83 0024 05D8     		bhi	.L3
  84 0026 2346     		mov	r3, r4
 101:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 102:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputA pointer */
 103:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn1 = pSrcA;
  85              		.loc 1 103 12 view .LVU20
  86 0028 0446     		mov	r4, r0
  87              	.LVL4:
 104:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 105:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
 106:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn2 = pSrcB;
  88              		.loc 1 106 12 view .LVU21
  89 002a 1846     		mov	r0, r3
  90              	.LVL5:
 100:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
  91              		.loc 1 100 8 view .LVU22
  92 002c 4346     		mov	r3, r8
  93              	.LVL6:
 100:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
  94              		.loc 1 100 8 view .LVU23
  95 002e 8846     		mov	r8, r1
  96              	.LVL7:
 100:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
  97              		.loc 1 100 8 view .LVU24
  98 0030 1D46     		mov	r5, r3
  99              	.LVL8:
 100              	.L3:
 107:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 108:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     else
 109:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 110:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputA pointer */
 111:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn1 = pSrcB;
 112:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 113:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
 114:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn2 = pSrcA;
 115:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 116:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 117:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       j = srcBLen;
 118:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       srcBLen = srcALen;
 119:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       srcALen = j;
 120:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 121:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 122:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* pointer to take end of scratch2 buffer */
 123:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr2 = pScratch2;
 101              		.loc 1 123 5 is_stmt 1 view .LVU25
 124:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 125:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* points to smaller length sequence */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 5


 126:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     px = pIn2 + srcBLen - 1;
 102              		.loc 1 126 5 view .LVU26
 103              		.loc 1 126 25 is_stmt 0 view .LVU27
 104 0032 05F1FF3A 		add	r10, r5, #-1
 105              		.loc 1 126 8 view .LVU28
 106 0036 5044     		add	r0, r0, r10
 107              	.LVL9:
 127:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 128:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Apply loop unrolling and do 4 Copies simultaneously. */
 129:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcBLen >> 2U;
 108              		.loc 1 129 5 is_stmt 1 view .LVU29
 109              		.loc 1 129 7 is_stmt 0 view .LVU30
 110 0038 AB08     		lsrs	r3, r5, #2
 111 003a 1A46     		mov	r2, r3
 112 003c 0293     		str	r3, [sp, #8]
 113              	.LVL10:
 130:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 131:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* First part of the processing with loop unrolling copies 4 data points at a time.
 132:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** a second loop below copies for the remaining 1 to 3 samples. */
 133:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 114              		.loc 1 133 5 is_stmt 1 view .LVU31
 123:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 115              		.loc 1 123 11 is_stmt 0 view .LVU32
 116 003e 129B     		ldr	r3, [sp, #72]
 117              		.loc 1 133 11 view .LVU33
 118 0040 0EE0     		b	.L4
 119              	.LVL11:
 120              	.L5:
 134:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 135:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner */
 136:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * px--;
 121              		.loc 1 136 7 is_stmt 1 view .LVU34
 122              		.loc 1 136 20 is_stmt 0 view .LVU35
 123 0042 90F90010 		ldrsb	r1, [r0]
 124              	.LVL12:
 137:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 125              		.loc 1 137 7 is_stmt 1 view .LVU36
 126              		.loc 1 137 16 is_stmt 0 view .LVU37
 127 0046 1980     		strh	r1, [r3]	@ movhi
 138:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * px--;
 128              		.loc 1 138 7 is_stmt 1 view .LVU38
 129              	.LVL13:
 130              		.loc 1 138 20 is_stmt 0 view .LVU39
 131 0048 10F9011C 		ldrsb	r1, [r0, #-1]
 132              	.LVL14:
 139:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 133              		.loc 1 139 7 is_stmt 1 view .LVU40
 134              		.loc 1 139 16 is_stmt 0 view .LVU41
 135 004c 5980     		strh	r1, [r3, #2]	@ movhi
 140:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * px--;
 136              		.loc 1 140 7 is_stmt 1 view .LVU42
 137              	.LVL15:
 138              		.loc 1 140 20 is_stmt 0 view .LVU43
 139 004e 10F9021C 		ldrsb	r1, [r0, #-2]
 140              	.LVL16:
 141:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 141              		.loc 1 141 7 is_stmt 1 view .LVU44
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 6


 142              		.loc 1 141 16 is_stmt 0 view .LVU45
 143 0052 9980     		strh	r1, [r3, #4]	@ movhi
 142:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * px--;
 144              		.loc 1 142 7 is_stmt 1 view .LVU46
 145              	.LVL17:
 146              		.loc 1 142 20 is_stmt 0 view .LVU47
 147 0054 10F9031C 		ldrsb	r1, [r0, #-3]
 148              	.LVL18:
 143:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 149              		.loc 1 143 7 is_stmt 1 view .LVU48
 150              		.loc 1 143 16 is_stmt 0 view .LVU49
 151 0058 D980     		strh	r1, [r3, #6]	@ movhi
 144:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 145:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement the loop counter */
 146:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 152              		.loc 1 146 7 is_stmt 1 view .LVU50
 153              		.loc 1 146 8 is_stmt 0 view .LVU51
 154 005a 013A     		subs	r2, r2, #1
 155              	.LVL19:
 143:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 156              		.loc 1 143 13 view .LVU52
 157 005c 0833     		adds	r3, r3, #8
 158              	.LVL20:
 142:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 159              		.loc 1 142 24 view .LVU53
 160 005e 0438     		subs	r0, r0, #4
 161              	.LVL21:
 162              	.L4:
 133:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 163              		.loc 1 133 14 is_stmt 1 view .LVU54
 164 0060 002A     		cmp	r2, #0
 165 0062 EED1     		bne	.L5
 147:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 148:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 149:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* If the count is not a multiple of 4, copy remaining samples here.
 150:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** No loop unrolling is used. */
 151:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcBLen % 0x4U;
 166              		.loc 1 151 5 view .LVU55
 167              		.loc 1 151 7 is_stmt 0 view .LVU56
 168 0064 05F00302 		and	r2, r5, #3
 169              	.LVL22:
 170              		.loc 1 151 7 view .LVU57
 171 0068 0392     		str	r2, [sp, #12]
 172              	.LVL23:
 152:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 153:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 173              		.loc 1 153 5 is_stmt 1 view .LVU58
 174              		.loc 1 153 11 is_stmt 0 view .LVU59
 175 006a 04E0     		b	.L6
 176              	.L7:
 154:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 155:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner for remaining samples */
 156:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * px--;
 177              		.loc 1 156 7 is_stmt 1 view .LVU60
 178              	.LVL24:
 179              		.loc 1 156 20 is_stmt 0 view .LVU61
 180 006c 10F90119 		ldrsb	r1, [r0], #-1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 7


 181              	.LVL25:
 157:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 182              		.loc 1 157 7 is_stmt 1 view .LVU62
 183              		.loc 1 157 16 is_stmt 0 view .LVU63
 184 0070 23F8021B 		strh	r1, [r3], #2	@ movhi
 185              	.LVL26:
 158:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 159:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement the loop counter */
 160:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 186              		.loc 1 160 7 is_stmt 1 view .LVU64
 187              		.loc 1 160 8 is_stmt 0 view .LVU65
 188 0074 013A     		subs	r2, r2, #1
 189              	.LVL27:
 190              	.L6:
 153:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 191              		.loc 1 153 14 is_stmt 1 view .LVU66
 192 0076 002A     		cmp	r2, #0
 193 0078 F8D1     		bne	.L7
 161:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 162:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 163:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Initialze temporary scratch pointer */
 164:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr1 = pScratch1;
 194              		.loc 1 164 5 view .LVU67
 195              	.LVL28:
 165:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 166:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Fill (srcBLen - 1U) zeros in scratch buffer */
 167:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     arm_fill_q15(0, pScr1, (srcBLen - 1U));
 196              		.loc 1 167 5 view .LVU68
 197 007a 5246     		mov	r2, r10
 198              	.LVL29:
 199              		.loc 1 167 5 is_stmt 0 view .LVU69
 200 007c 3946     		mov	r1, r7
 201 007e 0020     		movs	r0, #0
 202              	.LVL30:
 203              		.loc 1 167 5 view .LVU70
 204 0080 FFF7FEFF 		bl	arm_fill_q15
 205              	.LVL31:
 168:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 169:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Update temporary scratch pointer */
 170:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr1 += (srcBLen - 1U);
 206              		.loc 1 170 5 is_stmt 1 view .LVU71
 207              		.loc 1 170 11 is_stmt 0 view .LVU72
 208 0084 05F10041 		add	r1, r5, #-2147483648
 209 0088 0139     		subs	r1, r1, #1
 210 008a 07EB4101 		add	r1, r7, r1, lsl #1
 211              	.LVL32:
 171:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 172:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Copy (srcALen) samples in scratch buffer */
 173:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Apply loop unrolling and do 4 Copies simultaneously. */
 174:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcALen >> 2U;
 212              		.loc 1 174 5 is_stmt 1 view .LVU73
 213              		.loc 1 174 7 is_stmt 0 view .LVU74
 214 008e 4FEA9803 		lsr	r3, r8, #2
 215              	.LVL33:
 175:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 176:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* First part of the processing with loop unrolling copies 4 data points at a time.
 177:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** a second loop below copies for the remaining 1 to 3 samples. */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 8


 178:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 216              		.loc 1 178 5 is_stmt 1 view .LVU75
 217              		.loc 1 178 11 is_stmt 0 view .LVU76
 218 0092 0EE0     		b	.L8
 219              	.L9:
 179:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 180:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner */
 181:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * pIn1++;
 220              		.loc 1 181 7 is_stmt 1 view .LVU77
 221              	.LVL34:
 222              		.loc 1 181 20 is_stmt 0 view .LVU78
 223 0094 94F90020 		ldrsb	r2, [r4]
 224              	.LVL35:
 182:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 225              		.loc 1 182 7 is_stmt 1 view .LVU79
 226              		.loc 1 182 16 is_stmt 0 view .LVU80
 227 0098 0A80     		strh	r2, [r1]	@ movhi
 183:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * pIn1++;
 228              		.loc 1 183 7 is_stmt 1 view .LVU81
 229              	.LVL36:
 230              		.loc 1 183 20 is_stmt 0 view .LVU82
 231 009a 94F90120 		ldrsb	r2, [r4, #1]
 232              	.LVL37:
 184:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 233              		.loc 1 184 7 is_stmt 1 view .LVU83
 234              		.loc 1 184 16 is_stmt 0 view .LVU84
 235 009e 4A80     		strh	r2, [r1, #2]	@ movhi
 185:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * pIn1++;
 236              		.loc 1 185 7 is_stmt 1 view .LVU85
 237              	.LVL38:
 238              		.loc 1 185 20 is_stmt 0 view .LVU86
 239 00a0 94F90220 		ldrsb	r2, [r4, #2]
 240              	.LVL39:
 186:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 241              		.loc 1 186 7 is_stmt 1 view .LVU87
 242              		.loc 1 186 16 is_stmt 0 view .LVU88
 243 00a4 8A80     		strh	r2, [r1, #4]	@ movhi
 187:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * pIn1++;
 244              		.loc 1 187 7 is_stmt 1 view .LVU89
 245              	.LVL40:
 246              		.loc 1 187 20 is_stmt 0 view .LVU90
 247 00a6 94F90320 		ldrsb	r2, [r4, #3]
 248              	.LVL41:
 188:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 249              		.loc 1 188 7 is_stmt 1 view .LVU91
 250              		.loc 1 188 16 is_stmt 0 view .LVU92
 251 00aa CA80     		strh	r2, [r1, #6]	@ movhi
 189:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 190:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement the loop counter */
 191:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 252              		.loc 1 191 7 is_stmt 1 view .LVU93
 253              		.loc 1 191 8 is_stmt 0 view .LVU94
 254 00ac 013B     		subs	r3, r3, #1
 255              	.LVL42:
 188:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 256              		.loc 1 188 13 view .LVU95
 257 00ae 0831     		adds	r1, r1, #8
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 9


 258              	.LVL43:
 187:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 259              		.loc 1 187 26 view .LVU96
 260 00b0 0434     		adds	r4, r4, #4
 261              	.LVL44:
 262              	.L8:
 178:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 263              		.loc 1 178 14 is_stmt 1 view .LVU97
 264 00b2 002B     		cmp	r3, #0
 265 00b4 EED1     		bne	.L9
 192:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 193:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 194:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* If the count is not a multiple of 4, copy remaining samples here.
 195:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** No loop unrolling is used. */
 196:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcALen % 0x4U;
 266              		.loc 1 196 5 view .LVU98
 267              		.loc 1 196 7 is_stmt 0 view .LVU99
 268 00b6 08F00303 		and	r3, r8, #3
 269              	.LVL45:
 197:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 198:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 270              		.loc 1 198 5 is_stmt 1 view .LVU100
 271              		.loc 1 198 11 is_stmt 0 view .LVU101
 272 00ba 04E0     		b	.L10
 273              	.L11:
 199:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 200:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner for remaining samples */
 201:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) * pIn1++;
 274              		.loc 1 201 7 is_stmt 1 view .LVU102
 275              	.LVL46:
 276              		.loc 1 201 20 is_stmt 0 view .LVU103
 277 00bc 14F9012B 		ldrsb	r2, [r4], #1
 278              	.LVL47:
 202:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 279              		.loc 1 202 7 is_stmt 1 view .LVU104
 280              		.loc 1 202 16 is_stmt 0 view .LVU105
 281 00c0 21F8022B 		strh	r2, [r1], #2	@ movhi
 282              	.LVL48:
 203:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 204:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement the loop counter */
 205:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 283              		.loc 1 205 7 is_stmt 1 view .LVU106
 284              		.loc 1 205 8 is_stmt 0 view .LVU107
 285 00c4 013B     		subs	r3, r3, #1
 286              	.LVL49:
 287              	.L10:
 198:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 288              		.loc 1 198 14 is_stmt 1 view .LVU108
 289 00c6 002B     		cmp	r3, #0
 290 00c8 F8D1     		bne	.L11
 206:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 207:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 208:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
 209:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     arm_fill_q15(0, pScr1, (srcBLen - 1U));
 291              		.loc 1 209 5 view .LVU109
 292 00ca 5246     		mov	r2, r10
 293 00cc 0020     		movs	r0, #0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 10


 294 00ce FFF7FEFF 		bl	arm_fill_q15
 295              	.LVL50:
 210:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 211:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Update pointer */
 212:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr1 += (srcBLen - 1U);
 296              		.loc 1 212 5 view .LVU110
 213:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 214:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 215:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Temporary pointer for scratch2 */
 216:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     py = pScratch2;
 297              		.loc 1 216 5 view .LVU111
 217:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 218:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Initialization of pIn2 pointer */
 219:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pIn2 = (q7_t *) py;
 298              		.loc 1 219 5 view .LVU112
 220:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 221:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr2 = py;
 299              		.loc 1 221 5 view .LVU113
 222:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 223:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pOut = pDst + firstIndex;
 300              		.loc 1 223 5 view .LVU114
 301              		.loc 1 223 17 is_stmt 0 view .LVU115
 302 00d2 0E9B     		ldr	r3, [sp, #56]
 303 00d4 03EB090B 		add	fp, r3, r9
 304              	.LVL51:
 224:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 225:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScratch1 += firstIndex;
 305              		.loc 1 225 5 is_stmt 1 view .LVU116
 306              		.loc 1 225 15 is_stmt 0 view .LVU117
 307 00d8 07EB4907 		add	r7, r7, r9, lsl #1
 308              	.LVL52:
 226:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 227:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Actual convolution process starts here */
 228:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     blkCnt = (numPoints) >> 2;
 309              		.loc 1 228 5 is_stmt 1 view .LVU118
 310              		.loc 1 228 12 is_stmt 0 view .LVU119
 311 00dc 4FEA9609 		lsr	r9, r6, #2
 312              	.LVL53:
 229:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 230:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 231:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (blkCnt > 0)
 313              		.loc 1 231 5 is_stmt 1 view .LVU120
 314 00e0 A846     		mov	r8, r5
 315              	.LVL54:
 316              		.loc 1 231 5 is_stmt 0 view .LVU121
 317 00e2 4D46     		mov	r5, r9
 318              	.LVL55:
 319              		.loc 1 231 5 view .LVU122
 320 00e4 1096     		str	r6, [sp, #64]
 321              	.LVL56:
 322              		.loc 1 231 11 view .LVU123
 323 00e6 67E0     		b	.L12
 324              	.LVL57:
 325              	.L14:
 232:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 233:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialze temporary scratch pointer as scratch1 */
 234:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr1 = pScratch1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 11


 235:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 236:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Clear Accumlators */
 237:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc0 = 0;
 238:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 239:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc2 = 0;
 240:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 241:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 242:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Read two samples from scratch1 buffer */
 243:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x1 = *__SIMD32(pScr1)++;
 244:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 245:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Read next two samples from scratch1 buffer */
 246:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x2 = *__SIMD32(pScr1)++;
 247:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 248:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) >> 2U;
 249:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 250:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 251:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 252:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 253:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read four samples from smaller buffer */
 254:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         y1 = _SIMD32_OFFSET(pScr2);
 326              		.loc 1 254 9 is_stmt 1 view .LVU124
 327              		.loc 1 254 12 is_stmt 0 view .LVU125
 328 00e8 3368     		ldr	r3, [r6]
 329              	.LVL58:
 255:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 256:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* multiply and accumlate */
 257:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 = __SMLAD(x1, y1, acc0);
 330              		.loc 1 257 9 is_stmt 1 view .LVU126
 331              	.LBB28:
 332              	.LBI28:
 333              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 12


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 13


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 14


 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 15


 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 16


 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 17


 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 18


 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 19


 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 20


 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 21


 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 22


 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 23


 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 24


 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 25


 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 26


 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 27


 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 28


 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 29


 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 30


1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 31


1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 32


1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 33


1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 34


1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 35


1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 36


1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 37


1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 38


1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 39


1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 40


1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 41


1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 42


1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 43


1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 44


1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 45


1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 46


1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 47


2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 334              		.loc 2 2036 31 view .LVU127
 335              	.LBB29:
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 336              		.loc 2 2038 3 view .LVU128
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 337              		.loc 2 2040 3 view .LVU129
 338              		.syntax unified
 339              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 340 00ea 22FB0311 		smlad r1, r2, r3, r1
 341              	@ 0 "" 2
 342              	.LVL59:
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 343              		.loc 2 2041 3 view .LVU130
 344              		.loc 2 2041 3 is_stmt 0 view .LVU131
 345              		.thumb
 346              		.syntax unified
 347              	.LBE29:
 348              	.LBE28:
 258:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 = __SMLAD(x2, y1, acc2);
 349              		.loc 1 258 9 is_stmt 1 view .LVU132
 350              	.LBB30:
 351              	.LBI30:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 352              		.loc 2 2036 31 view .LVU133
 353              	.LBB31:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 354              		.loc 2 2038 3 view .LVU134
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 355              		.loc 2 2040 3 view .LVU135
 356              		.syntax unified
 357              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 358 00ee 27FB0300 		smlad r0, r7, r3, r0
 359              	@ 0 "" 2
 360              	.LVL60:
 361              		.loc 2 2041 3 view .LVU136
 362              		.loc 2 2041 3 is_stmt 0 view .LVU137
 363              		.thumb
 364              		.syntax unified
 365              	.LBE31:
 366              	.LBE30:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 48


 259:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 260:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* pack input data */
 261:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 262:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x2, x1, 0);
 367              		.loc 1 262 9 is_stmt 1 view .LVU138
 368              	.LBB32:
 369              		.loc 1 262 14 view .LVU139
 370              		.loc 1 262 14 view .LVU140
 371              		.syntax unified
 372              	@ 262 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 373 00f2 C7EA020C 		pkhbt ip, r7, r2, lsl #0
 374              	@ 0 "" 2
 375              	.LVL61:
 376              		.loc 1 262 14 view .LVU141
 377              		.loc 1 262 14 is_stmt 0 view .LVU142
 378              		.thumb
 379              		.syntax unified
 380              	.LBE32:
 263:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 264:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x1, x2, 0);
 265:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #endif
 266:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 267:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* multiply and accumlate */
 268:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 = __SMLADX(x3, y1, acc1);
 381              		.loc 1 268 9 is_stmt 1 view .LVU143
 382              	.LBB33:
 383              	.LBI33:
2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 384              		.loc 2 2044 31 view .LVU144
 385              	.LBB34:
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386              		.loc 2 2046 3 view .LVU145
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 387              		.loc 2 2048 3 view .LVU146
 388              		.syntax unified
 389              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 390 00f6 2CFB135C 		smladx ip, ip, r3, r5
 391              	@ 0 "" 2
 392              	.LVL62:
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 393              		.loc 2 2049 3 view .LVU147
 394              		.loc 2 2049 3 is_stmt 0 view .LVU148
 395              		.thumb
 396              		.syntax unified
 397              	.LBE34:
 398              	.LBE33:
 269:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 270:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read next two samples from scratch1 buffer */
 271:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x1 = *__SIMD32(pScr1)++;
 399              		.loc 1 271 9 is_stmt 1 view .LVU149
 400              		.loc 1 271 12 is_stmt 0 view .LVU150
 401 00fa C846     		mov	r8, r9
 402 00fc 58F8082B 		ldr	r2, [r8], #8
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 49


 403              	.LVL63:
 272:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 273:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* pack input data */
 274:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 275:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x1, x2, 0);
 404              		.loc 1 275 9 is_stmt 1 view .LVU151
 405              	.LBB35:
 406              		.loc 1 275 14 view .LVU152
 407              		.loc 1 275 14 view .LVU153
 408              		.syntax unified
 409              	@ 275 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 410 0100 C2EA0705 		pkhbt r5, r2, r7, lsl #0
 411              	@ 0 "" 2
 412              	.LVL64:
 413              		.loc 1 275 14 view .LVU154
 414              		.loc 1 275 14 is_stmt 0 view .LVU155
 415              		.thumb
 416              		.syntax unified
 417              	.LBE35:
 276:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 277:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x2, x1, 0);
 278:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #endif
 279:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 280:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 = __SMLADX(x3, y1, acc3);
 418              		.loc 1 280 9 is_stmt 1 view .LVU156
 419              	.LBB36:
 420              	.LBI36:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 421              		.loc 2 2044 31 view .LVU157
 422              	.LBB37:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 423              		.loc 2 2046 3 view .LVU158
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 424              		.loc 2 2048 3 view .LVU159
 425              		.syntax unified
 426              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 427 0104 25FB1343 		smladx r3, r5, r3, r4
 428              	@ 0 "" 2
 429              	.LVL65:
 430              		.loc 2 2049 3 view .LVU160
 431              		.loc 2 2049 3 is_stmt 0 view .LVU161
 432              		.thumb
 433              		.syntax unified
 434              	.LBE37:
 435              	.LBE36:
 281:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 282:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read four samples from smaller buffer */
 283:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         y1 = _SIMD32_OFFSET(pScr2 + 2U);
 436              		.loc 1 283 9 is_stmt 1 view .LVU162
 437              		.loc 1 283 12 is_stmt 0 view .LVU163
 438 0108 7468     		ldr	r4, [r6, #4]
 439              	.LVL66:
 284:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 285:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 = __SMLAD(x2, y1, acc0);
 440              		.loc 1 285 9 is_stmt 1 view .LVU164
 441              	.LBB38:
 442              	.LBI38:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 50


2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 443              		.loc 2 2036 31 view .LVU165
 444              	.LBB39:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445              		.loc 2 2038 3 view .LVU166
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 446              		.loc 2 2040 3 view .LVU167
 447              		.syntax unified
 448              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 449 010a 27FB0411 		smlad r1, r7, r4, r1
 450              	@ 0 "" 2
 451              	.LVL67:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 452              		.loc 2 2041 3 view .LVU168
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 453              		.loc 2 2041 3 is_stmt 0 view .LVU169
 454              		.thumb
 455              		.syntax unified
 456              	.LBE39:
 457              	.LBE38:
 286:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 287:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 = __SMLAD(x1, y1, acc2);
 458              		.loc 1 287 9 is_stmt 1 view .LVU170
 459              	.LBB40:
 460              	.LBI40:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 461              		.loc 2 2036 31 view .LVU171
 462              	.LBB41:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463              		.loc 2 2038 3 view .LVU172
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 464              		.loc 2 2040 3 view .LVU173
 465              		.syntax unified
 466              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 467 010e 22FB0400 		smlad r0, r2, r4, r0
 468              	@ 0 "" 2
 469              	.LVL68:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 470              		.loc 2 2041 3 view .LVU174
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471              		.loc 2 2041 3 is_stmt 0 view .LVU175
 472              		.thumb
 473              		.syntax unified
 474              	.LBE41:
 475              	.LBE40:
 288:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 289:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 = __SMLADX(x3, y1, acc1);
 476              		.loc 1 289 9 is_stmt 1 view .LVU176
 477              	.LBB42:
 478              	.LBI42:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 479              		.loc 2 2044 31 view .LVU177
 480              	.LBB43:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 481              		.loc 2 2046 3 view .LVU178
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482              		.loc 2 2048 3 view .LVU179
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 51


 483              		.syntax unified
 484              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 485 0112 25FB14C5 		smladx r5, r5, r4, ip
 486              	@ 0 "" 2
 487              	.LVL69:
 488              		.loc 2 2049 3 view .LVU180
 489              		.loc 2 2049 3 is_stmt 0 view .LVU181
 490              		.thumb
 491              		.syntax unified
 492              	.LBE43:
 493              	.LBE42:
 290:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 291:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x2 = *__SIMD32(pScr1)++;
 494              		.loc 1 291 9 is_stmt 1 view .LVU182
 495              		.loc 1 291 12 is_stmt 0 view .LVU183
 496 0116 D9F80470 		ldr	r7, [r9, #4]
 497              	.LVL70:
 292:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 293:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 294:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x2, x1, 0);
 498              		.loc 1 294 9 is_stmt 1 view .LVU184
 499              	.LBB44:
 500              		.loc 1 294 14 view .LVU185
 501              		.loc 1 294 14 view .LVU186
 502              		.syntax unified
 503              	@ 294 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 504 011a C7EA020C 		pkhbt ip, r7, r2, lsl #0
 505              	@ 0 "" 2
 506              	.LVL71:
 507              		.loc 1 294 14 view .LVU187
 508              		.loc 1 294 14 is_stmt 0 view .LVU188
 509              		.thumb
 510              		.syntax unified
 511              	.LBE44:
 295:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 296:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x1, x2, 0);
 297:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #endif
 298:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 299:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 = __SMLADX(x3, y1, acc3);
 512              		.loc 1 299 9 is_stmt 1 view .LVU189
 513              	.LBB45:
 514              	.LBI45:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 515              		.loc 2 2044 31 view .LVU190
 516              	.LBB46:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 517              		.loc 2 2046 3 view .LVU191
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 518              		.loc 2 2048 3 view .LVU192
 519              		.syntax unified
 520              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 521 011e 2CFB1434 		smladx r4, ip, r4, r3
 522              	@ 0 "" 2
 523              	.LVL72:
 524              		.loc 2 2049 3 view .LVU193
 525              		.loc 2 2049 3 is_stmt 0 view .LVU194
 526              		.thumb
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 52


 527              		.syntax unified
 528              	.LBE46:
 529              	.LBE45:
 300:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 301:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         pScr2 += 4U;
 530              		.loc 1 301 9 is_stmt 1 view .LVU195
 531              		.loc 1 301 15 is_stmt 0 view .LVU196
 532 0122 0836     		adds	r6, r6, #8
 533              	.LVL73:
 302:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 303:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 304:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement the loop counter */
 305:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 534              		.loc 1 305 9 is_stmt 1 view .LVU197
 535              		.loc 1 305 15 is_stmt 0 view .LVU198
 536 0124 0EF1FF3E 		add	lr, lr, #-1
 537              	.LVL74:
 291:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 538              		.loc 1 291 30 view .LVU199
 539 0128 C146     		mov	r9, r8
 540              	.LVL75:
 541              	.L13:
 250:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 542              		.loc 1 250 21 is_stmt 1 view .LVU200
 543 012a BEF1000F 		cmp	lr, #0
 544 012e DBD1     		bne	.L14
 306:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 307:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 308:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 309:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 310:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Update scratch pointer for remaining samples of smaller length sequence */
 311:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr1 -= 4U;
 545              		.loc 1 311 13 is_stmt 0 view .LVU201
 546 0130 2B46     		mov	r3, r5
 547 0132 5D46     		mov	r5, fp
 548              	.LVL76:
 549              		.loc 1 311 13 view .LVU202
 550 0134 DDF800B0 		ldr	fp, [sp]
 551              	.LVL77:
 552              		.loc 1 311 13 view .LVU203
 553 0138 D046     		mov	r8, r10
 554 013a DDF804A0 		ldr	r10, [sp, #4]
 555              	.LVL78:
 556              		.loc 1 311 7 is_stmt 1 view .LVU204
 557              		.loc 1 311 13 is_stmt 0 view .LVU205
 558 013e A9F10802 		sub	r2, r9, #8
 559              	.LVL79:
 312:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 313:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 314:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* apply same above for remaining samples of smaller length sequence */
 315:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) & 3U;
 560              		.loc 1 315 7 is_stmt 1 view .LVU206
 316:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 317:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 561              		.loc 1 317 7 view .LVU207
 315:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 562              		.loc 1 315 14 is_stmt 0 view .LVU208
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 53


 563 0142 DDF80CC0 		ldr	ip, [sp, #12]
 564 0146 6746     		mov	r7, ip
 565              	.LVL80:
 315:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 566              		.loc 1 315 14 view .LVU209
 567 0148 B446     		mov	ip, r6
 568 014a 3E46     		mov	r6, r7
 569              	.LVL81:
 570              		.loc 1 317 13 view .LVU210
 571 014c 13E0     		b	.L15
 572              	.LVL82:
 573              	.L16:
 318:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 319:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 320:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* accumlate the results */
 321:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 += (*pScr1++ * *pScr2);
 574              		.loc 1 321 9 is_stmt 1 view .LVU211
 575              		.loc 1 321 18 is_stmt 0 view .LVU212
 576 014e B2F900E0 		ldrsh	lr, [r2]
 577              		.loc 1 321 29 view .LVU213
 578 0152 3CF9027B 		ldrsh	r7, [ip], #2
 579              	.LVL83:
 580              		.loc 1 321 14 view .LVU214
 581 0156 07FB0E11 		mla	r1, r7, lr, r1
 582              	.LVL84:
 322:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 += (*pScr1++ * *pScr2);
 583              		.loc 1 322 9 is_stmt 1 view .LVU215
 584              		.loc 1 322 18 is_stmt 0 view .LVU216
 585 015a B2F902E0 		ldrsh	lr, [r2, #2]
 586              		.loc 1 322 14 view .LVU217
 587 015e 0EFB0733 		mla	r3, lr, r7, r3
 588              	.LVL85:
 323:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 += (*pScr1++ * *pScr2);
 589              		.loc 1 323 9 is_stmt 1 view .LVU218
 590              		.loc 1 323 18 is_stmt 0 view .LVU219
 591 0162 B2F904E0 		ldrsh	lr, [r2, #4]
 592              		.loc 1 323 14 view .LVU220
 593 0166 0EFB0700 		mla	r0, lr, r7, r0
 594              	.LVL86:
 324:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 += (*pScr1++ * *pScr2++);
 595              		.loc 1 324 9 is_stmt 1 view .LVU221
 596              		.loc 1 324 18 is_stmt 0 view .LVU222
 597 016a B2F906E0 		ldrsh	lr, [r2, #6]
 598              	.LVL87:
 599              		.loc 1 324 14 view .LVU223
 600 016e 0EFB0744 		mla	r4, lr, r7, r4
 601              	.LVL88:
 325:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 326:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         pScr1 -= 3U;
 602              		.loc 1 326 9 is_stmt 1 view .LVU224
 603              		.loc 1 326 15 is_stmt 0 view .LVU225
 604 0172 0232     		adds	r2, r2, #2
 605              	.LVL89:
 327:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 328:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement the loop counter */
 329:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 606              		.loc 1 329 9 is_stmt 1 view .LVU226
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 54


 607              		.loc 1 329 15 is_stmt 0 view .LVU227
 608 0174 013E     		subs	r6, r6, #1
 609              	.LVL90:
 610              	.L15:
 317:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 611              		.loc 1 317 21 is_stmt 1 view .LVU228
 612 0176 002E     		cmp	r6, #0
 613 0178 E9D1     		bne	.L16
 330:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 331:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 332:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       blkCnt--;
 614              		.loc 1 332 7 view .LVU229
 615              		.loc 1 332 13 is_stmt 0 view .LVU230
 616 017a 013D     		subs	r5, r5, #1
 617              	.LVL91:
 333:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 334:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 335:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out0 = (q7_t) (__SSAT(acc0 >> 7U, 8));
 618              		.loc 1 335 7 is_stmt 1 view .LVU231
 619              	.LBB47:
 620              		.loc 1 335 22 view .LVU232
 621 017c C911     		asrs	r1, r1, #7
 622              	.LVL92:
 623              		.loc 1 335 22 view .LVU233
 624              		.syntax unified
 625              	@ 335 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 626 017e 01F30701 		ssat r1, #8, r1
 627              	@ 0 "" 2
 628              	.LVL93:
 629              		.loc 1 335 22 view .LVU234
 630              		.thumb
 631              		.syntax unified
 632              	.LBE47:
 633              		.loc 1 335 12 is_stmt 0 view .LVU235
 634 0182 49B2     		sxtb	r1, r1
 635              	.LVL94:
 336:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 636              		.loc 1 336 7 is_stmt 1 view .LVU236
 637              	.LBB48:
 638              		.loc 1 336 22 view .LVU237
 639 0184 DB11     		asrs	r3, r3, #7
 640              	.LVL95:
 641              		.loc 1 336 22 view .LVU238
 642              		.syntax unified
 643              	@ 336 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 644 0186 03F30703 		ssat r3, #8, r3
 645              	@ 0 "" 2
 646              	.LVL96:
 647              		.loc 1 336 22 view .LVU239
 648              		.thumb
 649              		.syntax unified
 650              	.LBE48:
 651              		.loc 1 336 12 is_stmt 0 view .LVU240
 652 018a 5AB2     		sxtb	r2, r3
 653              	.LVL97:
 337:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 654              		.loc 1 337 7 is_stmt 1 view .LVU241
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 55


 655              	.LBB49:
 656              		.loc 1 337 22 view .LVU242
 657 018c C011     		asrs	r0, r0, #7
 658              	.LVL98:
 659              		.loc 1 337 22 view .LVU243
 660              		.syntax unified
 661              	@ 337 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 662 018e 00F30700 		ssat r0, #8, r0
 663              	@ 0 "" 2
 664              	.LVL99:
 665              		.loc 1 337 22 view .LVU244
 666              		.thumb
 667              		.syntax unified
 668              	.LBE49:
 669              		.loc 1 337 12 is_stmt 0 view .LVU245
 670 0192 40B2     		sxtb	r0, r0
 671              	.LVL100:
 338:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
 672              		.loc 1 338 7 is_stmt 1 view .LVU246
 673              	.LBB50:
 674              		.loc 1 338 22 view .LVU247
 675 0194 E411     		asrs	r4, r4, #7
 676              	.LVL101:
 677              		.loc 1 338 22 view .LVU248
 678              		.syntax unified
 679              	@ 338 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 680 0196 04F30704 		ssat r4, #8, r4
 681              	@ 0 "" 2
 682              	.LVL102:
 683              		.loc 1 338 22 view .LVU249
 684              		.loc 1 338 22 is_stmt 0 view .LVU250
 685              		.thumb
 686              		.syntax unified
 687              	.LBE50:
 339:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 340:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *__SIMD32(pOut)++ = __PACKq7(out0, out1, out2, out3);
 688              		.loc 1 340 7 is_stmt 1 view .LVU251
 689              		.loc 1 340 27 is_stmt 0 view .LVU252
 690 019a CBB2     		uxtb	r3, r1
 691              	.LVL103:
 692              		.loc 1 340 27 view .LVU253
 693 019c 1202     		lsls	r2, r2, #8
 694              	.LVL104:
 695              		.loc 1 340 27 view .LVU254
 696 019e 92B2     		uxth	r2, r2
 697 01a0 1343     		orrs	r3, r3, r2
 698 01a2 0004     		lsls	r0, r0, #16
 699              	.LVL105:
 700              		.loc 1 340 27 view .LVU255
 701 01a4 00F47F00 		and	r0, r0, #16711680
 702 01a8 0343     		orrs	r3, r3, r0
 703              		.loc 1 340 22 view .LVU256
 704 01aa 5A46     		mov	r2, fp
 705              	.LVL106:
 706              		.loc 1 340 27 view .LVU257
 707 01ac 43EA0463 		orr	r3, r3, r4, lsl #24
 708              		.loc 1 340 25 view .LVU258
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 56


 709 01b0 42F8043B 		str	r3, [r2], #4
 710              	.LVL107:
 341:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 342:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
 343:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr2 = py;
 711              		.loc 1 343 7 is_stmt 1 view .LVU259
 344:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 345:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScratch1 += 4U;
 712              		.loc 1 345 7 view .LVU260
 340:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 713              		.loc 1 340 22 is_stmt 0 view .LVU261
 714 01b4 9346     		mov	fp, r2
 715              		.loc 1 345 17 view .LVU262
 716 01b6 5746     		mov	r7, r10
 717              	.LVL108:
 718              	.L12:
 231:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 719              		.loc 1 231 19 is_stmt 1 view .LVU263
 720 01b8 95B1     		cbz	r5, .L26
 234:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 721              		.loc 1 234 7 view .LVU264
 722              	.LVL109:
 237:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 723              		.loc 1 237 7 view .LVU265
 238:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc2 = 0;
 724              		.loc 1 238 7 view .LVU266
 239:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 725              		.loc 1 239 7 view .LVU267
 240:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 726              		.loc 1 240 7 view .LVU268
 243:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 727              		.loc 1 243 7 view .LVU269
 243:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 728              		.loc 1 243 10 is_stmt 0 view .LVU270
 729 01ba BA46     		mov	r10, r7
 730 01bc 5AF8082B 		ldr	r2, [r10], #8
 731              	.LVL110:
 246:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 732              		.loc 1 246 7 is_stmt 1 view .LVU271
 246:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 733              		.loc 1 246 10 is_stmt 0 view .LVU272
 734 01c0 7F68     		ldr	r7, [r7, #4]
 735              	.LVL111:
 248:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 736              		.loc 1 248 7 is_stmt 1 view .LVU273
 250:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 737              		.loc 1 250 7 view .LVU274
 246:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 738              		.loc 1 246 28 is_stmt 0 view .LVU275
 739 01c2 D146     		mov	r9, r10
 250:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 740              		.loc 1 250 13 view .LVU276
 741 01c4 129E     		ldr	r6, [sp, #72]
 248:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 742              		.loc 1 248 14 view .LVU277
 743 01c6 DDF808E0 		ldr	lr, [sp, #8]
 240:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 57


 744              		.loc 1 240 12 view .LVU278
 745 01ca 0024     		movs	r4, #0
 239:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 746              		.loc 1 239 12 view .LVU279
 747 01cc 2046     		mov	r0, r4
 237:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 748              		.loc 1 237 12 view .LVU280
 749 01ce 2146     		mov	r1, r4
 750 01d0 CDF800B0 		str	fp, [sp]
 751 01d4 CDF804A0 		str	r10, [sp, #4]
 752 01d8 AB46     		mov	fp, r5
 753              	.LVL112:
 237:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 754              		.loc 1 237 12 view .LVU281
 755 01da 2546     		mov	r5, r4
 756              	.LVL113:
 237:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 757              		.loc 1 237 12 view .LVU282
 758 01dc C246     		mov	r10, r8
 759              	.LVL114:
 250:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 760              		.loc 1 250 13 view .LVU283
 761 01de A4E7     		b	.L13
 762              	.LVL115:
 763              	.L26:
 346:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 347:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 348:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 349:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     blkCnt = (numPoints) & 0x3;
 764              		.loc 1 349 12 view .LVU284
 765 01e0 4546     		mov	r5, r8
 766              	.LVL116:
 767              		.loc 1 349 12 view .LVU285
 768 01e2 109E     		ldr	r6, [sp, #64]
 769              		.loc 1 349 5 is_stmt 1 view .LVU286
 770              		.loc 1 349 12 is_stmt 0 view .LVU287
 771 01e4 06F00300 		and	r0, r6, #3
 772              	.LVL117:
 350:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 351:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Calculate convolution for remaining samples of Bigger length sequence */
 352:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (blkCnt > 0)
 773              		.loc 1 352 5 is_stmt 1 view .LVU288
 774              		.loc 1 352 11 is_stmt 0 view .LVU289
 775 01e8 1BE0     		b	.L18
 776              	.LVL118:
 777              	.L20:
 353:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 354:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialze temporary scratch pointer as scratch1 */
 355:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr1 = pScratch1;
 356:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 357:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Clear Accumlators */
 358:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc0 = 0;
 359:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 360:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) >> 1U;
 361:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 362:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 363:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 58


 364:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 365:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read next two samples from scratch1 buffer */
 366:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x1 = *__SIMD32(pScr1)++;
 778              		.loc 1 366 9 is_stmt 1 view .LVU290
 779              		.loc 1 366 12 is_stmt 0 view .LVU291
 780 01ea 52F8044B 		ldr	r4, [r2], #4
 781              	.LVL119:
 367:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 368:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read two samples from smaller buffer */
 369:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         y1 = *__SIMD32(pScr2)++;
 782              		.loc 1 369 9 is_stmt 1 view .LVU292
 783              		.loc 1 369 12 is_stmt 0 view .LVU293
 784 01ee 53F804CB 		ldr	ip, [r3], #4
 785              	.LVL120:
 370:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 371:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 = __SMLAD(x1, y1, acc0);
 786              		.loc 1 371 9 is_stmt 1 view .LVU294
 787              	.LBB51:
 788              	.LBI51:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 789              		.loc 2 2036 31 view .LVU295
 790              	.LBB52:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 791              		.loc 2 2038 3 view .LVU296
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 792              		.loc 2 2040 3 view .LVU297
 793              		.syntax unified
 794              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 795 01f2 24FB0C11 		smlad r1, r4, ip, r1
 796              	@ 0 "" 2
 797              	.LVL121:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 798              		.loc 2 2041 3 view .LVU298
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799              		.loc 2 2041 3 is_stmt 0 view .LVU299
 800              		.thumb
 801              		.syntax unified
 802              	.LBE52:
 803              	.LBE51:
 372:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 373:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement the loop counter */
 374:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 804              		.loc 1 374 9 is_stmt 1 view .LVU300
 805              		.loc 1 374 15 is_stmt 0 view .LVU301
 806 01f6 013E     		subs	r6, r6, #1
 807              	.LVL122:
 808              	.L19:
 362:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 809              		.loc 1 362 21 is_stmt 1 view .LVU302
 810 01f8 002E     		cmp	r6, #0
 811 01fa F6D1     		bne	.L20
 375:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 376:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 377:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) & 1U;
 812              		.loc 1 377 7 view .LVU303
 813              		.loc 1 377 14 is_stmt 0 view .LVU304
 814 01fc 05F00104 		and	r4, r5, #1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 59


 815              	.LVL123:
 378:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 379:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* apply same above for remaining samples of smaller length sequence */
 380:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 816              		.loc 1 380 7 is_stmt 1 view .LVU305
 817              		.loc 1 380 13 is_stmt 0 view .LVU306
 818 0200 06E0     		b	.L21
 819              	.L22:
 381:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 382:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 383:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* accumlate the results */
 384:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 += (*pScr1++ * *pScr2++);
 820              		.loc 1 384 9 is_stmt 1 view .LVU307
 821              	.LVL124:
 822              		.loc 1 384 18 is_stmt 0 view .LVU308
 823 0202 32F9026B 		ldrsh	r6, [r2], #2
 824              	.LVL125:
 825              		.loc 1 384 29 view .LVU309
 826 0206 33F902CB 		ldrsh	ip, [r3], #2
 827              	.LVL126:
 828              		.loc 1 384 14 view .LVU310
 829 020a 0CFB0611 		mla	r1, ip, r6, r1
 830              	.LVL127:
 385:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 386:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement the loop counter */
 387:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 831              		.loc 1 387 9 is_stmt 1 view .LVU311
 832              		.loc 1 387 15 is_stmt 0 view .LVU312
 833 020e 013C     		subs	r4, r4, #1
 834              	.LVL128:
 835              	.L21:
 380:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 836              		.loc 1 380 21 is_stmt 1 view .LVU313
 837 0210 002C     		cmp	r4, #0
 838 0212 F6D1     		bne	.L22
 388:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 389:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 390:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       blkCnt--;
 839              		.loc 1 390 7 view .LVU314
 840              		.loc 1 390 13 is_stmt 0 view .LVU315
 841 0214 0138     		subs	r0, r0, #1
 842              	.LVL129:
 391:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 392:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 393:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pOut++ = (q7_t) (__SSAT(acc0 >> 7U, 8));
 843              		.loc 1 393 7 is_stmt 1 view .LVU316
 844              	.LBB53:
 845              		.loc 1 393 25 view .LVU317
 846 0216 C911     		asrs	r1, r1, #7
 847              	.LVL130:
 848              		.loc 1 393 25 view .LVU318
 849              		.syntax unified
 850              	@ 393 "DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 851 0218 01F30701 		ssat r1, #8, r1
 852              	@ 0 "" 2
 853              	.LVL131:
 854              		.loc 1 393 25 view .LVU319
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 60


 855              		.loc 1 393 25 is_stmt 0 view .LVU320
 856              		.thumb
 857              		.syntax unified
 858              	.LBE53:
 859              		.loc 1 393 15 view .LVU321
 860 021c 0BF8011B 		strb	r1, [fp], #1
 861              	.LVL132:
 394:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 395:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
 396:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr2 = py;
 862              		.loc 1 396 7 is_stmt 1 view .LVU322
 397:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 398:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScratch1 += 1U;
 863              		.loc 1 398 7 view .LVU323
 864              		.loc 1 398 17 is_stmt 0 view .LVU324
 865 0220 0237     		adds	r7, r7, #2
 866              	.LVL133:
 867              	.L18:
 352:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 868              		.loc 1 352 19 is_stmt 1 view .LVU325
 869 0222 30B1     		cbz	r0, .L2
 355:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 870              		.loc 1 355 7 view .LVU326
 871              	.LVL134:
 358:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 872              		.loc 1 358 7 view .LVU327
 360:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 873              		.loc 1 360 7 view .LVU328
 360:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 874              		.loc 1 360 14 is_stmt 0 view .LVU329
 875 0224 6E08     		lsrs	r6, r5, #1
 876              	.LVL135:
 362:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 877              		.loc 1 362 7 is_stmt 1 view .LVU330
 355:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 878              		.loc 1 355 13 is_stmt 0 view .LVU331
 879 0226 3A46     		mov	r2, r7
 362:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 880              		.loc 1 362 13 view .LVU332
 881 0228 129B     		ldr	r3, [sp, #72]
 358:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 882              		.loc 1 358 12 view .LVU333
 883 022a 0021     		movs	r1, #0
 362:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 884              		.loc 1 362 13 view .LVU334
 885 022c E4E7     		b	.L19
 886              	.LVL136:
 887              	.L24:
  92:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
 888              		.loc 1 92 12 view .LVU335
 889 022e 4FF0FF30 		mov	r0, #-1
 890              	.LVL137:
 891              	.L2:
 399:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 400:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 401:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 402:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* set status as ARM_MATH_SUCCESS */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 61


 403:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     status = ARM_MATH_SUCCESS;
 404:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 405:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 406:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
 407:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 408:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   return (status);
 892              		.loc 1 408 3 is_stmt 1 view .LVU336
 409:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 410:DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** }
 893              		.loc 1 410 1 is_stmt 0 view .LVU337
 894 0232 05B0     		add	sp, sp, #20
 895              	.LCFI2:
 896              		.cfi_def_cfa_offset 36
 897              		@ sp needed
 898 0234 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 899              		.loc 1 410 1 view .LVU338
 900              		.cfi_endproc
 901              	.LFE139:
 903              		.text
 904              	.Letext0:
 905              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 906              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 907              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 arm_conv_partial_opt_q7.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s:21     .text.arm_conv_partial_opt_q7:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccPHdv3O.s:27     .text.arm_conv_partial_opt_q7:00000000 arm_conv_partial_opt_q7

UNDEFINED SYMBOLS
arm_fill_q15
