INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:16:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.635ns period=5.270ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.635ns period=5.270ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.270ns  (clk rise@5.270ns - clk rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.992ns (19.964%)  route 3.977ns (80.036%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.753 - 5.270 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3267, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X9Y63          FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[4]/Q
                         net (fo=9, routed)           0.660     1.384    lsq3/handshake_lsq_lsq3_core/stq_addr_3_q[4]
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.043     1.427 f  lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_95/O
                         net (fo=1, routed)           0.352     1.778    lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_95_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.043     1.821 r  lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_69/O
                         net (fo=4, routed)           0.178     1.999    lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_69_n_0
    SLICE_X2Y62          LUT4 (Prop_lut4_I1_O)        0.043     2.042 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_131/O
                         net (fo=5, routed)           0.363     2.405    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_5_3
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.043     2.448 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[27]_i_19__0/O
                         net (fo=1, routed)           0.000     2.448    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[27]_i_19__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.699 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[27]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.699    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[27]_i_8__0_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.803 f  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_17/O[0]
                         net (fo=1, routed)           0.251     3.054    lsq3/handshake_lsq_lsq3_core/TEMP_49_double_out1[8]
    SLICE_X7Y59          LUT3 (Prop_lut3_I1_O)        0.120     3.174 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_14__0/O
                         net (fo=33, routed)          0.414     3.589    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_14__0_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.043     3.632 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_10__0/O
                         net (fo=1, routed)           0.419     4.050    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_10__0_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.043     4.093 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_3__0/O
                         net (fo=2, routed)           0.509     4.602    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_3__0_n_0
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.043     4.645 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_1__0/O
                         net (fo=33, routed)          0.831     5.477    lsq3/handshake_lsq_lsq3_core/p_25_in
    SLICE_X42Y61         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.270     5.270 r  
                                                      0.000     5.270 r  clk (IN)
                         net (fo=3267, unset)         0.483     5.753    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X42Y61         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]/C
                         clock pessimism              0.000     5.753    
                         clock uncertainty           -0.035     5.717    
    SLICE_X42Y61         FDRE (Setup_fdre_C_CE)      -0.169     5.548    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  0.071    




