-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    casted_output_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    casted_output_empty_n : IN STD_LOGIC;
    casted_output_read : OUT STD_LOGIC;
    p_fftInData_reOrdered_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    p_fftInData_reOrdered_full_n : IN STD_LOGIC;
    p_fftInData_reOrdered_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110101";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010101";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_F5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln231_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal fifo_has_next_sample_nbreadreq_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal delay_line_stall_2_load_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_load_reg_985_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln297_10_reg_1073 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_has_next_sample_reg_976 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_has_next_sample_reg_976_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op112_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_count_V_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal control_bits_V_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal sample_in_read_count_V_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal delay_line_stall_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal delayline_Array_29_ce0 : STD_LOGIC;
    signal delayline_Array_29_we0 : STD_LOGIC;
    signal delayline_Array_29_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal delayline_Array_32_ce0 : STD_LOGIC;
    signal delayline_Array_32_we0 : STD_LOGIC;
    signal delayline_Array_32_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal delayline_Array_34_ce0 : STD_LOGIC;
    signal delayline_Array_34_we0 : STD_LOGIC;
    signal delayline_Array_34_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal control_delayline_Array_23_ce0 : STD_LOGIC;
    signal control_delayline_Array_23_we0 : STD_LOGIC;
    signal control_delayline_Array_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Array_1_ce0 : STD_LOGIC;
    signal control_delayline_Array_1_we0 : STD_LOGIC;
    signal control_delayline_Array_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Array_3_ce0 : STD_LOGIC;
    signal control_delayline_Array_3_we0 : STD_LOGIC;
    signal control_delayline_Array_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delayline_Array_28_ce0 : STD_LOGIC;
    signal delayline_Array_28_we0 : STD_LOGIC;
    signal delayline_Array_28_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal delayline_Array_31_ce0 : STD_LOGIC;
    signal delayline_Array_31_we0 : STD_LOGIC;
    signal delayline_Array_31_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal delayline_Array_33_ce0 : STD_LOGIC;
    signal delayline_Array_33_we0 : STD_LOGIC;
    signal delayline_Array_33_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal casted_output_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_fftInData_reOrdered_blk_n : STD_LOGIC;
    signal t59_reg_192 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_fu_307_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_reg_980 : STD_LOGIC_VECTOR (3 downto 0);
    signal delay_line_stall_2_load_load_fu_313_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln231_reg_1029 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_reg_1029_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_real_V_0_fu_819_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_real_V_0_reg_1043 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_imag_V_0_reg_1048 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_real_V_1_fu_861_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_real_V_1_reg_1053 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_imag_V_1_reg_1058 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_real_V_2_fu_903_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_real_V_2_reg_1063 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_sample_M_imag_V_2_reg_1068 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln297_10_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_t59_phi_fu_196_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_0_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln870_fu_401_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln870_5_fu_417_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln256_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_03_i_fu_447_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_04_i_fu_489_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_05_i_fu_531_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal zext_ln66_fu_577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_9_fu_637_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_10_fu_697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_026_i_fu_799_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_027_i_fu_841_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_028_i_fu_883_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_valid_0_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_0_fu_619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_0_fu_619_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln316_fu_633_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_valid_1_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_1_fu_679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_1_fu_679_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln316_7_fu_693_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_valid_2_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_2_fu_739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_2_fu_739_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln79_fu_753_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_valid_3_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_3_fu_785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_3_fu_785_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_0_fu_619_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_valid_1_fu_679_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_valid_2_fu_739_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711_p6 : STD_LOGIC_VECTOR (21 downto 0);
    signal commuted_output_valid_0_fu_833_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal commuted_output_valid_1_fu_875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal commuted_output_valid_2_fu_917_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_triangle_input_valid_3_fu_785_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln297_9_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln297_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_943_p16 : STD_LOGIC_VECTOR (245 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_259 : BOOLEAN;
    signal ap_condition_77 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_mux_42_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        din3 : IN STD_LOGIC_VECTOR (21 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component fft2DKernel_mux_42_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_14 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (44 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_16 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (44 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_19 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (44 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delayline_Array_29_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_14
    generic map (
        DataWidth => 45,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_2,
        ce0 => delayline_Array_29_ce0,
        we0 => delayline_Array_29_we0,
        d0 => p_03_i_fu_447_p4,
        q0 => delayline_Array_29_q0);

    delayline_Array_32_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_16
    generic map (
        DataWidth => 45,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => delayline_Array_32_ce0,
        we0 => delayline_Array_32_we0,
        d0 => p_04_i_fu_489_p4,
        q0 => delayline_Array_32_q0);

    delayline_Array_34_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_19
    generic map (
        DataWidth => 45,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => delayline_Array_34_ce0,
        we0 => delayline_Array_34_we0,
        d0 => p_05_i_fu_531_p4,
        q0 => delayline_Array_34_q0);

    control_delayline_Array_23_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Array_23_ce0,
        we0 => control_delayline_Array_23_we0,
        d0 => zext_ln66_fu_577_p1,
        q0 => control_delayline_Array_23_q0);

    control_delayline_Array_1_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Array_1_ce0,
        we0 => control_delayline_Array_1_we0,
        d0 => zext_ln66_9_fu_637_p1,
        q0 => control_delayline_Array_1_q0);

    control_delayline_Array_3_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Array_3_ce0,
        we0 => control_delayline_Array_3_we0,
        d0 => zext_ln66_10_fu_697_p1,
        q0 => control_delayline_Array_3_q0);

    delayline_Array_28_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_14
    generic map (
        DataWidth => 45,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_2,
        ce0 => delayline_Array_28_ce0,
        we0 => delayline_Array_28_we0,
        d0 => p_026_i_fu_799_p4,
        q0 => delayline_Array_28_q0);

    delayline_Array_31_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_16
    generic map (
        DataWidth => 45,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => delayline_Array_31_ce0,
        we0 => delayline_Array_31_we0,
        d0 => p_027_i_fu_841_p4,
        q0 => delayline_Array_31_q0);

    delayline_Array_33_U : component fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_19
    generic map (
        DataWidth => 45,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => delayline_Array_33_ce0,
        we0 => delayline_Array_33_we0,
        d0 => p_028_i_fu_883_p4,
        q0 => delayline_Array_33_q0);

    mux_42_22_1_1_U448 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296,
        din1 => temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1,
        din2 => temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1,
        din3 => temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1,
        din4 => control_bits_V_2,
        dout => temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591_p6);

    mux_42_22_1_1_U449 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252,
        din1 => temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p2,
        din2 => temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p3,
        din3 => temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p4,
        din4 => control_bits_V_2,
        dout => temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p6);

    mux_42_1_1_1_U450 : component fft2DKernel_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206,
        din1 => temp_tagged_output_triangle_input_valid_0_fu_619_p2,
        din2 => temp_tagged_output_triangle_input_valid_0_fu_619_p3,
        din3 => temp_tagged_output_triangle_input_valid_0_fu_619_p4,
        din4 => control_bits_V_2,
        dout => temp_tagged_output_triangle_input_valid_0_fu_619_p6);

    mux_42_22_1_1_U451 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296,
        din1 => temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1,
        din2 => temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1,
        din3 => temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1,
        din4 => trunc_ln316_fu_633_p1,
        dout => temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651_p6);

    mux_42_22_1_1_U452 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252,
        din1 => temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p2,
        din2 => temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p3,
        din3 => temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p4,
        din4 => trunc_ln316_fu_633_p1,
        dout => temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p6);

    mux_42_1_1_1_U453 : component fft2DKernel_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206,
        din1 => temp_tagged_output_triangle_input_valid_1_fu_679_p2,
        din2 => temp_tagged_output_triangle_input_valid_1_fu_679_p3,
        din3 => temp_tagged_output_triangle_input_valid_1_fu_679_p4,
        din4 => trunc_ln316_fu_633_p1,
        dout => temp_tagged_output_triangle_input_valid_1_fu_679_p6);

    mux_42_22_1_1_U454 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296,
        din1 => temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1,
        din2 => temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1,
        din3 => temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1,
        din4 => trunc_ln316_7_fu_693_p1,
        dout => temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711_p6);

    mux_42_22_1_1_U455 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252,
        din1 => temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p2,
        din2 => temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p3,
        din3 => temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p4,
        din4 => trunc_ln316_7_fu_693_p1,
        dout => temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p6);

    mux_42_1_1_1_U456 : component fft2DKernel_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206,
        din1 => temp_tagged_output_triangle_input_valid_2_fu_739_p2,
        din2 => temp_tagged_output_triangle_input_valid_2_fu_739_p3,
        din3 => temp_tagged_output_triangle_input_valid_2_fu_739_p4,
        din4 => trunc_ln316_7_fu_693_p1,
        dout => temp_tagged_output_triangle_input_valid_2_fu_739_p6);

    mux_42_22_1_1_U457 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296,
        din1 => temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1,
        din2 => temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1,
        din3 => temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1,
        din4 => trunc_ln79_fu_753_p1,
        dout => temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757_p6);

    mux_42_22_1_1_U458 : component fft2DKernel_mux_42_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 2,
        dout_WIDTH => 22)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252,
        din1 => temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p2,
        din2 => temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p3,
        din3 => temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p4,
        din4 => trunc_ln79_fu_753_p1,
        dout => temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p6);

    mux_42_1_1_1_U459 : component fft2DKernel_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206,
        din1 => temp_tagged_output_triangle_input_valid_3_fu_785_p2,
        din2 => temp_tagged_output_triangle_input_valid_3_fu_785_p3,
        din3 => temp_tagged_output_triangle_input_valid_3_fu_785_p4,
        din4 => trunc_ln79_fu_753_p1,
        dout => temp_tagged_output_triangle_input_valid_3_fu_785_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln231_reg_1029_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= casted_output_dout(117 downto 96);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= casted_output_dout(181 downto 160);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= casted_output_dout(245 downto 224);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= casted_output_dout(85 downto 64);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= casted_output_dout(149 downto 128);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= casted_output_dout(213 downto 192);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= casted_output_dout(53 downto 32);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= ap_const_lv22_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (delay_line_stall_2_load_load_fu_313_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 <= ap_const_lv1_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_0_reg_206;
                end if;
            end if; 
        end if;
    end process;

    t59_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln231_reg_1029 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t59_reg_192 <= t_reg_980;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln231_reg_1029 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t59_reg_192 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then
                and_ln297_10_reg_1073 <= and_ln297_10_fu_937_p2;
                commuted_output_sample_M_imag_V_0_reg_1048 <= delayline_Array_28_q0(43 downto 22);
                commuted_output_sample_M_imag_V_1_reg_1058 <= delayline_Array_31_q0(43 downto 22);
                commuted_output_sample_M_imag_V_2_reg_1068 <= delayline_Array_33_q0(43 downto 22);
                commuted_output_sample_M_real_V_0_reg_1043 <= commuted_output_sample_M_real_V_0_fu_819_p1;
                commuted_output_sample_M_real_V_1_reg_1053 <= commuted_output_sample_M_real_V_1_fu_861_p1;
                commuted_output_sample_M_real_V_2_reg_1063 <= commuted_output_sample_M_real_V_2_fu_903_p1;
                temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038 <= temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p6;
                temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033 <= temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V_2 <= control_count_V_2;
                control_count_V_2 <= add_ln870_fu_401_p2;
                delay_line_stall_2 <= icmp_ln256_fu_423_p2;
                sample_in_read_count_V_2 <= add_ln870_5_fu_417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_2_load_reg_985 <= delay_line_stall_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_2_load_reg_985_pp0_iter1_reg <= delay_line_stall_2_load_reg_985;
                fifo_has_next_sample_reg_976 <= fifo_has_next_sample_nbreadreq_fu_156_p3;
                fifo_has_next_sample_reg_976_pp0_iter1_reg <= fifo_has_next_sample_reg_976;
                icmp_ln231_reg_1029 <= icmp_ln231_fu_441_p2;
                icmp_ln231_reg_1029_pp0_iter1_reg <= icmp_ln231_reg_1029;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_reg_980 <= t_fu_307_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln870_5_fu_417_p2 <= std_logic_vector(unsigned(sample_in_read_count_V_2) + unsigned(ap_const_lv2_1));
    add_ln870_fu_401_p2 <= std_logic_vector(unsigned(control_count_V_2) + unsigned(ap_const_lv2_1));
    and_ln297_10_fu_937_p2 <= (and_ln297_fu_925_p2 and and_ln297_9_fu_931_p2);
    and_ln297_9_fu_931_p2 <= (temp_tagged_output_triangle_input_valid_3_fu_785_p6 and commuted_output_valid_2_fu_917_p3);
    and_ln297_fu_925_p2 <= (commuted_output_valid_1_fu_875_p3 and commuted_output_valid_0_fu_833_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_156_p3, p_fftInData_reOrdered_full_n, ap_predicate_op112_write_state4, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op112_write_state4 = ap_const_boolean_1) and (p_fftInData_reOrdered_full_n = ap_const_logic_0)) or ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (casted_output_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_156_p3, p_fftInData_reOrdered_full_n, ap_predicate_op112_write_state4, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op112_write_state4 = ap_const_boolean_1) and (p_fftInData_reOrdered_full_n = ap_const_logic_0)) or ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (casted_output_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_156_p3, p_fftInData_reOrdered_full_n, ap_predicate_op112_write_state4, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op112_write_state4 = ap_const_boolean_1) and (p_fftInData_reOrdered_full_n = ap_const_logic_0)) or ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (casted_output_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_156_p3)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (casted_output_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter2_assign_proc : process(p_fftInData_reOrdered_full_n, ap_predicate_op112_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter2 <= ((ap_predicate_op112_write_state4 = ap_const_boolean_1) and (p_fftInData_reOrdered_full_n = ap_const_logic_0));
    end process;


    ap_condition_259_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_259 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_77_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_77 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln231_reg_1029_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln231_reg_1029_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (p_fftInData_reOrdered_blk_n and casted_output_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);

    ap_phi_mux_t59_phi_fu_196_p6_assign_proc : process(t59_reg_192, t_reg_980, icmp_ln231_reg_1029, ap_condition_259)
    begin
        if ((ap_const_boolean_1 = ap_condition_259)) then
            if ((icmp_ln231_reg_1029 = ap_const_lv1_1)) then 
                ap_phi_mux_t59_phi_fu_196_p6 <= ap_const_lv4_0;
            elsif ((icmp_ln231_reg_1029 = ap_const_lv1_0)) then 
                ap_phi_mux_t59_phi_fu_196_p6 <= t_reg_980;
            else 
                ap_phi_mux_t59_phi_fu_196_p6 <= t59_reg_192;
            end if;
        else 
            ap_phi_mux_t59_phi_fu_196_p6 <= t59_reg_192;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_0_reg_206 <= "X";

    ap_predicate_op112_write_state4_assign_proc : process(delay_line_stall_2_load_reg_985_pp0_iter1_reg, and_ln297_10_reg_1073, fifo_has_next_sample_reg_976_pp0_iter1_reg)
    begin
                ap_predicate_op112_write_state4 <= (((fifo_has_next_sample_reg_976_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln297_10_reg_1073)) or ((delay_line_stall_2_load_reg_985_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln297_10_reg_1073)));
    end process;


    ap_ready_assign_proc : process(ap_start, icmp_ln231_fu_441_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (icmp_ln231_fu_441_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    casted_output_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_156_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            casted_output_blk_n <= casted_output_empty_n;
        else 
            casted_output_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    casted_output_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fifo_has_next_sample_nbreadreq_fu_156_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fifo_has_next_sample_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            casted_output_read <= ap_const_logic_1;
        else 
            casted_output_read <= ap_const_logic_0;
        end if; 
    end process;

    commuted_output_sample_M_real_V_0_fu_819_p1 <= delayline_Array_28_q0(22 - 1 downto 0);
    commuted_output_sample_M_real_V_1_fu_861_p1 <= delayline_Array_31_q0(22 - 1 downto 0);
    commuted_output_sample_M_real_V_2_fu_903_p1 <= delayline_Array_33_q0(22 - 1 downto 0);
    commuted_output_valid_0_fu_833_p3 <= delayline_Array_28_q0(44 downto 44);
    commuted_output_valid_1_fu_875_p3 <= delayline_Array_31_q0(44 downto 44);
    commuted_output_valid_2_fu_917_p3 <= delayline_Array_33_q0(44 downto 44);

    control_delayline_Array_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            control_delayline_Array_1_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Array_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            control_delayline_Array_1_we0 <= ap_const_logic_1;
        else 
            control_delayline_Array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Array_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            control_delayline_Array_23_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Array_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Array_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            control_delayline_Array_23_we0 <= ap_const_logic_1;
        else 
            control_delayline_Array_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Array_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            control_delayline_Array_3_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Array_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            control_delayline_Array_3_we0 <= ap_const_logic_1;
        else 
            control_delayline_Array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    delay_line_stall_2_load_load_fu_313_p1 <= delay_line_stall_2;

    delayline_Array_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_28_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_28_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_28_we0 <= ap_const_logic_1;
        else 
            delayline_Array_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_29_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_29_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_29_we0 <= ap_const_logic_1;
        else 
            delayline_Array_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_31_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_31_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_31_we0 <= ap_const_logic_1;
        else 
            delayline_Array_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_32_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_32_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_32_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_32_we0 <= ap_const_logic_1;
        else 
            delayline_Array_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_33_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_33_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_33_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_33_we0 <= ap_const_logic_1;
        else 
            delayline_Array_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_34_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_34_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_34_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_2_load_reg_985, fifo_has_next_sample_reg_976, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((fifo_has_next_sample_reg_976 = ap_const_lv1_1) or (delay_line_stall_2_load_reg_985 = ap_const_lv1_0)))) then 
            delayline_Array_34_we0 <= ap_const_logic_1;
        else 
            delayline_Array_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    fifo_has_next_sample_nbreadreq_fu_156_p3 <= (0=>(casted_output_empty_n), others=>'-');
    icmp_ln231_fu_441_p2 <= "1" when (ap_phi_mux_t59_phi_fu_196_p6 = ap_const_lv4_9) else "0";
    icmp_ln256_fu_423_p2 <= "0" when (sample_in_read_count_V_2 = ap_const_lv2_3) else "1";
    p_026_i_fu_799_p4 <= ((temp_tagged_output_triangle_input_valid_0_fu_619_p6 & temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p6) & temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591_p6);
    p_027_i_fu_841_p4 <= ((temp_tagged_output_triangle_input_valid_1_fu_679_p6 & temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p6) & temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651_p6);
    p_028_i_fu_883_p4 <= ((temp_tagged_output_triangle_input_valid_2_fu_739_p6 & temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p6) & temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711_p6);
    p_03_i_fu_447_p4 <= ((ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 & ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219) & ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263);
    p_04_i_fu_489_p4 <= ((ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 & ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230) & ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274);
    p_05_i_fu_531_p4 <= ((ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 & ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241) & ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285);

    p_fftInData_reOrdered_blk_n_assign_proc : process(p_fftInData_reOrdered_full_n, ap_predicate_op112_write_state4, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op112_write_state4 = ap_const_boolean_1))) then 
            p_fftInData_reOrdered_blk_n <= p_fftInData_reOrdered_full_n;
        else 
            p_fftInData_reOrdered_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_fftInData_reOrdered_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_943_p16),256));

    p_fftInData_reOrdered_write_assign_proc : process(ap_predicate_op112_write_state4, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op112_write_state4 = ap_const_boolean_1))) then 
            p_fftInData_reOrdered_write <= ap_const_logic_1;
        else 
            p_fftInData_reOrdered_write <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_307_p2 <= std_logic_vector(unsigned(ap_phi_mux_t59_phi_fu_196_p6) + unsigned(ap_const_lv4_1));
    temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317_p1 <= casted_output_dout(22 - 1 downto 0);
    temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1 <= delayline_Array_34_q0(22 - 1 downto 0);
    temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1 <= delayline_Array_32_q0(22 - 1 downto 0);
    temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1 <= delayline_Array_29_q0(22 - 1 downto 0);
    temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p2 <= delayline_Array_34_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p3 <= delayline_Array_32_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p4 <= delayline_Array_29_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p2 <= delayline_Array_34_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p3 <= delayline_Array_32_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p4 <= delayline_Array_29_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p2 <= delayline_Array_34_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p3 <= delayline_Array_32_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p4 <= delayline_Array_29_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p2 <= delayline_Array_34_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p3 <= delayline_Array_32_q0(43 downto 22);
    temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p4 <= delayline_Array_29_q0(43 downto 22);
    temp_tagged_output_triangle_input_valid_0_fu_619_p2 <= delayline_Array_34_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_0_fu_619_p3 <= delayline_Array_32_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_0_fu_619_p4 <= delayline_Array_29_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_1_fu_679_p2 <= delayline_Array_34_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_1_fu_679_p3 <= delayline_Array_32_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_1_fu_679_p4 <= delayline_Array_29_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_2_fu_739_p2 <= delayline_Array_34_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_2_fu_739_p3 <= delayline_Array_32_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_2_fu_739_p4 <= delayline_Array_29_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_3_fu_785_p2 <= delayline_Array_34_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_3_fu_785_p3 <= delayline_Array_32_q0(44 downto 44);
    temp_tagged_output_triangle_input_valid_3_fu_785_p4 <= delayline_Array_29_q0(44 downto 44);
    tmp_fu_943_p16 <= ((((((((((((((temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038 & ap_const_lv10_0) & temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033) & ap_const_lv10_0) & commuted_output_sample_M_imag_V_2_reg_1068) & ap_const_lv10_0) & commuted_output_sample_M_real_V_2_reg_1063) & ap_const_lv10_0) & commuted_output_sample_M_imag_V_1_reg_1058) & ap_const_lv10_0) & commuted_output_sample_M_real_V_1_reg_1053) & ap_const_lv10_0) & commuted_output_sample_M_imag_V_0_reg_1048) & ap_const_lv10_0) & commuted_output_sample_M_real_V_0_reg_1043);
    trunc_ln316_7_fu_693_p1 <= control_delayline_Array_1_q0(2 - 1 downto 0);
    trunc_ln316_fu_633_p1 <= control_delayline_Array_23_q0(2 - 1 downto 0);
    trunc_ln79_fu_753_p1 <= control_delayline_Array_3_q0(2 - 1 downto 0);
    zext_ln66_10_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln316_7_fu_693_p1),32));
    zext_ln66_9_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln316_fu_633_p1),32));
    zext_ln66_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V_2),32));
end behav;
