// Seed: 202243740
macromodule module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    output uwire id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_6,
    output supply0 id_4#(1, -1)
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    input tri id_2
    , id_9,
    output supply1 id_3
    , id_10,
    output wire id_4,
    input wand id_5
    , id_11,
    output tri id_6,
    input uwire id_7
);
  logic [1 : -1] id_12;
  ;
  wire id_13;
endmodule
