<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Apr 06 15:26:28 2015</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1071353</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174150212_1777493003_210591553_541</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx690t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1761</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>cfd089ecfe9d58e7a5ed500357cb4213</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>94824f2f885e41b48023af54e6de8e1b</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 7 , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Service Pack 1  (build 7601)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Xeon(R) CPU E5-1620 0 @ 3.60GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3600 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>17.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=89</TD>
   <TD>constraintsetcount=3</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=7</TD>
   <TD>totalimplruns=7</TD>
   <TD>board=Virtex-7 VC709 Evaluation Platform</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=13</TD>
    <TD>bufmr=1</TD>
    <TD>bufr=1</TD>
    <TD>carry4=514</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1=74</TD>
    <TD>fdce=803</TD>
    <TD>fdpe=130</TD>
    <TD>fdre=7707</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=446</TD>
    <TD>gnd=340</TD>
    <TD>gthe2_channel=3</TD>
    <TD>gthe2_common=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=8</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>ldce=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=2051</TD>
    <TD>lut2=1162</TD>
    <TD>lut3=959</TD>
    <TD>lut4=899</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=1109</TD>
    <TD>lut6=2175</TD>
    <TD>mmcme2_adv=4</TD>
    <TD>muxf7=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=23</TD>
    <TD>obufds=1</TD>
    <TD>oddr=1</TD>
    <TD>ramb18e1=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=34</TD>
    <TD>srl16e=238</TD>
    <TD>srlc32e=28</TD>
    <TD>vcc=332</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=13</TD>
    <TD>bufmr=1</TD>
    <TD>bufr=1</TD>
    <TD>carry4=514</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1=74</TD>
    <TD>fdce=803</TD>
    <TD>fdpe=130</TD>
    <TD>fdre=7707</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=446</TD>
    <TD>gnd=340</TD>
    <TD>gthe2_channel=3</TD>
    <TD>gthe2_common=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=10</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>ldce=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=2051</TD>
    <TD>lut2=1162</TD>
    <TD>lut3=959</TD>
    <TD>lut4=899</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=1109</TD>
    <TD>lut6=2175</TD>
    <TD>mmcme2_adv=4</TD>
    <TD>muxf7=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=23</TD>
    <TD>obufds=1</TD>
    <TD>oddr=1</TD>
    <TD>ramb18e1=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=34</TD>
    <TD>srl16e=238</TD>
    <TD>srlc32e=28</TD>
    <TD>vcc=332</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=5681</TD>
    <TD>ff=8624</TD>
    <TD>bram36=34</TD>
    <TD>bram18=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=385</TD>
    <TD>dsp=74</TD>
    <TD>iob=25</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=11</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=21315</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=16638</TD>
    <TD>pins=130478</TD>
    <TD>bogomips=0</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=2</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=49.900000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=8572</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=264</TD>
    <TD>bram_ports_augmented=8</TD>
    <TD>bram_ports_newly_gated=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=94</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>aurora_8b10b_v10_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>user_interface=AXI_4_Streaming</TD>
    <TD>backchannel_mode=Sidebands</TD>
    <TD>c_aurora_lanes=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_column_used=right</TD>
    <TD>c_gt_clock_1=GTHQ3</TD>
    <TD>c_gt_clock_2=None</TD>
    <TD>c_gt_loc_1=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_10=X</TD>
    <TD>c_gt_loc_11=X</TD>
    <TD>c_gt_loc_12=X</TD>
    <TD>c_gt_loc_13=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_14=X</TD>
    <TD>c_gt_loc_15=1</TD>
    <TD>c_gt_loc_16=X</TD>
    <TD>c_gt_loc_17=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_18=X</TD>
    <TD>c_gt_loc_19=X</TD>
    <TD>c_gt_loc_2=X</TD>
    <TD>c_gt_loc_20=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_21=X</TD>
    <TD>c_gt_loc_22=X</TD>
    <TD>c_gt_loc_23=X</TD>
    <TD>c_gt_loc_24=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_25=X</TD>
    <TD>c_gt_loc_26=X</TD>
    <TD>c_gt_loc_27=X</TD>
    <TD>c_gt_loc_28=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_29=X</TD>
    <TD>c_gt_loc_3=X</TD>
    <TD>c_gt_loc_30=X</TD>
    <TD>c_gt_loc_31=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_32=X</TD>
    <TD>c_gt_loc_33=X</TD>
    <TD>c_gt_loc_34=X</TD>
    <TD>c_gt_loc_35=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_36=X</TD>
    <TD>c_gt_loc_37=X</TD>
    <TD>c_gt_loc_38=X</TD>
    <TD>c_gt_loc_39=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_4=X</TD>
    <TD>c_gt_loc_40=X</TD>
    <TD>c_gt_loc_41=X</TD>
    <TD>c_gt_loc_42=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_43=X</TD>
    <TD>c_gt_loc_44=X</TD>
    <TD>c_gt_loc_45=X</TD>
    <TD>c_gt_loc_46=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_47=X</TD>
    <TD>c_gt_loc_48=X</TD>
    <TD>c_gt_loc_5=X</TD>
    <TD>c_gt_loc_6=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_7=X</TD>
    <TD>c_gt_loc_8=X</TD>
    <TD>c_gt_loc_9=X</TD>
    <TD>c_lane_width=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_line_rate=62500</TD>
    <TD>c_nfc=false</TD>
    <TD>c_nfc_mode=IMM</TD>
    <TD>c_refclk_frequency=125000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_simplex=false</TD>
    <TD>c_simplex_mode=TX</TD>
    <TD>c_stream=false</TD>
    <TD>c_ufc=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>flow_mode=None</TD>
    <TD>interface_mode=Framing</TD>
    <TD>dataflow_config=Duplex</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>aurora_8b10b_v10_3/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>user_interface=AXI_4_Streaming</TD>
    <TD>backchannel_mode=Sidebands</TD>
    <TD>c_aurora_lanes=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_column_used=right</TD>
    <TD>c_gt_clock_1=GTHQ3</TD>
    <TD>c_gt_clock_2=None</TD>
    <TD>c_gt_loc_1=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_10=X</TD>
    <TD>c_gt_loc_11=X</TD>
    <TD>c_gt_loc_12=X</TD>
    <TD>c_gt_loc_13=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_14=X</TD>
    <TD>c_gt_loc_15=X</TD>
    <TD>c_gt_loc_16=1</TD>
    <TD>c_gt_loc_17=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_18=X</TD>
    <TD>c_gt_loc_19=X</TD>
    <TD>c_gt_loc_2=X</TD>
    <TD>c_gt_loc_20=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_21=X</TD>
    <TD>c_gt_loc_22=X</TD>
    <TD>c_gt_loc_23=X</TD>
    <TD>c_gt_loc_24=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_25=X</TD>
    <TD>c_gt_loc_26=X</TD>
    <TD>c_gt_loc_27=X</TD>
    <TD>c_gt_loc_28=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_29=X</TD>
    <TD>c_gt_loc_3=X</TD>
    <TD>c_gt_loc_30=X</TD>
    <TD>c_gt_loc_31=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_32=X</TD>
    <TD>c_gt_loc_33=X</TD>
    <TD>c_gt_loc_34=X</TD>
    <TD>c_gt_loc_35=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_36=X</TD>
    <TD>c_gt_loc_37=X</TD>
    <TD>c_gt_loc_38=X</TD>
    <TD>c_gt_loc_39=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_4=X</TD>
    <TD>c_gt_loc_40=X</TD>
    <TD>c_gt_loc_41=X</TD>
    <TD>c_gt_loc_42=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_43=X</TD>
    <TD>c_gt_loc_44=X</TD>
    <TD>c_gt_loc_45=X</TD>
    <TD>c_gt_loc_46=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_47=X</TD>
    <TD>c_gt_loc_48=X</TD>
    <TD>c_gt_loc_5=X</TD>
    <TD>c_gt_loc_6=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_7=X</TD>
    <TD>c_gt_loc_8=X</TD>
    <TD>c_gt_loc_9=X</TD>
    <TD>c_lane_width=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_line_rate=62500</TD>
    <TD>c_nfc=false</TD>
    <TD>c_nfc_mode=IMM</TD>
    <TD>c_refclk_frequency=125000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_simplex=false</TD>
    <TD>c_simplex_mode=TX</TD>
    <TD>c_stream=false</TD>
    <TD>c_ufc=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>flow_mode=None</TD>
    <TD>interface_mode=Framing</TD>
    <TD>dataflow_config=Duplex</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v1_1_axis_data_fifo/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=4</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axis_tdata_width=16</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000011011</TD>
    <TD>c_fifo_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_aclken_conv_mode=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>component_name=trigger_clock_synth</TD>
    <TD>use_phase_alignment=false</TD>
    <TD>use_min_o_jitter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_max_i_jitter=false</TD>
    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_inclk_switchover=false</TD>
    <TD>use_dyn_reconfig=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>primitive=MMCM</TD>
    <TD>num_out_clk=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin1_period=5.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>feedback_type=SINGLE</TD>
    <TD>clock_mgr_type=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>manual_override=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gig_ethernet_pcs_pma_v14_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=gig_ethernet_pcs_pma</TD>
    <TD>x_ipversion=14.3</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_elaboration_transient_dir=[user-defined]</TD>
    <TD>c_component_name=gig_ethernet_pcs_pma_0</TD>
    <TD>c_family=virtex7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_sgmii=false</TD>
    <TD>c_use_transceiver=true</TD>
    <TD>c_use_tbi=false</TD>
    <TD>c_use_lvds=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_an=true</TD>
    <TD>c_has_mdio=false</TD>
    <TD>c_has_ext_mdio=false</TD>
    <TD>c_sgmii_phy_mode=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dynamic_switching=false</TD>
    <TD>c_transceiver_mode=A</TD>
    <TD>c_sgmii_fabric_buffer=true</TD>
    <TD>c_1588=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gt_rx_byte_width=1</TD>
    <TD>c_emac_if_temac=true</TD>
    <TD>c_phyaddr=1</TD>
    <TD>example_simulation=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_support_level=true</TD>
    <TD>c_sub_core_name=gig_ethernet_pcs_pma_0_gt</TD>
    <TD>c_transceivercontrol=false</TD>
    <TD>c_xdevicefamily=xc7vx690t</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_dmonitorout_width=15</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=5614</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=433200</TD>
    <TD>slice_luts_util_percentage=1.29</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=5405</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=433200</TD>
    <TD>lut_as_logic_util_percentage=1.24</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=209</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=174200</TD>
    <TD>lut_as_memory_util_percentage=0.11</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=209</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=8624</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=866400</TD>
    <TD>slice_registers_util_percentage=0.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=8586</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=866400</TD>
    <TD>register_as_flip_flop_util_percentage=0.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=38</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=866400</TD>
    <TD>register_as_latch_util_percentage=&lt;0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=79</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=216600</TD>
    <TD>f7_muxes_util_percentage=0.03</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=0</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=108300</TD>
    <TD>f8_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=2959</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=108300</TD>
    <TD>slice_util_percentage=2.73</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=1766</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=1193</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=5405</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=433200</TD>
    <TD>lut_as_logic_util_percentage=1.24</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=2</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=4441</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=962</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=209</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=174200</TD>
    <TD>lut_as_memory_util_percentage=0.11</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_used=209</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>using_o5_output_only_used=74</TD>
    <TD>using_o5_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=80</TD>
    <TD>using_o6_output_only_fixed=</TD>
    <TD>using_o5_and_o6_used=55</TD>
    <TD>using_o5_and_o6_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=8793</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
    <TD>lut_flip_flop_pairs_available=433200</TD>
    <TD>lut_flip_flop_pairs_util_percentage=2.02</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_used=3574</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_lut_used=3255</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_flip_flop_used=1964</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
    <TD>unique_control_sets_used=385</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=1088(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=40.5</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=1470</TD>
    <TD>block_ram_tile_util_percentage=2.75</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=34</TD>
    <TD>ramb36_fifo*_fixed=0</TD>
    <TD>ramb36_fifo*_available=1470</TD>
    <TD>ramb36_fifo*_util_percentage=2.31</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=34</TD>
    <TD>ramb18_used=13</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=2940</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.44</TD>
    <TD>ramb18e1_only_used=13</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=74</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=3600</TD>
    <TD>dsps_util_percentage=2.05</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1_only_used=74</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=11</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=34.37</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=80</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=4</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_available=20</TD>
    <TD>mmcme2_adv_util_percentage=20.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_available=20</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=40</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=240</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=80</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_0_used=0</TD>
    <TD>pcie_3_0_fixed=0</TD>
    <TD>pcie_3_0_available=3</TD>
    <TD>pcie_3_0_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=7342</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut6_used=2088</TD>
    <TD>lut6_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_used=1085</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut2_used=1051</TD>
    <TD>lut2_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=931</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>lut4_used=867</TD>
    <TD>lut4_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_used=686</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>carry4_used=478</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_used=446</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>lut1_used=345</TD>
    <TD>lut1_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_used=236</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>fdpe_used=112</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=79</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>dsp48e1_used=74</TD>
    <TD>dsp48e1_functional_category=Block Arithmetic</TD>
</TR><TR ALIGN='LEFT'>    <TD>ldce_used=38</TD>
    <TD>ldce_functional_category=Flop &amp; Latch</TD>
    <TD>ramb36e1_used=34</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_used=28</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>obuf_used=23</TD>
    <TD>obuf_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_used=13</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>bufg_used=11</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=10</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>mmcme2_adv_used=4</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_channel_used=3</TD>
    <TD>gthe2_channel_functional_category=IO</TD>
    <TD>ibufds_used=2</TD>
    <TD>ibufds_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr_used=1</TD>
    <TD>oddr_functional_category=IO</TD>
    <TD>obufds_used=1</TD>
    <TD>obufds_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_functional_category=IO</TD>
    <TD>gthe2_common_used=1</TD>
    <TD>gthe2_common_functional_category=IO</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>diff_hstl_ii_t_dci_18=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>lvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12_dci=0</TD>
    <TD>lvdci_dv2_15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>diff_sstl18_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>diff_sstl135_t_dci=0</TD>
    <TD>hstl_i=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i_dci=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>diff_sstl15_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>diff_hstl_ii_18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii=0</TD>
    <TD>lvds=1</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15=1</TD>
    <TD>hstl_ii_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_t_dci=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_dci_18=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
    <TD>diff_hstl_ii_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>sstl15=0</TD>
    <TD>diff_sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135=0</TD>
    <TD>diff_hstl_ii_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>sstl18_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_t_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>sstl15_t_dci=0</TD>
    <TD>diff_hsul_12=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=6044</TD>
    <TD>ff=8624</TD>
    <TD>bram36=34</TD>
    <TD>bram18=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=385</TD>
    <TD>dsp=74</TD>
    <TD>iob=25</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=11</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=21315</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=16638</TD>
    <TD>pins=130478</TD>
    <TD>bogomips=0</TD>
    <TD>high_fanout_nets=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=0</TD>
    <TD>estimated_expansions=11301192</TD>
    <TD>actual_expansions=21913453</TD>
    <TD>router_runtime=270.381000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7vx690tffg1761-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=top</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:08s</TD>
    <TD>memory_peak=1038.258MB</TD>
    <TD>memory_gain=841.922MB</TD>
    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
