--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml DONG_HO_GPG_3KEY_NN.twx DONG_HO_GPG_3KEY_NN.ncd -o
DONG_HO_GPG_3KEY_NN.twr DONG_HO_GPG_3KEY_NN.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              DONG_HO_GPG_3KEY_NN.ncd
Physical constraint file: DONG_HO_GPG_3KEY_NN.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<1>      |    2.491(F)|    0.646(F)|CKHT_BUFGP        |   0.000|
BTN<2>      |    2.450(F)|    0.429(F)|CKHT_BUFGP        |   0.000|
BTN<3>      |    1.431(F)|    0.707(F)|CKHT_BUFGP        |   0.000|
SW<0>       |    4.591(R)|   -1.777(R)|CKHT_BUFGP        |   0.000|
SW<1>       |    3.995(R)|   -1.439(R)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODE<0>  |    8.578(F)|CKHT_BUFGP        |   0.000|
CATHODE<1>  |    8.984(F)|CKHT_BUFGP        |   0.000|
CATHODE<2>  |    8.791(F)|CKHT_BUFGP        |   0.000|
CATHODE<3>  |    8.765(F)|CKHT_BUFGP        |   0.000|
CATHODE<4>  |    8.222(F)|CKHT_BUFGP        |   0.000|
CATHODE<5>  |    8.434(F)|CKHT_BUFGP        |   0.000|
CATHODE<6>  |    8.434(F)|CKHT_BUFGP        |   0.000|
CATHODE<7>  |    8.695(F)|CKHT_BUFGP        |   0.000|
SSEG<0>     |   13.794(R)|CKHT_BUFGP        |   0.000|
            |   14.584(F)|CKHT_BUFGP        |   0.000|
SSEG<1>     |   13.776(R)|CKHT_BUFGP        |   0.000|
            |   14.566(F)|CKHT_BUFGP        |   0.000|
SSEG<2>     |   13.391(R)|CKHT_BUFGP        |   0.000|
            |   14.857(F)|CKHT_BUFGP        |   0.000|
SSEG<3>     |   14.374(R)|CKHT_BUFGP        |   0.000|
            |   14.887(F)|CKHT_BUFGP        |   0.000|
SSEG<4>     |   14.111(R)|CKHT_BUFGP        |   0.000|
            |   14.624(F)|CKHT_BUFGP        |   0.000|
SSEG<5>     |   14.404(R)|CKHT_BUFGP        |   0.000|
            |   15.098(F)|CKHT_BUFGP        |   0.000|
SSEG<6>     |   13.920(R)|CKHT_BUFGP        |   0.000|
            |   14.614(F)|CKHT_BUFGP        |   0.000|
SSEG<7>     |   14.145(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |    6.701|    7.907|         |    8.984|
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 17 13:29:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 353 MB



