[COPY] --- T2-COPYRIGHT-NOTE-BEGIN ---
[COPY] This copyright note is auto-generated by scripts/Create-CopyPatch.
[COPY] 
[COPY] T2 SDE: package/.../prjtrellis/prjtrellis.desc
[COPY] Copyright (C) 2018 - 2020 The T2 SDE Project
[COPY] 
[COPY] More information can be found in the files COPYING and README.
[COPY] 
[COPY] This program is free software; you can redistribute it and/or modify
[COPY] it under the terms of the GNU General Public License as published by
[COPY] the Free Software Foundation; version 2 of the License. A copy of the
[COPY] GNU General Public License can be found in the file COPYING.
[COPY] --- T2-COPYRIGHT-NOTE-END ---

[I] Documenting the Lattice ECP5 bit-stream format

[T] Project Trellis enables a fully open-source flow for ECP5 FPGAs using
[T] Yosys for Verilog synthesis and nextpnr for place and route. Project
[T] Trellis itself provides the device database and tools for bitstream
[T] creation.

[U] https://github.com/SymbiFlow/prjtrellis

[A] The Project Trellis Authors
[M] Rene Rebe <rene@t2-project.org>

[C] extra/development

[L] MIT
[S] Beta
[V] f93243b
[P] X -----5---9 126.800

[D] ec15cbcc220c3cf138edc52761d8e1c2f7569bd9d41bbcadd6a4a39c prjtrellis-f93243b.tar.gz !https://codeload.github.com/SymbiFlow/prjtrellis/tar.gz/f93243b
[D] 5b38372981c57fe20dbdb9f6b00c627b3541492dbd7ff8102698b4da prjtrellis-db-c137076.tar.gz !https://codeload.github.com/SymbiFlow/prjtrellis-db/tar.gz/c137076
