#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 14:13:03 2020
# Process ID: 6204
# Current directory: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2820 E:\Exercise\FPGA\v3edu\test13_tx_crc_oddr\design\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 815.609 ; gain = 112.715
update_compile_order -fileset sources_1
add_files -norecurse E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci
export_ip_user_files -of_objects  [get_files  E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {154.207} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_125_gen]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_125_gen'...
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -directory E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/new/crc32_d8_send_02.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1
file mkdir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1/new
close [ open E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1/new/top_pin.xdc w ]
add_files -fileset constrs_1 E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1/new/top_pin.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 15:04:16 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/synth_1/runme.log
[Wed Feb 12 15:04:16 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll_clk_125 -dir e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll_clk_125} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.CLKOUT1_JITTER {154.207} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips pll_clk_125]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pll_clk_125' to 'pll_clk_125' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_clk_125'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_clk_125'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_clk_125'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_clk_125'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_clk_125'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_clk_125'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci] -directory E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {119.348} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_ips clk_125_gen]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_125_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_125_gen'...
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -directory E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 15:15:35 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/synth_1/runme.log
[Wed Feb 12 15:15:36 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 15:19:23 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/synth_1/runme.log
[Wed Feb 12 15:19:23 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.547 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/top_gige.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/top_gige.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 15:27:59 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/synth_1/runme.log
[Wed Feb 12 15:27:59 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210203368853A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/top_gige.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 15:38:38 2020...
