

================================================================
== Vitis HLS Report for 'Self_attention_1'
================================================================
* Date:           Thu Sep 14 02:39:54 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.470 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7025|     7025|  23.393 us|  23.393 us|  7025|  7025|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance             |             Module            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_l_multi_head_U0  |dataflow_in_loop_l_multi_head  |      588|      588|  1.958 us|  1.958 us|  585|  585|  dataflow|
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_multi_head  |     7024|     7024|       590|          -|          -|    12|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       66|       18|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   684|   163690|   193748|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   684|   163764|   193784|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    22|       18|       44|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     7|        6|       14|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-----+--------+--------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +----------------------------------+-------------------------------+---------+-----+--------+--------+-----+
    |dataflow_in_loop_l_multi_head_U0  |dataflow_in_loop_l_multi_head  |        0|  684|  163690|  193748|    0|
    +----------------------------------+-------------------------------+---------+-----+--------+--------+-----+
    |Total                             |                               |        0|  684|  163690|  193748|    0|
    +----------------------------------+-------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  22|   6|           4|           1|
    |loop_dataflow_output_count  |         +|   0|  22|   6|           4|           1|
    |bound_minus_1               |         -|   0|  22|   6|           4|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  66|  18|          12|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    4|          8|
    |loop_dataflow_output_count  |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    8|         16|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  4|   0|    4|          0|
    |loop_dataflow_output_count  |  4|   0|    4|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|outp_q_dout      |   in|  128|     ap_fifo|            outp_q|       pointer|
|outp_q_empty_n   |   in|    1|     ap_fifo|            outp_q|       pointer|
|outp_q_read      |  out|    1|     ap_fifo|            outp_q|       pointer|
|K_0_address0     |  out|   10|   ap_memory|               K_0|         array|
|K_0_ce0          |  out|    1|   ap_memory|               K_0|         array|
|K_0_d0           |  out|    8|   ap_memory|               K_0|         array|
|K_0_q0           |   in|    8|   ap_memory|               K_0|         array|
|K_0_we0          |  out|    1|   ap_memory|               K_0|         array|
|K_0_address1     |  out|   10|   ap_memory|               K_0|         array|
|K_0_ce1          |  out|    1|   ap_memory|               K_0|         array|
|K_0_d1           |  out|    8|   ap_memory|               K_0|         array|
|K_0_q1           |   in|    8|   ap_memory|               K_0|         array|
|K_0_we1          |  out|    1|   ap_memory|               K_0|         array|
|K_1_address0     |  out|   10|   ap_memory|               K_1|         array|
|K_1_ce0          |  out|    1|   ap_memory|               K_1|         array|
|K_1_d0           |  out|    8|   ap_memory|               K_1|         array|
|K_1_q0           |   in|    8|   ap_memory|               K_1|         array|
|K_1_we0          |  out|    1|   ap_memory|               K_1|         array|
|K_1_address1     |  out|   10|   ap_memory|               K_1|         array|
|K_1_ce1          |  out|    1|   ap_memory|               K_1|         array|
|K_1_d1           |  out|    8|   ap_memory|               K_1|         array|
|K_1_q1           |   in|    8|   ap_memory|               K_1|         array|
|K_1_we1          |  out|    1|   ap_memory|               K_1|         array|
|K_2_address0     |  out|   10|   ap_memory|               K_2|         array|
|K_2_ce0          |  out|    1|   ap_memory|               K_2|         array|
|K_2_d0           |  out|    8|   ap_memory|               K_2|         array|
|K_2_q0           |   in|    8|   ap_memory|               K_2|         array|
|K_2_we0          |  out|    1|   ap_memory|               K_2|         array|
|K_2_address1     |  out|   10|   ap_memory|               K_2|         array|
|K_2_ce1          |  out|    1|   ap_memory|               K_2|         array|
|K_2_d1           |  out|    8|   ap_memory|               K_2|         array|
|K_2_q1           |   in|    8|   ap_memory|               K_2|         array|
|K_2_we1          |  out|    1|   ap_memory|               K_2|         array|
|K_3_address0     |  out|   10|   ap_memory|               K_3|         array|
|K_3_ce0          |  out|    1|   ap_memory|               K_3|         array|
|K_3_d0           |  out|    8|   ap_memory|               K_3|         array|
|K_3_q0           |   in|    8|   ap_memory|               K_3|         array|
|K_3_we0          |  out|    1|   ap_memory|               K_3|         array|
|K_3_address1     |  out|   10|   ap_memory|               K_3|         array|
|K_3_ce1          |  out|    1|   ap_memory|               K_3|         array|
|K_3_d1           |  out|    8|   ap_memory|               K_3|         array|
|K_3_q1           |   in|    8|   ap_memory|               K_3|         array|
|K_3_we1          |  out|    1|   ap_memory|               K_3|         array|
|K_4_address0     |  out|   10|   ap_memory|               K_4|         array|
|K_4_ce0          |  out|    1|   ap_memory|               K_4|         array|
|K_4_d0           |  out|    8|   ap_memory|               K_4|         array|
|K_4_q0           |   in|    8|   ap_memory|               K_4|         array|
|K_4_we0          |  out|    1|   ap_memory|               K_4|         array|
|K_4_address1     |  out|   10|   ap_memory|               K_4|         array|
|K_4_ce1          |  out|    1|   ap_memory|               K_4|         array|
|K_4_d1           |  out|    8|   ap_memory|               K_4|         array|
|K_4_q1           |   in|    8|   ap_memory|               K_4|         array|
|K_4_we1          |  out|    1|   ap_memory|               K_4|         array|
|K_5_address0     |  out|   10|   ap_memory|               K_5|         array|
|K_5_ce0          |  out|    1|   ap_memory|               K_5|         array|
|K_5_d0           |  out|    8|   ap_memory|               K_5|         array|
|K_5_q0           |   in|    8|   ap_memory|               K_5|         array|
|K_5_we0          |  out|    1|   ap_memory|               K_5|         array|
|K_5_address1     |  out|   10|   ap_memory|               K_5|         array|
|K_5_ce1          |  out|    1|   ap_memory|               K_5|         array|
|K_5_d1           |  out|    8|   ap_memory|               K_5|         array|
|K_5_q1           |   in|    8|   ap_memory|               K_5|         array|
|K_5_we1          |  out|    1|   ap_memory|               K_5|         array|
|K_6_address0     |  out|   10|   ap_memory|               K_6|         array|
|K_6_ce0          |  out|    1|   ap_memory|               K_6|         array|
|K_6_d0           |  out|    8|   ap_memory|               K_6|         array|
|K_6_q0           |   in|    8|   ap_memory|               K_6|         array|
|K_6_we0          |  out|    1|   ap_memory|               K_6|         array|
|K_6_address1     |  out|   10|   ap_memory|               K_6|         array|
|K_6_ce1          |  out|    1|   ap_memory|               K_6|         array|
|K_6_d1           |  out|    8|   ap_memory|               K_6|         array|
|K_6_q1           |   in|    8|   ap_memory|               K_6|         array|
|K_6_we1          |  out|    1|   ap_memory|               K_6|         array|
|K_7_address0     |  out|   10|   ap_memory|               K_7|         array|
|K_7_ce0          |  out|    1|   ap_memory|               K_7|         array|
|K_7_d0           |  out|    8|   ap_memory|               K_7|         array|
|K_7_q0           |   in|    8|   ap_memory|               K_7|         array|
|K_7_we0          |  out|    1|   ap_memory|               K_7|         array|
|K_7_address1     |  out|   10|   ap_memory|               K_7|         array|
|K_7_ce1          |  out|    1|   ap_memory|               K_7|         array|
|K_7_d1           |  out|    8|   ap_memory|               K_7|         array|
|K_7_q1           |   in|    8|   ap_memory|               K_7|         array|
|K_7_we1          |  out|    1|   ap_memory|               K_7|         array|
|K_8_address0     |  out|   10|   ap_memory|               K_8|         array|
|K_8_ce0          |  out|    1|   ap_memory|               K_8|         array|
|K_8_d0           |  out|    8|   ap_memory|               K_8|         array|
|K_8_q0           |   in|    8|   ap_memory|               K_8|         array|
|K_8_we0          |  out|    1|   ap_memory|               K_8|         array|
|K_8_address1     |  out|   10|   ap_memory|               K_8|         array|
|K_8_ce1          |  out|    1|   ap_memory|               K_8|         array|
|K_8_d1           |  out|    8|   ap_memory|               K_8|         array|
|K_8_q1           |   in|    8|   ap_memory|               K_8|         array|
|K_8_we1          |  out|    1|   ap_memory|               K_8|         array|
|K_9_address0     |  out|   10|   ap_memory|               K_9|         array|
|K_9_ce0          |  out|    1|   ap_memory|               K_9|         array|
|K_9_d0           |  out|    8|   ap_memory|               K_9|         array|
|K_9_q0           |   in|    8|   ap_memory|               K_9|         array|
|K_9_we0          |  out|    1|   ap_memory|               K_9|         array|
|K_9_address1     |  out|   10|   ap_memory|               K_9|         array|
|K_9_ce1          |  out|    1|   ap_memory|               K_9|         array|
|K_9_d1           |  out|    8|   ap_memory|               K_9|         array|
|K_9_q1           |   in|    8|   ap_memory|               K_9|         array|
|K_9_we1          |  out|    1|   ap_memory|               K_9|         array|
|K_10_address0    |  out|   10|   ap_memory|              K_10|         array|
|K_10_ce0         |  out|    1|   ap_memory|              K_10|         array|
|K_10_d0          |  out|    8|   ap_memory|              K_10|         array|
|K_10_q0          |   in|    8|   ap_memory|              K_10|         array|
|K_10_we0         |  out|    1|   ap_memory|              K_10|         array|
|K_10_address1    |  out|   10|   ap_memory|              K_10|         array|
|K_10_ce1         |  out|    1|   ap_memory|              K_10|         array|
|K_10_d1          |  out|    8|   ap_memory|              K_10|         array|
|K_10_q1          |   in|    8|   ap_memory|              K_10|         array|
|K_10_we1         |  out|    1|   ap_memory|              K_10|         array|
|K_11_address0    |  out|   10|   ap_memory|              K_11|         array|
|K_11_ce0         |  out|    1|   ap_memory|              K_11|         array|
|K_11_d0          |  out|    8|   ap_memory|              K_11|         array|
|K_11_q0          |   in|    8|   ap_memory|              K_11|         array|
|K_11_we0         |  out|    1|   ap_memory|              K_11|         array|
|K_11_address1    |  out|   10|   ap_memory|              K_11|         array|
|K_11_ce1         |  out|    1|   ap_memory|              K_11|         array|
|K_11_d1          |  out|    8|   ap_memory|              K_11|         array|
|K_11_q1          |   in|    8|   ap_memory|              K_11|         array|
|K_11_we1         |  out|    1|   ap_memory|              K_11|         array|
|V_0_address0     |  out|   10|   ap_memory|               V_0|         array|
|V_0_ce0          |  out|    1|   ap_memory|               V_0|         array|
|V_0_d0           |  out|    8|   ap_memory|               V_0|         array|
|V_0_q0           |   in|    8|   ap_memory|               V_0|         array|
|V_0_we0          |  out|    1|   ap_memory|               V_0|         array|
|V_0_address1     |  out|   10|   ap_memory|               V_0|         array|
|V_0_ce1          |  out|    1|   ap_memory|               V_0|         array|
|V_0_d1           |  out|    8|   ap_memory|               V_0|         array|
|V_0_q1           |   in|    8|   ap_memory|               V_0|         array|
|V_0_we1          |  out|    1|   ap_memory|               V_0|         array|
|V_1_address0     |  out|   10|   ap_memory|               V_1|         array|
|V_1_ce0          |  out|    1|   ap_memory|               V_1|         array|
|V_1_d0           |  out|    8|   ap_memory|               V_1|         array|
|V_1_q0           |   in|    8|   ap_memory|               V_1|         array|
|V_1_we0          |  out|    1|   ap_memory|               V_1|         array|
|V_1_address1     |  out|   10|   ap_memory|               V_1|         array|
|V_1_ce1          |  out|    1|   ap_memory|               V_1|         array|
|V_1_d1           |  out|    8|   ap_memory|               V_1|         array|
|V_1_q1           |   in|    8|   ap_memory|               V_1|         array|
|V_1_we1          |  out|    1|   ap_memory|               V_1|         array|
|V_2_address0     |  out|   10|   ap_memory|               V_2|         array|
|V_2_ce0          |  out|    1|   ap_memory|               V_2|         array|
|V_2_d0           |  out|    8|   ap_memory|               V_2|         array|
|V_2_q0           |   in|    8|   ap_memory|               V_2|         array|
|V_2_we0          |  out|    1|   ap_memory|               V_2|         array|
|V_2_address1     |  out|   10|   ap_memory|               V_2|         array|
|V_2_ce1          |  out|    1|   ap_memory|               V_2|         array|
|V_2_d1           |  out|    8|   ap_memory|               V_2|         array|
|V_2_q1           |   in|    8|   ap_memory|               V_2|         array|
|V_2_we1          |  out|    1|   ap_memory|               V_2|         array|
|V_3_address0     |  out|   10|   ap_memory|               V_3|         array|
|V_3_ce0          |  out|    1|   ap_memory|               V_3|         array|
|V_3_d0           |  out|    8|   ap_memory|               V_3|         array|
|V_3_q0           |   in|    8|   ap_memory|               V_3|         array|
|V_3_we0          |  out|    1|   ap_memory|               V_3|         array|
|V_3_address1     |  out|   10|   ap_memory|               V_3|         array|
|V_3_ce1          |  out|    1|   ap_memory|               V_3|         array|
|V_3_d1           |  out|    8|   ap_memory|               V_3|         array|
|V_3_q1           |   in|    8|   ap_memory|               V_3|         array|
|V_3_we1          |  out|    1|   ap_memory|               V_3|         array|
|V_4_address0     |  out|   10|   ap_memory|               V_4|         array|
|V_4_ce0          |  out|    1|   ap_memory|               V_4|         array|
|V_4_d0           |  out|    8|   ap_memory|               V_4|         array|
|V_4_q0           |   in|    8|   ap_memory|               V_4|         array|
|V_4_we0          |  out|    1|   ap_memory|               V_4|         array|
|V_4_address1     |  out|   10|   ap_memory|               V_4|         array|
|V_4_ce1          |  out|    1|   ap_memory|               V_4|         array|
|V_4_d1           |  out|    8|   ap_memory|               V_4|         array|
|V_4_q1           |   in|    8|   ap_memory|               V_4|         array|
|V_4_we1          |  out|    1|   ap_memory|               V_4|         array|
|V_5_address0     |  out|   10|   ap_memory|               V_5|         array|
|V_5_ce0          |  out|    1|   ap_memory|               V_5|         array|
|V_5_d0           |  out|    8|   ap_memory|               V_5|         array|
|V_5_q0           |   in|    8|   ap_memory|               V_5|         array|
|V_5_we0          |  out|    1|   ap_memory|               V_5|         array|
|V_5_address1     |  out|   10|   ap_memory|               V_5|         array|
|V_5_ce1          |  out|    1|   ap_memory|               V_5|         array|
|V_5_d1           |  out|    8|   ap_memory|               V_5|         array|
|V_5_q1           |   in|    8|   ap_memory|               V_5|         array|
|V_5_we1          |  out|    1|   ap_memory|               V_5|         array|
|V_6_address0     |  out|   10|   ap_memory|               V_6|         array|
|V_6_ce0          |  out|    1|   ap_memory|               V_6|         array|
|V_6_d0           |  out|    8|   ap_memory|               V_6|         array|
|V_6_q0           |   in|    8|   ap_memory|               V_6|         array|
|V_6_we0          |  out|    1|   ap_memory|               V_6|         array|
|V_6_address1     |  out|   10|   ap_memory|               V_6|         array|
|V_6_ce1          |  out|    1|   ap_memory|               V_6|         array|
|V_6_d1           |  out|    8|   ap_memory|               V_6|         array|
|V_6_q1           |   in|    8|   ap_memory|               V_6|         array|
|V_6_we1          |  out|    1|   ap_memory|               V_6|         array|
|V_7_address0     |  out|   10|   ap_memory|               V_7|         array|
|V_7_ce0          |  out|    1|   ap_memory|               V_7|         array|
|V_7_d0           |  out|    8|   ap_memory|               V_7|         array|
|V_7_q0           |   in|    8|   ap_memory|               V_7|         array|
|V_7_we0          |  out|    1|   ap_memory|               V_7|         array|
|V_7_address1     |  out|   10|   ap_memory|               V_7|         array|
|V_7_ce1          |  out|    1|   ap_memory|               V_7|         array|
|V_7_d1           |  out|    8|   ap_memory|               V_7|         array|
|V_7_q1           |   in|    8|   ap_memory|               V_7|         array|
|V_7_we1          |  out|    1|   ap_memory|               V_7|         array|
|V_8_address0     |  out|   10|   ap_memory|               V_8|         array|
|V_8_ce0          |  out|    1|   ap_memory|               V_8|         array|
|V_8_d0           |  out|    8|   ap_memory|               V_8|         array|
|V_8_q0           |   in|    8|   ap_memory|               V_8|         array|
|V_8_we0          |  out|    1|   ap_memory|               V_8|         array|
|V_8_address1     |  out|   10|   ap_memory|               V_8|         array|
|V_8_ce1          |  out|    1|   ap_memory|               V_8|         array|
|V_8_d1           |  out|    8|   ap_memory|               V_8|         array|
|V_8_q1           |   in|    8|   ap_memory|               V_8|         array|
|V_8_we1          |  out|    1|   ap_memory|               V_8|         array|
|V_9_address0     |  out|   10|   ap_memory|               V_9|         array|
|V_9_ce0          |  out|    1|   ap_memory|               V_9|         array|
|V_9_d0           |  out|    8|   ap_memory|               V_9|         array|
|V_9_q0           |   in|    8|   ap_memory|               V_9|         array|
|V_9_we0          |  out|    1|   ap_memory|               V_9|         array|
|V_9_address1     |  out|   10|   ap_memory|               V_9|         array|
|V_9_ce1          |  out|    1|   ap_memory|               V_9|         array|
|V_9_d1           |  out|    8|   ap_memory|               V_9|         array|
|V_9_q1           |   in|    8|   ap_memory|               V_9|         array|
|V_9_we1          |  out|    1|   ap_memory|               V_9|         array|
|V_10_address0    |  out|   10|   ap_memory|              V_10|         array|
|V_10_ce0         |  out|    1|   ap_memory|              V_10|         array|
|V_10_d0          |  out|    8|   ap_memory|              V_10|         array|
|V_10_q0          |   in|    8|   ap_memory|              V_10|         array|
|V_10_we0         |  out|    1|   ap_memory|              V_10|         array|
|V_10_address1    |  out|   10|   ap_memory|              V_10|         array|
|V_10_ce1         |  out|    1|   ap_memory|              V_10|         array|
|V_10_d1          |  out|    8|   ap_memory|              V_10|         array|
|V_10_q1          |   in|    8|   ap_memory|              V_10|         array|
|V_10_we1         |  out|    1|   ap_memory|              V_10|         array|
|V_11_address0    |  out|   10|   ap_memory|              V_11|         array|
|V_11_ce0         |  out|    1|   ap_memory|              V_11|         array|
|V_11_d0          |  out|    8|   ap_memory|              V_11|         array|
|V_11_q0          |   in|    8|   ap_memory|              V_11|         array|
|V_11_we0         |  out|    1|   ap_memory|              V_11|         array|
|V_11_address1    |  out|   10|   ap_memory|              V_11|         array|
|V_11_ce1         |  out|    1|   ap_memory|              V_11|         array|
|V_11_d1          |  out|    8|   ap_memory|              V_11|         array|
|V_11_q1          |   in|    8|   ap_memory|              V_11|         array|
|V_11_we1         |  out|    1|   ap_memory|              V_11|         array|
|outp_sfa_din     |  out|  128|     ap_fifo|          outp_sfa|       pointer|
|outp_sfa_full_n  |   in|    1|     ap_fifo|          outp_sfa|       pointer|
|outp_sfa_write   |  out|    1|     ap_fifo|          outp_sfa|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  Self_attention.1|  return value|
+-----------------+-----+-----+------------+------------------+--------------+

