\hypertarget{structlpc176x__scb}{}\section{lpc176x\+\_\+scb Struct Reference}
\label{structlpc176x__scb}\index{lpc176x\_scb@{lpc176x\_scb}}


System Control Block representation.  




{\ttfamily \#include $<$lpc176x.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a080c5bb9301c82b1a6010db6285e0ecb}\label{structlpc176x__scb_a080c5bb9301c82b1a6010db6285e0ecb}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a080c5bb9301c82b1a6010db6285e0ecb}{flashcfg}}
\begin{DoxyCompactList}\small\item\em Flash Accelerator Configuration Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_ac2555ce9f3fa390c9d354599cbf794a6}\label{structlpc176x__scb_ac2555ce9f3fa390c9d354599cbf794a6}} 
uint32\+\_\+t {\bfseries reserved\+\_\+04} \mbox{[}15\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a671d84b31a4aba66213de08239c429ef}\label{structlpc176x__scb_a671d84b31a4aba66213de08239c429ef}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a671d84b31a4aba66213de08239c429ef}{memmap}}
\begin{DoxyCompactList}\small\item\em Memopry Map Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a91535b00aed61d1d5eab9f4847144fc3}\label{structlpc176x__scb_a91535b00aed61d1d5eab9f4847144fc3}} 
uint32\+\_\+t {\bfseries reserved\+\_\+44} \mbox{[}15\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a23bc724a1fe165a98dfd4e97b28793fa}\label{structlpc176x__scb_a23bc724a1fe165a98dfd4e97b28793fa}} 
\mbox{\hyperlink{structlpc176x__pll}{lpc176x\+\_\+pll}} \mbox{\hyperlink{structlpc176x__scb_a23bc724a1fe165a98dfd4e97b28793fa}{pll\+\_\+0}}
\begin{DoxyCompactList}\small\item\em Phase-\/\+Locked Loop 0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a5a295cf42985cac167ad4c9d0e9f5ece}\label{structlpc176x__scb_a5a295cf42985cac167ad4c9d0e9f5ece}} 
uint32\+\_\+t {\bfseries reserved\+\_\+90} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a3948c8d59a5d442a6a8d32fbf7a8fe82}\label{structlpc176x__scb_a3948c8d59a5d442a6a8d32fbf7a8fe82}} 
\mbox{\hyperlink{structlpc176x__pll}{lpc176x\+\_\+pll}} \mbox{\hyperlink{structlpc176x__scb_a3948c8d59a5d442a6a8d32fbf7a8fe82}{pll\+\_\+1}}
\begin{DoxyCompactList}\small\item\em Phase-\/\+Locked Loop 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_ad3fb02f6f827c0f1181c3c6404313294}\label{structlpc176x__scb_ad3fb02f6f827c0f1181c3c6404313294}} 
uint32\+\_\+t {\bfseries reserved\+\_\+b0} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_ab04467477137f0b74770f01ab5cad600}\label{structlpc176x__scb_ab04467477137f0b74770f01ab5cad600}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_ab04467477137f0b74770f01ab5cad600}{pcon}}
\begin{DoxyCompactList}\small\item\em Power Mode Control register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a5e1c3480c9372795bd5bf540e6e4d584}\label{structlpc176x__scb_a5e1c3480c9372795bd5bf540e6e4d584}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a5e1c3480c9372795bd5bf540e6e4d584}{pconp}}
\begin{DoxyCompactList}\small\item\em Power Control for Peripherals register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a40c890229194d0a573a259e55c8f1d44}\label{structlpc176x__scb_a40c890229194d0a573a259e55c8f1d44}} 
uint32\+\_\+t {\bfseries reserved\+\_\+c8} \mbox{[}15\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a93a9cd9b212b3051554efc955acad8e6}\label{structlpc176x__scb_a93a9cd9b212b3051554efc955acad8e6}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a93a9cd9b212b3051554efc955acad8e6}{cclksel}}
\begin{DoxyCompactList}\small\item\em Selects the divide valuefor creating the C\+PU clock from the P\+P\+L0 output. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a41fbdc91942699c322d5f49f68a04abd}\label{structlpc176x__scb_a41fbdc91942699c322d5f49f68a04abd}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a41fbdc91942699c322d5f49f68a04abd}{usbclksel}}
\begin{DoxyCompactList}\small\item\em Selects the divide value for creating the U\+SB clock from the P\+P\+L0 output. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a27b97aac8db122b91c993984ee89e146}\label{structlpc176x__scb_a27b97aac8db122b91c993984ee89e146}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a27b97aac8db122b91c993984ee89e146}{clksrcsel}}
\begin{DoxyCompactList}\small\item\em Clock Source Select register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_af97bb89055f4e3f2ac19982df8443994}\label{structlpc176x__scb_af97bb89055f4e3f2ac19982df8443994}} 
uint32\+\_\+t {\bfseries reserved\+\_\+110} \mbox{[}12\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a165597bde461f65d4fcad0c3ecc5b8be}\label{structlpc176x__scb_a165597bde461f65d4fcad0c3ecc5b8be}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a165597bde461f65d4fcad0c3ecc5b8be}{extint}}
\begin{DoxyCompactList}\small\item\em External Interrupt flag register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a68d1fbc7d27c16ccef9103aeea2d3547}\label{structlpc176x__scb_a68d1fbc7d27c16ccef9103aeea2d3547}} 
uint32\+\_\+t {\bfseries reserved\+\_\+144}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a4eb6ed5fdc390919a96544a99b22fe99}\label{structlpc176x__scb_a4eb6ed5fdc390919a96544a99b22fe99}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a4eb6ed5fdc390919a96544a99b22fe99}{extmode}}
\begin{DoxyCompactList}\small\item\em External Interrupt Mode register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_ada4622f8ba57c18e49606b037db514ed}\label{structlpc176x__scb_ada4622f8ba57c18e49606b037db514ed}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_ada4622f8ba57c18e49606b037db514ed}{extpolar}}
\begin{DoxyCompactList}\small\item\em External Interrupt Polarity register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a34146cf5f7804c5618f6cffbbe2e500f}\label{structlpc176x__scb_a34146cf5f7804c5618f6cffbbe2e500f}} 
uint32\+\_\+t {\bfseries reserved\+\_\+150} \mbox{[}12\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a6264c6f3058cef0a8ef13222c03d3448}\label{structlpc176x__scb_a6264c6f3058cef0a8ef13222c03d3448}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a6264c6f3058cef0a8ef13222c03d3448}{rsid}}
\begin{DoxyCompactList}\small\item\em Reset Source Identification Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a13524b0e6a1ede61a3f22dec0f5c8338}\label{structlpc176x__scb_a13524b0e6a1ede61a3f22dec0f5c8338}} 
uint32\+\_\+t {\bfseries reserved\+\_\+184} \mbox{[}7\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_ab22935bed0be60765bfb3b9f0f3aebf6}\label{structlpc176x__scb_ab22935bed0be60765bfb3b9f0f3aebf6}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_ab22935bed0be60765bfb3b9f0f3aebf6}{scs}}
\begin{DoxyCompactList}\small\item\em System Controls and Status Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a1f0f713c1b772031052d62b6fc07ba7a}\label{structlpc176x__scb_a1f0f713c1b772031052d62b6fc07ba7a}} 
uint32\+\_\+t {\bfseries reserved\+\_\+1a4}
\item 
\mbox{\Hypertarget{structlpc176x__scb_ad0551ab2027d7267cfd539a6523cdbaf}\label{structlpc176x__scb_ad0551ab2027d7267cfd539a6523cdbaf}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_ad0551ab2027d7267cfd539a6523cdbaf}{pclksel}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Peripheral Clock Selection registers 0 and 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_a4806a2f3f8ca143d7bcb482cb34bac23}\label{structlpc176x__scb_a4806a2f3f8ca143d7bcb482cb34bac23}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a4806a2f3f8ca143d7bcb482cb34bac23}{pboost}}
\begin{DoxyCompactList}\small\item\em Peripheral boost. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_adb69421a42a5296962244f3d9bed209b}\label{structlpc176x__scb_adb69421a42a5296962244f3d9bed209b}} 
uint32\+\_\+t {\bfseries reserved\+\_\+1b4} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structlpc176x__scb_a621d78bd4ff6eccb254d329240a48b42}\label{structlpc176x__scb_a621d78bd4ff6eccb254d329240a48b42}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_a621d78bd4ff6eccb254d329240a48b42}{clkoutcfg}}
\begin{DoxyCompactList}\small\item\em Clock Output Configuration Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_ab57e180a2fa10393803b96f96833e3ea}\label{structlpc176x__scb_ab57e180a2fa10393803b96f96833e3ea}} 
uint32\+\_\+t \mbox{\hyperlink{structlpc176x__scb_ab57e180a2fa10393803b96f96833e3ea}{rstcon}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Reset Control bit 0 and 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structlpc176x__scb_aca2be84b2878e5764ee8dab5c289701c}\label{structlpc176x__scb_aca2be84b2878e5764ee8dab5c289701c}} 
uint32\+\_\+t {\bfseries reserved\+\_\+1d4} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System Control Block representation. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/lpc176x/include/bsp/\mbox{\hyperlink{lpc176x_8h}{lpc176x.\+h}}\end{DoxyCompactItemize}
