Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.79 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.79 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/dey_d/Documents/FPGA/ALU/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/dey_d/Documents/FPGA/ALU/main.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <operacion>, <numero>, <numero2>
Entity <main> analyzed. Unit <main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main>.
    Related source file is "C:/Users/dey_d/Documents/FPGA/ALU/main.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <suma<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resta<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <multiplicacion<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <multiplicacion>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <suma>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <resta>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4x4-bit multiplier for signal <multiplicacion$mult0000> created at line 36.
    Found 5-bit subtractor for signal <resta$sub0000> created at line 33.
    Found 4-bit comparator equal for signal <salida$cmp_eq0001> created at line 39.
    Found 4-bit adder carry out for signal <suma$addsub0000> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 4-bit adder carry out                                 : 1
 5-bit subtractor                                      : 1
# Latches                                              : 3
 32-bit latch                                          : 3
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 4-bit adder carry out                                 : 1
 5-bit subtractor                                      : 1
# Latches                                              : 3
 32-bit latch                                          : 3
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_67> is equivalent to the following 27 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> <4> 
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_34> is equivalent to the following 26 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_1> is equivalent to the following 23 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> 
WARNING:Xst:1293 - FF/Latch <31> has a constant value of 0 in block <LPM_LATCH_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <31> has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 41
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 7
#      LUT4                        : 28
#      MUXF5                       : 4
# FlipFlops/Latches                : 18
#      LD                          : 18
# IO Buffers                       : 20
#      IBUF                        : 12
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       20  out of    704     2%  
 Number of Slice Flip Flops:             18  out of   1408     1%  
 Number of 4 input LUTs:                 36  out of   1408     2%  
 Number of IOs:                          21
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of MULT18X18SIOs:                 1  out of      3    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+--------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)    | Load  |
-------------------------------------------------------+--------------------------+-------+
resta_cmp_eq0000(resta_cmp_eq00001:O)                  | NONE(*)(resta_0)         | 5     |
suma_cmp_eq0000(suma_cmp_eq00001:O)                    | NONE(*)(suma_0)          | 5     |
multiplicacion_cmp_eq0000(multiplicacion_cmp_eq00001:O)| NONE(*)(multiplicacion_0)| 8     |
-------------------------------------------------------+--------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 6.077ns
   Maximum output required time after clock: 7.491ns
   Maximum combinational path delay: 10.850ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'resta_cmp_eq0000'
  Total number of paths / destination ports: 42 / 5
-------------------------------------------------------------------------
Offset:              3.610ns (Levels of Logic = 4)
  Source:            numero<1> (PAD)
  Destination:       resta_3 (LATCH)
  Destination Clock: resta_cmp_eq0000 falling

  Data Path: numero<1> to resta_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  numero_1_IBUF (numero_1_IBUF)
     LUT4:I0->O            5   0.561   0.561  Msub_resta_sub0000_cy<1>11 (Msub_resta_sub0000_cy<1>)
     LUT4:I2->O            1   0.561   0.000  Msub_resta_sub0000_xor<3>111 (Msub_resta_sub0000_xor<3>11)
     MUXF5:I1->O           1   0.229   0.000  Msub_resta_sub0000_xor<3>11_f5 (resta_sub0000<3>)
     LD:D                      0.197          resta_3
    ----------------------------------------
    Total                      3.610ns (2.372ns logic, 1.238ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'suma_cmp_eq0000'
  Total number of paths / destination ports: 42 / 5
-------------------------------------------------------------------------
Offset:              3.610ns (Levels of Logic = 4)
  Source:            numero<1> (PAD)
  Destination:       suma_4 (LATCH)
  Destination Clock: suma_cmp_eq0000 falling

  Data Path: numero<1> to suma_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  numero_1_IBUF (numero_1_IBUF)
     LUT4:I0->O            5   0.561   0.561  Madd_suma_addsub0000_cy<1>11 (Madd_suma_addsub0000_cy<1>)
     LUT4:I2->O            1   0.561   0.000  Madd_suma_addsub0000_cy<3>11 (Madd_suma_addsub0000_cy<3>1)
     MUXF5:I1->O           1   0.229   0.000  Madd_suma_addsub0000_cy<3>1_f5 (Madd_suma_index0000)
     LD:D                      0.197          suma_4
    ----------------------------------------
    Total                      3.610ns (2.372ns logic, 1.238ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'multiplicacion_cmp_eq0000'
  Total number of paths / destination ports: 52 / 8
-------------------------------------------------------------------------
Offset:              6.077ns (Levels of Logic = 2)
  Source:            numero2<2> (PAD)
  Destination:       multiplicacion_7 (LATCH)
  Destination Clock: multiplicacion_cmp_eq0000 falling

  Data Path: numero2<2> to multiplicacion_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.824   0.817  numero2_2_IBUF (numero2_2_IBUF)
     MULT18X18SIO:B2->P7    1   3.882   0.357  Mmult_multiplicacion_mult0000 (multiplicacion_mult0000<7>)
     LD:D                      0.197          multiplicacion_7
    ----------------------------------------
    Total                      6.077ns (4.903ns logic, 1.174ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'multiplicacion_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.287ns (Levels of Logic = 3)
  Source:            multiplicacion_3 (LATCH)
  Destination:       salida<3> (PAD)
  Source Clock:      multiplicacion_cmp_eq0000 falling

  Data Path: multiplicacion_3 to salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.359  multiplicacion_3 (multiplicacion_3)
     LUT4:I3->O            1   0.561   0.423  salida<3>_SW0 (N2)
     LUT4:I1->O            1   0.562   0.357  salida<3> (salida_3_OBUF)
     OBUF:I->O                 4.396          salida_3_OBUF (salida<3>)
    ----------------------------------------
    Total                      7.287ns (6.148ns logic, 1.139ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'resta_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.491ns (Levels of Logic = 3)
  Source:            resta_31 (LATCH)
  Destination:       salida<7> (PAD)
  Source Clock:      resta_cmp_eq0000 falling

  Data Path: resta_31 to salida<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.465  resta_31 (resta_31)
     LUT3:I0->O            4   0.561   0.522  salida<4>11 (N11)
     LUT3:I2->O            1   0.561   0.357  salida<7>1 (salida_7_OBUF)
     OBUF:I->O                 4.396          salida_7_OBUF (salida<7>)
    ----------------------------------------
    Total                      7.491ns (6.147ns logic, 1.344ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'suma_cmp_eq0000'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              7.352ns (Levels of Logic = 3)
  Source:            suma_3 (LATCH)
  Destination:       salida<3> (PAD)
  Source Clock:      suma_cmp_eq0000 falling

  Data Path: suma_3 to salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.629   0.423  suma_3 (suma_3)
     LUT4:I1->O            1   0.562   0.423  salida<3>_SW0 (N2)
     LUT4:I1->O            1   0.562   0.357  salida<3> (salida_3_OBUF)
     OBUF:I->O                 4.396          salida_3_OBUF (salida<3>)
    ----------------------------------------
    Total                      7.352ns (6.149ns logic, 1.203ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 176 / 8
-------------------------------------------------------------------------
Delay:               10.850ns (Levels of Logic = 7)
  Source:            operacion<3> (PAD)
  Destination:       salida<7> (PAD)

  Data Path: operacion<3> to salida<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.824   0.646  operacion_3_IBUF (operacion_3_IBUF)
     LUT4:I0->O            1   0.561   0.380  salida<0>19 (salida<0>19)
     LUT3:I2->O            1   0.561   0.359  salida<0>118_SW0 (N16)
     LUT4:I3->O            5   0.561   0.561  salida<0>118 (N01)
     LUT3:I2->O            4   0.561   0.522  salida<4>11 (N11)
     LUT3:I2->O            1   0.561   0.357  salida<7>1 (salida_7_OBUF)
     OBUF:I->O                 4.396          salida_7_OBUF (salida<7>)
    ----------------------------------------
    Total                     10.850ns (8.025ns logic, 2.825ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.74 secs
 
--> 

Total memory usage is 4537664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    4 (   0 filtered)

