decoupl cap onboard   use chip capacitor reduc ground bounc nois small systol array chip pf load clock line design micron n well cmo use mosi scalabl design rule thought bypass capacitor  help much simultan output switch still larg induct bypass capacitor load capacitor signal line ground return still get ground power line bounc  help lot chip load high load clock line  transient tri suppress realli high frequenc forget larg area poli thin oxid diff capacitor sinc rc time constant larg make metal metal poli diff sandwich put lot hole poli layer allow frequent diff metal contact forget exactli wide poli line design probabl omit diff altogeth use solid poli sheet instead use poli substrat high resist ignor speed  probabl better tri tune circuit run slightli slower edg lower voltag swing especi output signal spend chip area capacitor spare space die sinc circuit big mosi tini chip next size twice big need  kevin karplu   due budgetari constraint light end tunnel turn 