<<<<<<< HEAD
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Spider/VLSI/RV32IM/RV32IM.srcs/sim_1/new/controUnit_TestBench.v" into library work
INFO: [VRFC 10-311] analyzing module controUnit_TestBench
>>>>>>> controlUnit
