
H743.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014704  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002278  080149a4  080149a4  000249a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016c1c  08016c1c  00026c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016c24  08016c24  00026c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08016c28  08016c28  00026c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000208  24000000  08016c2c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001d6b0  24000208  08016e34  00030208  2**3
                  ALLOC
  8 ._user_heap_stack 00001400  2401d8b8  08016e34  0003d8b8  2**0
                  ALLOC
  9 .lwip_sec     000419d0  30000000  08016e34  00040000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 11 .debug_info   000b43d2  00000000  00000000  00030236  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00011e12  00000000  00000000  000e4608  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00003898  00000000  00000000  000f6420  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00007fe8  00000000  00000000  000f9cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00053f7f  00000000  00000000  00101ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00050fbb  00000000  00000000  00155c1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    001b0e58  00000000  00000000  001a6bda  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007f  00000000  00000000  00357a32  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000c730  00000000  00000000  00357ab4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    000485ea  00000000  00000000  003641e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000004e  00000000  00000000  003ac7ce  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000208 	.word	0x24000208
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801498c 	.word	0x0801498c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400020c 	.word	0x2400020c
 80002dc:	0801498c 	.word	0x0801498c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_DMA_Init+0x34>)

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000692:	2200      	movs	r2, #0
 8000694:	2105      	movs	r1, #5
 8000696:	200b      	movs	r0, #11
{
 8000698:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800069a:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
{
 800069e:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006a0:	f044 0401 	orr.w	r4, r4, #1
 80006a4:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 80006a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80006ac:	f003 0301 	and.w	r3, r3, #1
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80006b4:	f001 f820 	bl	80016f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80006b8:	200b      	movs	r0, #11

}
 80006ba:	b002      	add	sp, #8
 80006bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80006c0:	f001 b850 	b.w	8001764 <HAL_NVIC_EnableIRQ>
 80006c4:	58024400 	.word	0x58024400

080006c8 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80006c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80006ca:	2300      	movs	r3, #0

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80006cc:	4816      	ldr	r0, [pc, #88]	; (8000728 <MX_FMC_Init+0x60>)
{
 80006ce:	b089      	sub	sp, #36	; 0x24
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80006d0:	4c16      	ldr	r4, [pc, #88]	; (800072c <MX_FMC_Init+0x64>)
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
  /* Timing */
  Timing.AddressSetupTime = 8;
 80006d2:	2108      	movs	r1, #8
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80006d4:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80006d8:	f8df c054 	ldr.w	ip, [pc, #84]	; 8000730 <MX_FMC_Init+0x68>
  Timing.CLKDivision = 16;
  Timing.DataLatency = 17;
  Timing.AccessMode = FMC_ACCESS_MODE_A;
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80006dc:	461a      	mov	r2, r3
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80006de:	9307      	str	r3, [sp, #28]
  Timing.AddressHoldTime = 15;
 80006e0:	260f      	movs	r6, #15
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80006e2:	6083      	str	r3, [r0, #8]
  Timing.DataSetupTime = 254;
 80006e4:	25fe      	movs	r5, #254	; 0xfe
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80006e6:	6403      	str	r3, [r0, #64]	; 0x40
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80006e8:	6004      	str	r4, [r0, #0]
  Timing.CLKDivision = 16;
 80006ea:	2410      	movs	r4, #16
  Timing.AddressSetupTime = 8;
 80006ec:	9101      	str	r1, [sp, #4]
  Timing.BusTurnAroundDuration = 8;
 80006ee:	9104      	str	r1, [sp, #16]
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80006f0:	a901      	add	r1, sp, #4
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80006f2:	f8c0 c004 	str.w	ip, [r0, #4]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80006f6:	6247      	str	r7, [r0, #36]	; 0x24
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80006f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80006fc:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000700:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000704:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000708:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800070c:	e9c0 330e 	strd	r3, r3, [r0, #56]	; 0x38
  Timing.DataLatency = 17;
 8000710:	2311      	movs	r3, #17
  Timing.DataSetupTime = 254;
 8000712:	e9cd 6502 	strd	r6, r5, [sp, #8]
  Timing.DataLatency = 17;
 8000716:	e9cd 4305 	strd	r4, r3, [sp, #20]
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800071a:	f005 ffc9 	bl	80066b0 <HAL_SRAM_Init>
 800071e:	b108      	cbz	r0, 8000724 <MX_FMC_Init+0x5c>
  {
    Error_Handler( );
 8000720:	f000 faf8 	bl	8000d14 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000724:	b009      	add	sp, #36	; 0x24
 8000726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000728:	24014398 	.word	0x24014398
 800072c:	52004000 	.word	0x52004000
 8000730:	52004104 	.word	0x52004104

08000734 <HAL_SRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000734:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (FMC_Initialized) {
 8000736:	4c2d      	ldr	r4, [pc, #180]	; (80007ec <HAL_SRAM_MspInit+0xb8>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000738:	b0b7      	sub	sp, #220	; 0xdc
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	2300      	movs	r3, #0
  if (FMC_Initialized) {
 800073c:	6821      	ldr	r1, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	9306      	str	r3, [sp, #24]
 8000740:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000744:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (FMC_Initialized) {
 8000748:	b109      	cbz	r1, 800074e <HAL_SRAM_MspInit+0x1a>
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800074a:	b037      	add	sp, #220	; 0xdc
 800074c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 800074e:	2301      	movs	r3, #1
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000750:	22b8      	movs	r2, #184	; 0xb8
 8000752:	a808      	add	r0, sp, #32
  FMC_Initialized = 1;
 8000754:	6023      	str	r3, [r4, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000756:	f013 f9f9 	bl	8013b4c <memset>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 800075a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800075e:	a836      	add	r0, sp, #216	; 0xd8
 8000760:	f840 3dbc 	str.w	r3, [r0, #-188]!
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000764:	f004 fe4e 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 8000768:	b108      	cbz	r0, 800076e <HAL_SRAM_MspInit+0x3a>
      Error_Handler();
 800076a:	f000 fad3 	bl	8000d14 <Error_Handler>
  __HAL_RCC_FMC_CLK_ENABLE();
 800076e:	4b20      	ldr	r3, [pc, #128]	; (80007f0 <HAL_SRAM_MspInit+0xbc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000770:	2001      	movs	r0, #1
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000772:	2602      	movs	r6, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2500      	movs	r5, #0
  __HAL_RCC_FMC_CLK_ENABLE();
 8000776:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800077a:	2403      	movs	r4, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800077c:	270c      	movs	r7, #12
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800077e:	a902      	add	r1, sp, #8
  __HAL_RCC_FMC_CLK_ENABLE();
 8000780:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000784:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8000788:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800078c:	9002      	str	r0, [sp, #8]
  __HAL_RCC_FMC_CLK_ENABLE();
 800078e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000792:	4818      	ldr	r0, [pc, #96]	; (80007f4 <HAL_SRAM_MspInit+0xc0>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000794:	9603      	str	r6, [sp, #12]
  __HAL_RCC_FMC_CLK_ENABLE();
 8000796:	9301      	str	r3, [sp, #4]
 8000798:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800079a:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800079c:	e9cd 5404 	strd	r5, r4, [sp, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007a0:	f003 f814 	bl	80037cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80007a4:	f44f 63f0 	mov.w	r3, #1920	; 0x780
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007a8:	a902      	add	r1, sp, #8
 80007aa:	4813      	ldr	r0, [pc, #76]	; (80007f8 <HAL_SRAM_MspInit+0xc4>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80007ac:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	e9cd 6503 	strd	r6, r5, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007b2:	e9cd 4705 	strd	r4, r7, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007b6:	f003 f809 	bl	80037cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 80007ba:	f24c 0333 	movw	r3, #49203	; 0xc033
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007be:	a902      	add	r1, sp, #8
 80007c0:	480e      	ldr	r0, [pc, #56]	; (80007fc <HAL_SRAM_MspInit+0xc8>)
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 80007c2:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007c4:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c6:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	e9cd 6503 	strd	r6, r5, [sp, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007cc:	f002 fffe 	bl	80037cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007d0:	2280      	movs	r2, #128	; 0x80
  GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 80007d2:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d4:	a902      	add	r1, sp, #8
 80007d6:	480a      	ldr	r0, [pc, #40]	; (8000800 <HAL_SRAM_MspInit+0xcc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007da:	9202      	str	r2, [sp, #8]
  GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 80007dc:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	e9cd 6503 	strd	r6, r5, [sp, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e2:	f002 fff3 	bl	80037cc <HAL_GPIO_Init>
}
 80007e6:	b037      	add	sp, #220	; 0xdc
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ea:	bf00      	nop
 80007ec:	24000224 	.word	0x24000224
 80007f0:	58024400 	.word	0x58024400
 80007f4:	58021400 	.word	0x58021400
 80007f8:	58021000 	.word	0x58021000
 80007fc:	58020c00 	.word	0x58020c00
 8000800:	58020800 	.word	0x58020800

08000804 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000804:	b508      	push	{r3, lr}
  MX_USB_DEVICE_Init();
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000806:	4c06      	ldr	r4, [pc, #24]	; (8000820 <StartDefaultTask+0x1c>)
  MX_USB_DEVICE_Init();
 8000808:	f012 feee 	bl	80135e8 <MX_USB_DEVICE_Init>
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800080c:	4620      	mov	r0, r4
 800080e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000812:	f003 f8fd 	bl	8003a10 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000816:	2064      	movs	r0, #100	; 0x64
 8000818:	f008 fe0a 	bl	8009430 <osDelay>
 800081c:	e7f6      	b.n	800080c <StartDefaultTask+0x8>
 800081e:	bf00      	nop
 8000820:	58020400 	.word	0x58020400

08000824 <StartTaskGUI>:
{
  /* USER CODE BEGIN StartTaskGUI */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000824:	4c04      	ldr	r4, [pc, #16]	; (8000838 <StartTaskGUI+0x14>)
{
 8000826:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000828:	4620      	mov	r0, r4
 800082a:	2180      	movs	r1, #128	; 0x80
 800082c:	f003 f8f0 	bl	8003a10 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000830:	2064      	movs	r0, #100	; 0x64
 8000832:	f008 fdfd 	bl	8009430 <osDelay>
 8000836:	e7f7      	b.n	8000828 <StartTaskGUI+0x4>
 8000838:	58020400 	.word	0x58020400

0800083c <StartTaskMain>:
{
 800083c:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800083e:	4c05      	ldr	r4, [pc, #20]	; (8000854 <StartTaskMain+0x18>)
    MX_LWIP_Init();
 8000840:	f007 fb82 	bl	8007f48 <MX_LWIP_Init>
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000844:	4620      	mov	r0, r4
 8000846:	2101      	movs	r1, #1
 8000848:	f003 f8e2 	bl	8003a10 <HAL_GPIO_TogglePin>
    osDelay(100);
 800084c:	2064      	movs	r0, #100	; 0x64
 800084e:	f008 fdef 	bl	8009430 <osDelay>
 8000852:	e7f7      	b.n	8000844 <StartTaskMain+0x8>
 8000854:	58020400 	.word	0x58020400

08000858 <configureTimerForRunTimeStats>:
	ulHighFrequencyTimerTicks = 0;
 8000858:	4b01      	ldr	r3, [pc, #4]	; (8000860 <configureTimerForRunTimeStats+0x8>)
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
}
 800085e:	4770      	bx	lr
 8000860:	240143e8 	.word	0x240143e8

08000864 <getRunTimeCounterValue>:
	return ulHighFrequencyTimerTicks;
 8000864:	4b01      	ldr	r3, [pc, #4]	; (800086c <getRunTimeCounterValue+0x8>)
 8000866:	6818      	ldr	r0, [r3, #0]
}
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	240143e8 	.word	0x240143e8

08000870 <vApplicationStackOverflowHook>:
}
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop

08000874 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8000874:	b508      	push	{r3, lr}
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000876:	4a0b      	ldr	r2, [pc, #44]	; (80008a4 <MX_FREERTOS_Init+0x30>)
 8000878:	2100      	movs	r1, #0
 800087a:	480b      	ldr	r0, [pc, #44]	; (80008a8 <MX_FREERTOS_Init+0x34>)
 800087c:	f008 fd94 	bl	80093a8 <osThreadNew>
 8000880:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <MX_FREERTOS_Init+0x38>)
  myTaskMainHandle = osThreadNew(StartTaskMain, NULL, &myTaskMain_attributes);
 8000882:	4a0b      	ldr	r2, [pc, #44]	; (80008b0 <MX_FREERTOS_Init+0x3c>)
 8000884:	2100      	movs	r1, #0
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000886:	6018      	str	r0, [r3, #0]
  myTaskMainHandle = osThreadNew(StartTaskMain, NULL, &myTaskMain_attributes);
 8000888:	480a      	ldr	r0, [pc, #40]	; (80008b4 <MX_FREERTOS_Init+0x40>)
 800088a:	f008 fd8d 	bl	80093a8 <osThreadNew>
 800088e:	4b0a      	ldr	r3, [pc, #40]	; (80008b8 <MX_FREERTOS_Init+0x44>)
  myTaskGUIHandle = osThreadNew(StartTaskGUI, NULL, &myTaskGUI_attributes);
 8000890:	4a0a      	ldr	r2, [pc, #40]	; (80008bc <MX_FREERTOS_Init+0x48>)
 8000892:	2100      	movs	r1, #0
  myTaskMainHandle = osThreadNew(StartTaskMain, NULL, &myTaskMain_attributes);
 8000894:	6018      	str	r0, [r3, #0]
  myTaskGUIHandle = osThreadNew(StartTaskGUI, NULL, &myTaskGUI_attributes);
 8000896:	480a      	ldr	r0, [pc, #40]	; (80008c0 <MX_FREERTOS_Init+0x4c>)
 8000898:	f008 fd86 	bl	80093a8 <osThreadNew>
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <MX_FREERTOS_Init+0x50>)
 800089e:	6018      	str	r0, [r3, #0]
}
 80008a0:	bd08      	pop	{r3, pc}
 80008a2:	bf00      	nop
 80008a4:	080149a4 	.word	0x080149a4
 80008a8:	08000805 	.word	0x08000805
 80008ac:	240143e4 	.word	0x240143e4
 80008b0:	080149ec 	.word	0x080149ec
 80008b4:	0800083d 	.word	0x0800083d
 80008b8:	240143f0 	.word	0x240143f0
 80008bc:	080149c8 	.word	0x080149c8
 80008c0:	08000825 	.word	0x08000825
 80008c4:	240143ec 	.word	0x240143ec

080008c8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80008c8:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ca:	4b4d      	ldr	r3, [pc, #308]	; (8000a00 <MX_GPIO_Init+0x138>)
{
 80008cc:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ce:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008d2:	4f4c      	ldr	r7, [pc, #304]	; (8000a04 <MX_GPIO_Init+0x13c>)
 80008d4:	f244 0181 	movw	r1, #16513	; 0x4081
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008da:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	9409      	str	r4, [sp, #36]	; 0x24
 80008de:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008e0:	4d49      	ldr	r5, [pc, #292]	; (8000a08 <MX_GPIO_Init+0x140>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008e6:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80008ea:	f040 0010 	orr.w	r0, r0, #16
 80008ee:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 80008f2:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80008f6:	f000 0010 	and.w	r0, r0, #16
 80008fa:	9001      	str	r0, [sp, #4]
 80008fc:	9801      	ldr	r0, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000902:	f040 0004 	orr.w	r0, r0, #4
 8000906:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 800090a:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800090e:	f000 0004 	and.w	r0, r0, #4
 8000912:	9002      	str	r0, [sp, #8]
 8000914:	9802      	ldr	r0, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000916:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800091a:	f040 0020 	orr.w	r0, r0, #32
 800091e:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000922:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000926:	f000 0020 	and.w	r0, r0, #32
 800092a:	9003      	str	r0, [sp, #12]
 800092c:	9803      	ldr	r0, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800092e:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000932:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8000936:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 800093a:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800093e:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8000942:	9004      	str	r0, [sp, #16]
 8000944:	9804      	ldr	r0, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000946:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800094a:	4330      	orrs	r0, r6
 800094c:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000950:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000954:	4030      	ands	r0, r6
 8000956:	9005      	str	r0, [sp, #20]
 8000958:	9805      	ldr	r0, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800095a:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800095e:	f040 0002 	orr.w	r0, r0, #2
 8000962:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000966:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800096a:	f000 0002 	and.w	r0, r0, #2
 800096e:	9006      	str	r0, [sp, #24]
 8000970:	9806      	ldr	r0, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000972:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000976:	f040 0008 	orr.w	r0, r0, #8
 800097a:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 800097e:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000982:	f000 0008 	and.w	r0, r0, #8
 8000986:	9007      	str	r0, [sp, #28]
 8000988:	9807      	ldr	r0, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800098a:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800098e:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8000992:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000996:	4638      	mov	r0, r7
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800099c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009a0:	9308      	str	r3, [sp, #32]
 80009a2:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80009a4:	f003 f830 	bl	8003a08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80009a8:	4622      	mov	r2, r4
 80009aa:	4628      	mov	r0, r5
 80009ac:	2140      	movs	r1, #64	; 0x40
 80009ae:	f003 f82b 	bl	8003a08 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <MX_GPIO_Init+0x144>)
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009b8:	a909      	add	r1, sp, #36	; 0x24
 80009ba:	4815      	ldr	r0, [pc, #84]	; (8000a10 <MX_GPIO_Init+0x148>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009bc:	9209      	str	r2, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009be:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009c2:	f002 ff03 	bl	80037cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80009c6:	f244 0381 	movw	r3, #16513	; 0x4081
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ca:	4638      	mov	r0, r7
 80009cc:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ce:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f002 fef9 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009da:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009dc:	a909      	add	r1, sp, #36	; 0x24
 80009de:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009e0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009e8:	f002 fef0 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009ec:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009ee:	a909      	add	r1, sp, #36	; 0x24
 80009f0:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009f2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f002 fee8 	bl	80037cc <HAL_GPIO_Init>

}
 80009fc:	b00f      	add	sp, #60	; 0x3c
 80009fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a00:	58024400 	.word	0x58024400
 8000a04:	58020400 	.word	0x58020400
 8000a08:	58021800 	.word	0x58021800
 8000a0c:	11110000 	.word	0x11110000
 8000a10:	58020800 	.word	0x58020800

08000a14 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a14:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <MX_I2C1_Init+0x50>)
  hi2c1.Init.Timing = 0x00B03FDB;
  hi2c1.Init.OwnAddress1 = 0;
 8000a18:	2200      	movs	r2, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a1a:	2101      	movs	r1, #1
  hi2c1.Instance = I2C1;
 8000a1c:	4d12      	ldr	r5, [pc, #72]	; (8000a68 <MX_I2C1_Init+0x54>)
  hi2c1.Init.Timing = 0x00B03FDB;
 8000a1e:	4c13      	ldr	r4, [pc, #76]	; (8000a6c <MX_I2C1_Init+0x58>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a20:	4618      	mov	r0, r3
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a22:	621a      	str	r2, [r3, #32]
  hi2c1.Init.Timing = 0x00B03FDB;
 8000a24:	e9c3 5400 	strd	r5, r4, [r3]
  hi2c1.Init.OwnAddress1 = 0;
 8000a28:	e9c3 2102 	strd	r2, r1, [r3, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8000a2c:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a30:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a34:	f002 fff6 	bl	8003a24 <HAL_I2C_Init>
 8000a38:	b988      	cbnz	r0, 8000a5e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4809      	ldr	r0, [pc, #36]	; (8000a64 <MX_I2C1_Init+0x50>)
 8000a3e:	f003 f845 	bl	8003acc <HAL_I2CEx_ConfigAnalogFilter>
 8000a42:	b948      	cbnz	r0, 8000a58 <MX_I2C1_Init+0x44>
  {
    Error_Handler();
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a44:	2100      	movs	r1, #0
 8000a46:	4807      	ldr	r0, [pc, #28]	; (8000a64 <MX_I2C1_Init+0x50>)
 8000a48:	f003 f86a 	bl	8003b20 <HAL_I2CEx_ConfigDigitalFilter>
 8000a4c:	b900      	cbnz	r0, 8000a50 <MX_I2C1_Init+0x3c>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a4e:	bd38      	pop	{r3, r4, r5, pc}
 8000a50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8000a54:	f000 b95e 	b.w	8000d14 <Error_Handler>
    Error_Handler();
 8000a58:	f000 f95c 	bl	8000d14 <Error_Handler>
 8000a5c:	e7f2      	b.n	8000a44 <MX_I2C1_Init+0x30>
    Error_Handler();
 8000a5e:	f000 f959 	bl	8000d14 <Error_Handler>
 8000a62:	e7ea      	b.n	8000a3a <MX_I2C1_Init+0x26>
 8000a64:	240143f4 	.word	0x240143f4
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	00b03fdb 	.word	0x00b03fdb

08000a70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a70:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	2300      	movs	r3, #0
{
 8000a74:	b0b6      	sub	sp, #216	; 0xd8
 8000a76:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a78:	22bc      	movs	r2, #188	; 0xbc
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	9306      	str	r3, [sp, #24]
 8000a80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000a84:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a88:	f013 f860 	bl	8013b4c <memset>
  if(i2cHandle->Instance==I2C1)
 8000a8c:	6822      	ldr	r2, [r4, #0]
 8000a8e:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <HAL_I2C_MspInit+0x8c>)
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d001      	beq.n	8000a98 <HAL_I2C_MspInit+0x28>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a94:	b036      	add	sp, #216	; 0xd8
 8000a96:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a98:	2308      	movs	r3, #8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9a:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a9c:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9e:	f004 fcb1 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 8000aa2:	bb40      	cbnz	r0, 8000af6 <HAL_I2C_MspInit+0x86>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa4:	4c16      	ldr	r4, [pc, #88]	; (8000b00 <HAL_I2C_MspInit+0x90>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000aa6:	2012      	movs	r0, #18
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2200      	movs	r2, #0
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000aaa:	f44f 7610 	mov.w	r6, #576	; 0x240
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ab2:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab4:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	f043 0302 	orr.w	r3, r3, #2
 8000aba:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000abe:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac2:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac4:	f003 0302 	and.w	r3, r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac8:	480e      	ldr	r0, [pc, #56]	; (8000b04 <HAL_I2C_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000aca:	9602      	str	r6, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ad0:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	e9cd 2204 	strd	r2, r2, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad6:	f002 fe79 	bl	80037cc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ada:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8000ade:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ae2:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 8000ae6:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8000aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aee:	9301      	str	r3, [sp, #4]
 8000af0:	9b01      	ldr	r3, [sp, #4]
}
 8000af2:	b036      	add	sp, #216	; 0xd8
 8000af4:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8000af6:	f000 f90d 	bl	8000d14 <Error_Handler>
 8000afa:	e7d3      	b.n	8000aa4 <HAL_I2C_MspInit+0x34>
 8000afc:	40005400 	.word	0x40005400
 8000b00:	58024400 	.word	0x58024400
 8000b04:	58020400 	.word	0x58020400

08000b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0a:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0c:	224c      	movs	r2, #76	; 0x4c
 8000b0e:	2100      	movs	r1, #0
 8000b10:	a809      	add	r0, sp, #36	; 0x24
 8000b12:	f013 f81b 	bl	8013b4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b16:	2220      	movs	r2, #32
 8000b18:	2100      	movs	r1, #0
 8000b1a:	a801      	add	r0, sp, #4
 8000b1c:	f013 f816 	bl	8013b4c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b20:	2002      	movs	r0, #2
 8000b22:	f003 fdb1 	bl	8004688 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b26:	4b29      	ldr	r3, [pc, #164]	; (8000bcc <SystemClock_Config+0xc4>)
 8000b28:	2200      	movs	r2, #0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b2a:	4618      	mov	r0, r3
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b2c:	9200      	str	r2, [sp, #0]
 8000b2e:	6999      	ldr	r1, [r3, #24]
 8000b30:	4a27      	ldr	r2, [pc, #156]	; (8000bd0 <SystemClock_Config+0xc8>)
 8000b32:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8000b36:	6199      	str	r1, [r3, #24]
 8000b38:	699b      	ldr	r3, [r3, #24]
 8000b3a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000b48:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	9300      	str	r3, [sp, #0]
 8000b50:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b52:	6983      	ldr	r3, [r0, #24]
 8000b54:	049b      	lsls	r3, r3, #18
 8000b56:	d5fc      	bpl.n	8000b52 <SystemClock_Config+0x4a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000b58:	4c1e      	ldr	r4, [pc, #120]	; (8000bd4 <SystemClock_Config+0xcc>)
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5a:	2202      	movs	r2, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b5c:	f44f 25a0 	mov.w	r5, #327680	; 0x50000
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b60:	2101      	movs	r1, #1
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000b62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000b64:	2721      	movs	r7, #33	; 0x21
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000b66:	2678      	movs	r6, #120	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 8;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b68:	a809      	add	r0, sp, #36	; 0x24
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000b6a:	f023 0303 	bic.w	r3, r3, #3
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	62a3      	str	r3, [r4, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b72:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b74:	950a      	str	r5, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000b76:	2408      	movs	r4, #8
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b78:	250c      	movs	r5, #12
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b7a:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b7c:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000b7e:	9709      	str	r7, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b80:	910f      	str	r1, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b82:	9114      	str	r1, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000b84:	9615      	str	r6, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000b86:	9417      	str	r4, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b88:	931b      	str	r3, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8a:	e9cd 2212 	strd	r2, r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b8e:	e9cd 5319 	strd	r5, r3, [sp, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b92:	f003 fe1f 	bl	80047d4 <HAL_RCC_OscConfig>
 8000b96:	4602      	mov	r2, r0
 8000b98:	b108      	cbz	r0, 8000b9e <SystemClock_Config+0x96>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b9a:	b672      	cpsid	i
 8000b9c:	e7fe      	b.n	8000b9c <SystemClock_Config+0x94>
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b9e:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba0:	263f      	movs	r6, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba2:	2503      	movs	r5, #3
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ba4:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ba6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000baa:	a801      	add	r0, sp, #4
 8000bac:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000bae:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb0:	e9cd 6501 	strd	r6, r5, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bb4:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bb8:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bbc:	f004 f98e 	bl	8004edc <HAL_RCC_ClockConfig>
 8000bc0:	b108      	cbz	r0, 8000bc6 <SystemClock_Config+0xbe>
 8000bc2:	b672      	cpsid	i
 8000bc4:	e7fe      	b.n	8000bc4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
  }
}
 8000bc6:	b01d      	add	sp, #116	; 0x74
 8000bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	58024800 	.word	0x58024800
 8000bd0:	58000400 	.word	0x58000400
 8000bd4:	58024400 	.word	0x58024400

08000bd8 <main>:
{
 8000bd8:	b580      	push	{r7, lr}

/* MPU Configuration */

void MPU_Config(void)
{
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000bda:	2400      	movs	r4, #0
{
 8000bdc:	b084      	sub	sp, #16

  /* Disables the MPU */
  HAL_MPU_Disable();
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bde:	2501      	movs	r5, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000be0:	e9cd 4400 	strd	r4, r4, [sp]
 8000be4:	e9cd 4402 	strd	r4, r4, [sp, #8]
  HAL_MPU_Disable();
 8000be8:	f000 fdca 	bl	8001780 <HAL_MPU_Disable>
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000bec:	4940      	ldr	r1, [pc, #256]	; (8000cf0 <main+0x118>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
  MPU_InitStruct.SubRegionDisable = 0x0;
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000bee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000bf2:	4a40      	ldr	r2, [pc, #256]	; (8000cf4 <main+0x11c>)
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bf4:	4668      	mov	r0, sp
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bf6:	f8ad 5000 	strh.w	r5, [sp]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000bfa:	9303      	str	r3, [sp, #12]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000bfc:	e9cd 1201 	strd	r1, r2, [sp, #4]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c00:	f000 fde0 	bl	80017c4 <HAL_MPU_ConfigRegion>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
  MPU_InitStruct.BaseAddress = 0x30044000;
 8000c04:	4a3c      	ldr	r2, [pc, #240]	; (8000cf8 <main+0x120>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8000c06:	230d      	movs	r3, #13
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c08:	4668      	mov	r0, sp
  MPU_InitStruct.BaseAddress = 0x30044000;
 8000c0a:	9201      	str	r2, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8000c0c:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c10:	f88d 400f 	strb.w	r4, [sp, #15]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000c14:	f88d 5001 	strb.w	r5, [sp, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000c18:	f88d 500a 	strb.w	r5, [sp, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c1c:	f88d 500d 	strb.w	r5, [sp, #13]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c20:	f000 fdd0 	bl	80017c4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c24:	2004      	movs	r0, #4
 8000c26:	f000 fdbb 	bl	80017a0 <HAL_MPU_Enable>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000c2a:	4b34      	ldr	r3, [pc, #208]	; (8000cfc <main+0x124>)
 8000c2c:	695a      	ldr	r2, [r3, #20]
 8000c2e:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8000c32:	d111      	bne.n	8000c58 <main+0x80>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c38:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000c3c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000c40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c44:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000c48:	695a      	ldr	r2, [r3, #20]
 8000c4a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000c4e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c54:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000c58:	4b28      	ldr	r3, [pc, #160]	; (8000cfc <main+0x124>)
 8000c5a:	695a      	ldr	r2, [r3, #20]
 8000c5c:	f412 3280 	ands.w	r2, r2, #65536	; 0x10000
 8000c60:	d128      	bne.n	8000cb4 <main+0xdc>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000c62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000c66:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000c6a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000c6e:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000c72:	f3c2 05c9 	ubfx	r5, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000c76:	f3c2 324e 	ubfx	r2, r2, #13, #15
 8000c7a:	07af      	lsls	r7, r5, #30
 8000c7c:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000c7e:	ea02 060c 	and.w	r6, r2, ip
 8000c82:	463c      	mov	r4, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000c84:	4628      	mov	r0, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000c86:	ea46 0104 	orr.w	r1, r6, r4
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000c8a:	3801      	subs	r0, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000c8c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8000c90:	f8c3 1260 	str.w	r1, [r3, #608]	; 0x260
      } while (ways-- != 0U);
 8000c94:	1c41      	adds	r1, r0, #1
 8000c96:	d1f6      	bne.n	8000c86 <main+0xae>
 8000c98:	3a20      	subs	r2, #32
    } while(sets-- != 0U);
 8000c9a:	f112 0f20 	cmn.w	r2, #32
 8000c9e:	d1ee      	bne.n	8000c7e <main+0xa6>
 8000ca0:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000ca4:	695a      	ldr	r2, [r3, #20]
 8000ca6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000caa:	615a      	str	r2, [r3, #20]
 8000cac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000cb0:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000cb4:	f000 fca6 	bl	8001604 <HAL_Init>
  SystemClock_Config();
 8000cb8:	f7ff ff26 	bl	8000b08 <SystemClock_Config>
  MX_GPIO_Init();
 8000cbc:	f7ff fe04 	bl	80008c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cc0:	f7ff fce6 	bl	8000690 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000cc4:	f000 fb22 	bl	800130c <MX_USART3_UART_Init>
  MX_FMC_Init();
 8000cc8:	f7ff fcfe 	bl	80006c8 <MX_FMC_Init>
  MX_QUADSPI_Init();
 8000ccc:	f000 f824 	bl	8000d18 <MX_QUADSPI_Init>
  MX_MBEDTLS_Init();
 8000cd0:	f007 fc82 	bl	80085d8 <MX_MBEDTLS_Init>
  MX_SPI1_Init();
 8000cd4:	f000 f90a 	bl	8000eec <MX_SPI1_Init>
  MX_I2C1_Init();
 8000cd8:	f7ff fe9c 	bl	8000a14 <MX_I2C1_Init>
  MX_RNG_Init();
 8000cdc:	f000 f8c6 	bl	8000e6c <MX_RNG_Init>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000ce0:	f008 fb2e 	bl	8009340 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000ce4:	f7ff fdc6 	bl	8000874 <MX_FREERTOS_Init>
  osKernelStart();
 8000ce8:	f008 fb3c 	bl	8009364 <osKernelStart>
 8000cec:	e7fe      	b.n	8000cec <main+0x114>
 8000cee:	bf00      	nop
 8000cf0:	30040000 	.word	0x30040000
 8000cf4:	03000007 	.word	0x03000007
 8000cf8:	30044000 	.word	0x30044000
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d00:	6802      	ldr	r2, [r0, #0]
 8000d02:	4b03      	ldr	r3, [pc, #12]	; (8000d10 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d000      	beq.n	8000d0a <HAL_TIM_PeriodElapsedCallback+0xa>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d08:	4770      	bx	lr
    HAL_IncTick();
 8000d0a:	f000 bcad 	b.w	8001668 <HAL_IncTick>
 8000d0e:	bf00      	nop
 8000d10:	40001000 	.word	0x40001000

08000d14 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
 8000d16:	e7fe      	b.n	8000d16 <Error_Handler+0x2>

08000d18 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000d18:	b538      	push	{r3, r4, r5, lr}

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
  hqspi.Init.ClockPrescaler = 2;
 8000d1a:	2202      	movs	r2, #2
  hqspi.Instance = QUADSPI;
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <MX_QUADSPI_Init+0x38>)
 8000d1e:	490d      	ldr	r1, [pc, #52]	; (8000d54 <MX_QUADSPI_Init+0x3c>)
  hqspi.Init.FifoThreshold = 4;
 8000d20:	2004      	movs	r0, #4
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d22:	2510      	movs	r5, #16
  hqspi.Init.FlashSize = 25;
 8000d24:	2419      	movs	r4, #25
  hqspi.Instance = QUADSPI;
 8000d26:	6019      	str	r1, [r3, #0]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d28:	f44f 61a0 	mov.w	r1, #1280	; 0x500
  hqspi.Init.ClockPrescaler = 2;
 8000d2c:	605a      	str	r2, [r3, #4]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d2e:	2200      	movs	r2, #0
  hqspi.Init.FifoThreshold = 4;
 8000d30:	6098      	str	r0, [r3, #8]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d32:	4618      	mov	r0, r3
  hqspi.Init.FlashSize = 25;
 8000d34:	e9c3 5403 	strd	r5, r4, [r3, #12]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d38:	e9c3 1205 	strd	r1, r2, [r3, #20]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d3c:	e9c3 2207 	strd	r2, r2, [r3, #28]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d40:	f003 fcf8 	bl	8004734 <HAL_QSPI_Init>
 8000d44:	b900      	cbnz	r0, 8000d48 <MX_QUADSPI_Init+0x30>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d46:	bd38      	pop	{r3, r4, r5, pc}
 8000d48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8000d4c:	f7ff bfe2 	b.w	8000d14 <Error_Handler>
 8000d50:	24014440 	.word	0x24014440
 8000d54:	52005000 	.word	0x52005000

08000d58 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000d58:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5a:	2300      	movs	r3, #0
{
 8000d5c:	b0b8      	sub	sp, #224	; 0xe0
 8000d5e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d60:	22bc      	movs	r2, #188	; 0xbc
 8000d62:	4619      	mov	r1, r3
 8000d64:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d66:	9308      	str	r3, [sp, #32]
 8000d68:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8000d6c:	e9cd 3306 	strd	r3, r3, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d70:	f012 feec 	bl	8013b4c <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000d74:	6822      	ldr	r2, [r4, #0]
 8000d76:	4b38      	ldr	r3, [pc, #224]	; (8000e58 <HAL_QSPI_MspInit+0x100>)
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d001      	beq.n	8000d80 <HAL_QSPI_MspInit+0x28>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000d7c:	b038      	add	sp, #224	; 0xe0
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000d80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d84:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000d86:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d88:	f004 fb3c 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 8000d8c:	2800      	cmp	r0, #0
 8000d8e:	d15f      	bne.n	8000e50 <HAL_QSPI_MspInit+0xf8>
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000d90:	4b32      	ldr	r3, [pc, #200]	; (8000e5c <HAL_QSPI_MspInit+0x104>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d94:	2004      	movs	r0, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2400      	movs	r4, #0
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000d98:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000d9c:	2609      	movs	r6, #9
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d9e:	a904      	add	r1, sp, #16
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000da0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000da4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8000da8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8000dac:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000db0:	9200      	str	r2, [sp, #0]
 8000db2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000db4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000db8:	f042 0210 	orr.w	r2, r2, #16
 8000dbc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000dc0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000dc4:	f002 0210 	and.w	r2, r2, #16
 8000dc8:	9201      	str	r2, [sp, #4]
 8000dca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dcc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000dd0:	f042 0220 	orr.w	r2, r2, #32
 8000dd4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000dd8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000ddc:	f002 0220 	and.w	r2, r2, #32
 8000de0:	9202      	str	r2, [sp, #8]
 8000de2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000de8:	432a      	orrs	r2, r5
 8000dea:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000df2:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df4:	402b      	ands	r3, r5
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000df6:	481a      	ldr	r0, [pc, #104]	; (8000e60 <HAL_QSPI_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfa:	9303      	str	r3, [sp, #12]
 8000dfc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000dfe:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e00:	e9cd 4406 	strd	r4, r4, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e04:	f002 fce2 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8000e08:	f44f 6388 	mov.w	r3, #1088	; 0x440
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e0c:	a904      	add	r1, sp, #16
 8000e0e:	4815      	ldr	r0, [pc, #84]	; (8000e64 <HAL_QSPI_MspInit+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8000e10:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	e9cd 5405 	strd	r5, r4, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e16:	e9cd 4607 	strd	r4, r6, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e1a:	f002 fcd7 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e1e:	f44f 7240 	mov.w	r2, #768	; 0x300
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e22:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e24:	a904      	add	r1, sp, #16
 8000e26:	480f      	ldr	r0, [pc, #60]	; (8000e64 <HAL_QSPI_MspInit+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e28:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e2a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	e9cd 5405 	strd	r5, r4, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e32:	f002 fccb 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	a904      	add	r1, sp, #16
 8000e3c:	480a      	ldr	r0, [pc, #40]	; (8000e68 <HAL_QSPI_MspInit+0x110>)
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e3e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e42:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	e9cd 5405 	strd	r5, r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e48:	f002 fcc0 	bl	80037cc <HAL_GPIO_Init>
}
 8000e4c:	b038      	add	sp, #224	; 0xe0
 8000e4e:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8000e50:	f7ff ff60 	bl	8000d14 <Error_Handler>
 8000e54:	e79c      	b.n	8000d90 <HAL_QSPI_MspInit+0x38>
 8000e56:	bf00      	nop
 8000e58:	52005000 	.word	0x52005000
 8000e5c:	58024400 	.word	0x58024400
 8000e60:	58021000 	.word	0x58021000
 8000e64:	58021400 	.word	0x58021400
 8000e68:	58020400 	.word	0x58020400

08000e6c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000e6c:	b508      	push	{r3, lr}
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000e6e:	4b07      	ldr	r3, [pc, #28]	; (8000e8c <MX_RNG_Init+0x20>)
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8000e70:	2100      	movs	r1, #0
  hrng.Instance = RNG;
 8000e72:	4a07      	ldr	r2, [pc, #28]	; (8000e90 <MX_RNG_Init+0x24>)
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000e74:	4618      	mov	r0, r3
  hrng.Instance = RNG;
 8000e76:	e9c3 2100 	strd	r2, r1, [r3]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000e7a:	f005 f96d 	bl	8006158 <HAL_RNG_Init>
 8000e7e:	b900      	cbnz	r0, 8000e82 <MX_RNG_Init+0x16>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000e80:	bd08      	pop	{r3, pc}
 8000e82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000e86:	f7ff bf45 	b.w	8000d14 <Error_Handler>
 8000e8a:	bf00      	nop
 8000e8c:	2401448c 	.word	0x2401448c
 8000e90:	48021800 	.word	0x48021800

08000e94 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000e94:	b510      	push	{r4, lr}
 8000e96:	b0b0      	sub	sp, #192	; 0xc0
 8000e98:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e9a:	22bc      	movs	r2, #188	; 0xbc
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	a801      	add	r0, sp, #4
 8000ea0:	f012 fe54 	bl	8013b4c <memset>
  if(rngHandle->Instance==RNG)
 8000ea4:	6822      	ldr	r2, [r4, #0]
 8000ea6:	4b0f      	ldr	r3, [pc, #60]	; (8000ee4 <HAL_RNG_MspInit+0x50>)
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d001      	beq.n	8000eb0 <HAL_RNG_MspInit+0x1c>
    __HAL_RCC_RNG_CLK_ENABLE();
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000eac:	b030      	add	sp, #192	; 0xc0
 8000eae:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8000eb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eb4:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8000eb6:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eb8:	f004 faa4 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 8000ebc:	b970      	cbnz	r0, 8000edc <HAL_RNG_MspInit+0x48>
    __HAL_RCC_RNG_CLK_ENABLE();
 8000ebe:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <HAL_RNG_MspInit+0x54>)
 8000ec0:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8000ec4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ec8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8000ecc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	9b00      	ldr	r3, [sp, #0]
}
 8000ed8:	b030      	add	sp, #192	; 0xc0
 8000eda:	bd10      	pop	{r4, pc}
      Error_Handler();
 8000edc:	f7ff ff1a 	bl	8000d14 <Error_Handler>
 8000ee0:	e7ed      	b.n	8000ebe <HAL_RNG_MspInit+0x2a>
 8000ee2:	bf00      	nop
 8000ee4:	48021800 	.word	0x48021800
 8000ee8:	58024400 	.word	0x58024400

08000eec <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000eec:	b538      	push	{r3, r4, r5, lr}

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eee:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  hspi1.Instance = SPI1;
 8000ef2:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <MX_SPI1_Init+0x58>)
 8000ef4:	4914      	ldr	r1, [pc, #80]	; (8000f48 <MX_SPI1_Init+0x5c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef6:	2007      	movs	r0, #7
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ef8:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000efc:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  hspi1.Instance = SPI1;
 8000f00:	6019      	str	r1, [r3, #0]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 0x0;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f02:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f06:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f08:	2200      	movs	r2, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f0a:	60d8      	str	r0, [r3, #12]
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f0c:	4618      	mov	r0, r3
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f0e:	6359      	str	r1, [r3, #52]	; 0x34
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f10:	609a      	str	r2, [r3, #8]
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f12:	659a      	str	r2, [r3, #88]	; 0x58
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f14:	e9c3 5406 	strd	r5, r4, [r3, #24]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f18:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f1c:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi1.Init.CRCPolynomial = 0x0;
 8000f20:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f24:	e9c3 220e 	strd	r2, r2, [r3, #56]	; 0x38
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f28:	e9c3 2210 	strd	r2, r2, [r3, #64]	; 0x40
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f2c:	e9c3 2212 	strd	r2, r2, [r3, #72]	; 0x48
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f30:	e9c3 2214 	strd	r2, r2, [r3, #80]	; 0x50
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f34:	f005 f9d6 	bl	80062e4 <HAL_SPI_Init>
 8000f38:	b900      	cbnz	r0, 8000f3c <MX_SPI1_Init+0x50>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f3a:	bd38      	pop	{r3, r4, r5, pc}
 8000f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8000f40:	f7ff bee8 	b.w	8000d14 <Error_Handler>
 8000f44:	240144a0 	.word	0x240144a0
 8000f48:	40013000 	.word	0x40013000

08000f4c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	2300      	movs	r3, #0
{
 8000f52:	b0b8      	sub	sp, #224	; 0xe0
 8000f54:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f56:	22bc      	movs	r2, #188	; 0xbc
 8000f58:	4619      	mov	r1, r3
 8000f5a:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	9308      	str	r3, [sp, #32]
 8000f5e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8000f62:	e9cd 3306 	strd	r3, r3, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f66:	f012 fdf1 	bl	8013b4c <memset>
  if(spiHandle->Instance==SPI1)
 8000f6a:	682a      	ldr	r2, [r5, #0]
 8000f6c:	4b39      	ldr	r3, [pc, #228]	; (8001054 <HAL_SPI_MspInit+0x108>)
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d002      	beq.n	8000f78 <HAL_SPI_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000f72:	b038      	add	sp, #224	; 0xe0
 8000f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f7c:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000f7e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f80:	f004 fa40 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 8000f84:	2800      	cmp	r0, #0
 8000f86:	d15e      	bne.n	8001046 <HAL_SPI_MspInit+0xfa>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f88:	4b33      	ldr	r3, [pc, #204]	; (8001058 <HAL_SPI_MspInit+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000f8a:	2060      	movs	r0, #96	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2600      	movs	r6, #0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f8e:	2705      	movs	r7, #5
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f90:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f94:	f04f 0802 	mov.w	r8, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f98:	a904      	add	r1, sp, #16
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8000f9a:	4c30      	ldr	r4, [pc, #192]	; (800105c <HAL_SPI_MspInit+0x110>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000fa0:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8000fa4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8000fa8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000fac:	9201      	str	r2, [sp, #4]
 8000fae:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000fb4:	f042 0201 	orr.w	r2, r2, #1
 8000fb8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000fbc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000fc0:	f002 0201 	and.w	r2, r2, #1
 8000fc4:	9202      	str	r2, [sp, #8]
 8000fc6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000fcc:	f042 0208 	orr.w	r2, r2, #8
 8000fd0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000fd8:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fda:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fde:	4820      	ldr	r0, [pc, #128]	; (8001060 <HAL_SPI_MspInit+0x114>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fe0:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe2:	9303      	str	r3, [sp, #12]
 8000fe4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fea:	e9cd 6606 	strd	r6, r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	f002 fbed 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ff2:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff4:	a904      	add	r1, sp, #16
 8000ff6:	481b      	ldr	r0, [pc, #108]	; (8001064 <HAL_SPI_MspInit+0x118>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ff8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ffa:	e9cd 6707 	strd	r6, r7, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	e9cd 8605 	strd	r8, r6, [sp, #20]
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8001002:	4f19      	ldr	r7, [pc, #100]	; (8001068 <HAL_SPI_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001004:	f002 fbe2 	bl	80037cc <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001008:	2126      	movs	r1, #38	; 0x26
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800100a:	2240      	movs	r2, #64	; 0x40
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800100c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001010:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001012:	60e6      	str	r6, [r4, #12]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001014:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001016:	60a2      	str	r2, [r4, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001018:	6123      	str	r3, [r4, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800101a:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800101e:	e9c4 6607 	strd	r6, r6, [r4, #28]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001022:	e9c4 7100 	strd	r7, r1, [r4]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001026:	f000 fd2d 	bl	8001a84 <HAL_DMA_Init>
 800102a:	b978      	cbnz	r0, 800104c <HAL_SPI_MspInit+0x100>
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800102c:	2200      	movs	r2, #0
 800102e:	2105      	movs	r1, #5
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001030:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001032:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001034:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001036:	f000 fb5f 	bl	80016f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800103a:	2023      	movs	r0, #35	; 0x23
 800103c:	f000 fb92 	bl	8001764 <HAL_NVIC_EnableIRQ>
}
 8001040:	b038      	add	sp, #224	; 0xe0
 8001042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8001046:	f7ff fe65 	bl	8000d14 <Error_Handler>
 800104a:	e79d      	b.n	8000f88 <HAL_SPI_MspInit+0x3c>
      Error_Handler();
 800104c:	f7ff fe62 	bl	8000d14 <Error_Handler>
 8001050:	e7ec      	b.n	800102c <HAL_SPI_MspInit+0xe0>
 8001052:	bf00      	nop
 8001054:	40013000 	.word	0x40013000
 8001058:	58024400 	.word	0x58024400
 800105c:	24014528 	.word	0x24014528
 8001060:	58020000 	.word	0x58020000
 8001064:	58020c00 	.word	0x58020c00
 8001068:	40020010 	.word	0x40020010

0800106c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <HAL_MspInit+0x30>)

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	210f      	movs	r1, #15
 8001072:	f06f 0001 	mvn.w	r0, #1
{
 8001076:	b410      	push	{r4}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001078:	f8d3 40f4 	ldr.w	r4, [r3, #244]	; 0xf4
{
 800107c:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107e:	f044 0402 	orr.w	r4, r4, #2
 8001082:	f8c3 40f4 	str.w	r4, [r3, #244]	; 0xf4
 8001086:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001092:	b003      	add	sp, #12
 8001094:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001098:	f000 bb2e 	b.w	80016f8 <HAL_NVIC_SetPriority>
 800109c:	58024400 	.word	0x58024400

080010a0 <HAL_InitTick>:
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a0:	280f      	cmp	r0, #15
 80010a2:	d901      	bls.n	80010a8 <HAL_InitTick+0x8>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
    uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 80010a4:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
}
 80010a6:	4770      	bx	lr
{
 80010a8:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 80010aa:	4601      	mov	r1, r0
{
 80010ac:	b08b      	sub	sp, #44	; 0x2c
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 80010ae:	2200      	movs	r2, #0
 80010b0:	4604      	mov	r4, r0
 80010b2:	2036      	movs	r0, #54	; 0x36
 80010b4:	f000 fb20 	bl	80016f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010b8:	2036      	movs	r0, #54	; 0x36
 80010ba:	f000 fb53 	bl	8001764 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010be:	4b1b      	ldr	r3, [pc, #108]	; (800112c <HAL_InitTick+0x8c>)
    uwTickPrio = TickPriority;
 80010c0:	4a1b      	ldr	r2, [pc, #108]	; (8001130 <HAL_InitTick+0x90>)
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010c2:	4669      	mov	r1, sp
 80010c4:	a802      	add	r0, sp, #8
    uwTickPrio = TickPriority;
 80010c6:	6014      	str	r4, [r2, #0]
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010c8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80010cc:	f042 0210 	orr.w	r2, r2, #16
 80010d0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80010d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010d8:	f003 0310 	and.w	r3, r3, #16
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010e0:	f004 f86c 	bl	80051bc <HAL_RCC_GetClockConfig>
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010e4:	9b07      	ldr	r3, [sp, #28]
 80010e6:	b1c3      	cbz	r3, 800111a <HAL_InitTick+0x7a>
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010e8:	f004 f844 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
 80010ec:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <HAL_InitTick+0x94>)
  htim6.Init.ClockDivision = 0;
 80010f0:	2200      	movs	r2, #0
  htim6.Instance = TIM6;
 80010f2:	4c11      	ldr	r4, [pc, #68]	; (8001138 <HAL_InitTick+0x98>)
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010f4:	f240 35e7 	movw	r5, #999	; 0x3e7
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010f8:	fba3 1300 	umull	r1, r3, r3, r0
  htim6.Instance = TIM6;
 80010fc:	490f      	ldr	r1, [pc, #60]	; (800113c <HAL_InitTick+0x9c>)
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80010fe:	4620      	mov	r0, r4
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001100:	60e5      	str	r5, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001102:	0c9b      	lsrs	r3, r3, #18
  htim6.Instance = TIM6;
 8001104:	6021      	str	r1, [r4, #0]
  htim6.Init.ClockDivision = 0;
 8001106:	6122      	str	r2, [r4, #16]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001108:	3b01      	subs	r3, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 800110a:	e9c4 3201 	strd	r3, r2, [r4, #4]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800110e:	f005 fc81 	bl	8006a14 <HAL_TIM_Base_Init>
 8001112:	b128      	cbz	r0, 8001120 <HAL_InitTick+0x80>
    return HAL_ERROR;
 8001114:	2001      	movs	r0, #1
}
 8001116:	b00b      	add	sp, #44	; 0x2c
 8001118:	bd30      	pop	{r4, r5, pc}
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800111a:	f004 f82b 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
 800111e:	e7e6      	b.n	80010ee <HAL_InitTick+0x4e>
    return HAL_TIM_Base_Start_IT(&htim6);
 8001120:	4620      	mov	r0, r4
 8001122:	f005 fafb 	bl	800671c <HAL_TIM_Base_Start_IT>
}
 8001126:	b00b      	add	sp, #44	; 0x2c
 8001128:	bd30      	pop	{r4, r5, pc}
 800112a:	bf00      	nop
 800112c:	58024400 	.word	0x58024400
 8001130:	2400000c 	.word	0x2400000c
 8001134:	431bde83 	.word	0x431bde83
 8001138:	240145a0 	.word	0x240145a0
 800113c:	40001000 	.word	0x40001000

08001140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001140:	e7fe      	b.n	8001140 <NMI_Handler>
 8001142:	bf00      	nop

08001144 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001144:	e7fe      	b.n	8001144 <HardFault_Handler>
 8001146:	bf00      	nop

08001148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001148:	e7fe      	b.n	8001148 <MemManage_Handler>
 800114a:	bf00      	nop

0800114c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800114c:	e7fe      	b.n	800114c <BusFault_Handler>
 800114e:	bf00      	nop

08001150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001150:	e7fe      	b.n	8001150 <UsageFault_Handler>
 8001152:	bf00      	nop

08001154 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop

08001158 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001158:	4801      	ldr	r0, [pc, #4]	; (8001160 <DMA1_Stream0_IRQHandler+0x8>)
 800115a:	f000 bfa3 	b.w	80020a4 <HAL_DMA_IRQHandler>
 800115e:	bf00      	nop
 8001160:	24014528 	.word	0x24014528

08001164 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001164:	4801      	ldr	r0, [pc, #4]	; (800116c <SPI1_IRQHandler+0x8>)
 8001166:	f005 b97d 	b.w	8006464 <HAL_SPI_IRQHandler>
 800116a:	bf00      	nop
 800116c:	240144a0 	.word	0x240144a0

08001170 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001170:	4801      	ldr	r0, [pc, #4]	; (8001178 <TIM6_DAC_IRQHandler+0x8>)
 8001172:	f005 bb31 	b.w	80067d8 <HAL_TIM_IRQHandler>
 8001176:	bf00      	nop
 8001178:	240145a0 	.word	0x240145a0

0800117c <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800117c:	4801      	ldr	r0, [pc, #4]	; (8001184 <ETH_IRQHandler+0x8>)
 800117e:	f001 bfd7 	b.w	8003130 <HAL_ETH_IRQHandler>
 8001182:	bf00      	nop
 8001184:	24014814 	.word	0x24014814

08001188 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001188:	4801      	ldr	r0, [pc, #4]	; (8001190 <OTG_FS_IRQHandler+0x8>)
 800118a:	f002 bdad 	b.w	8003ce8 <HAL_PCD_IRQHandler>
 800118e:	bf00      	nop
 8001190:	2401d4b0 	.word	0x2401d4b0

08001194 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001194:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001196:	1e16      	subs	r6, r2, #0
 8001198:	dd07      	ble.n	80011aa <_read+0x16>
 800119a:	460c      	mov	r4, r1
 800119c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800119e:	f3af 8000 	nop.w
 80011a2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a6:	42a5      	cmp	r5, r4
 80011a8:	d1f9      	bne.n	800119e <_read+0xa>
	}

return len;
}
 80011aa:	4630      	mov	r0, r6
 80011ac:	bd70      	pop	{r4, r5, r6, pc}
 80011ae:	bf00      	nop

080011b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011b0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b2:	1e16      	subs	r6, r2, #0
 80011b4:	dd07      	ble.n	80011c6 <_write+0x16>
 80011b6:	460c      	mov	r4, r1
 80011b8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80011ba:	f814 0b01 	ldrb.w	r0, [r4], #1
 80011be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c2:	42a5      	cmp	r5, r4
 80011c4:	d1f9      	bne.n	80011ba <_write+0xa>
	}
	return len;
}
 80011c6:	4630      	mov	r0, r6
 80011c8:	bd70      	pop	{r4, r5, r6, pc}
 80011ca:	bf00      	nop

080011cc <_close>:

int _close(int file)
{
	return -1;
}
 80011cc:	f04f 30ff 	mov.w	r0, #4294967295
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop

080011d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80011d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80011d8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80011da:	604b      	str	r3, [r1, #4]
}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop

080011e0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80011e0:	2001      	movs	r0, #1
 80011e2:	4770      	bx	lr

080011e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80011e4:	2000      	movs	r0, #0
 80011e6:	4770      	bx	lr

080011e8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e8:	490d      	ldr	r1, [pc, #52]	; (8001220 <_sbrk+0x38>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ea:	4a0e      	ldr	r2, [pc, #56]	; (8001224 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80011ec:	680b      	ldr	r3, [r1, #0]
{
 80011ee:	b410      	push	{r4}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f0:	4c0d      	ldr	r4, [pc, #52]	; (8001228 <_sbrk+0x40>)
 80011f2:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80011f4:	b183      	cbz	r3, 8001218 <_sbrk+0x30>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f6:	4418      	add	r0, r3
 80011f8:	4290      	cmp	r0, r2
 80011fa:	d804      	bhi.n	8001206 <_sbrk+0x1e>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80011fc:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80011fe:	4618      	mov	r0, r3
 8001200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001204:	4770      	bx	lr
    errno = ENOMEM;
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <_sbrk+0x44>)
 8001208:	210c      	movs	r1, #12
    return (void *)-1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800120e:	f85d 4b04 	ldr.w	r4, [sp], #4
    errno = ENOMEM;
 8001212:	6011      	str	r1, [r2, #0]
}
 8001214:	4618      	mov	r0, r3
 8001216:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 8001218:	4c05      	ldr	r4, [pc, #20]	; (8001230 <_sbrk+0x48>)
 800121a:	4623      	mov	r3, r4
 800121c:	600c      	str	r4, [r1, #0]
 800121e:	e7ea      	b.n	80011f6 <_sbrk+0xe>
 8001220:	24000228 	.word	0x24000228
 8001224:	24080000 	.word	0x24080000
 8001228:	00001000 	.word	0x00001000
 800122c:	2401bfd8 	.word	0x2401bfd8
 8001230:	2401d8b8 	.word	0x2401d8b8

08001234 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001234:	492a      	ldr	r1, [pc, #168]	; (80012e0 <SystemInit+0xac>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001236:	4a2b      	ldr	r2, [pc, #172]	; (80012e4 <SystemInit+0xb0>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001238:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800123c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8001240:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001246:	6813      	ldr	r3, [r2, #0]
 8001248:	f003 030f 	and.w	r3, r3, #15
 800124c:	2b06      	cmp	r3, #6
 800124e:	d805      	bhi.n	800125c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001250:	6813      	ldr	r3, [r2, #0]
 8001252:	f023 030f 	bic.w	r3, r3, #15
 8001256:	f043 0307 	orr.w	r3, r3, #7
 800125a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800125c:	4b22      	ldr	r3, [pc, #136]	; (80012e8 <SystemInit+0xb4>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800125e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001260:	4a22      	ldr	r2, [pc, #136]	; (80012ec <SystemInit+0xb8>)
  RCC->CR |= RCC_CR_HSION;
 8001262:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001264:	481f      	ldr	r0, [pc, #124]	; (80012e4 <SystemInit+0xb0>)
  RCC->CR |= RCC_CR_HSION;
 8001266:	f041 0101 	orr.w	r1, r1, #1
 800126a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 800126c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800126e:	6819      	ldr	r1, [r3, #0]
 8001270:	400a      	ands	r2, r1
 8001272:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001274:	6803      	ldr	r3, [r0, #0]
 8001276:	f003 030f 	and.w	r3, r3, #15
 800127a:	2b07      	cmp	r3, #7
 800127c:	d905      	bls.n	800128a <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800127e:	6803      	ldr	r3, [r0, #0]
 8001280:	f023 030f 	bic.w	r3, r3, #15
 8001284:	f043 0307 	orr.w	r3, r3, #7
 8001288:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800128a:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <SystemInit+0xb4>)
 800128c:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800128e:	4918      	ldr	r1, [pc, #96]	; (80012f0 <SystemInit+0xbc>)
  RCC->PLLCKSELR = 0x02020200;
 8001290:	4c18      	ldr	r4, [pc, #96]	; (80012f4 <SystemInit+0xc0>)
  RCC->PLLCFGR = 0x01FF0000;
 8001292:	4819      	ldr	r0, [pc, #100]	; (80012f8 <SystemInit+0xc4>)
  RCC->D1CFGR = 0x00000000;
 8001294:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8001296:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8001298:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 800129a:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 800129c:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 800129e:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80012a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80012a2:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012a4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012a6:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012a8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012aa:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012ac:	4c13      	ldr	r4, [pc, #76]	; (80012fc <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 80012ae:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012b2:	4913      	ldr	r1, [pc, #76]	; (8001300 <SystemInit+0xcc>)
  RCC->CR &= 0xFFFBFFFFU;
 80012b4:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80012b6:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	4019      	ands	r1, r3
 80012bc:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80012c0:	d202      	bcs.n	80012c8 <SystemInit+0x94>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80012c2:	4b10      	ldr	r3, [pc, #64]	; (8001304 <SystemInit+0xd0>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012c8:	490f      	ldr	r1, [pc, #60]	; (8001308 <SystemInit+0xd4>)
 80012ca:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012ce:	4b04      	ldr	r3, [pc, #16]	; (80012e0 <SystemInit+0xac>)
 80012d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012d4:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80012d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012da:	609a      	str	r2, [r3, #8]
}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00
 80012e4:	52002000 	.word	0x52002000
 80012e8:	58024400 	.word	0x58024400
 80012ec:	eaf6ed7f 	.word	0xeaf6ed7f
 80012f0:	01010280 	.word	0x01010280
 80012f4:	02020200 	.word	0x02020200
 80012f8:	01ff0000 	.word	0x01ff0000
 80012fc:	5c001000 	.word	0x5c001000
 8001300:	ffff0000 	.word	0xffff0000
 8001304:	51008108 	.word	0x51008108
 8001308:	52004000 	.word	0x52004000

0800130c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800130c:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800130e:	4b18      	ldr	r3, [pc, #96]	; (8001370 <MX_USART3_UART_Init+0x64>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001310:	2200      	movs	r2, #0
  huart3.Init.BaudRate = 115200;
 8001312:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart3.Instance = USART3;
 8001316:	4d17      	ldr	r5, [pc, #92]	; (8001374 <MX_USART3_UART_Init+0x68>)
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001318:	210c      	movs	r1, #12
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800131a:	4618      	mov	r0, r3
  huart3.Init.Parity = UART_PARITY_NONE;
 800131c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800131e:	6159      	str	r1, [r3, #20]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001320:	629a      	str	r2, [r3, #40]	; 0x28
  huart3.Init.BaudRate = 115200;
 8001322:	e9c3 5400 	strd	r5, r4, [r3]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001326:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800132a:	e9c3 2206 	strd	r2, r2, [r3, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800132e:	e9c3 2208 	strd	r2, r2, [r3, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001332:	f005 ff27 	bl	8007184 <HAL_UART_Init>
 8001336:	b9c0      	cbnz	r0, 800136a <MX_USART3_UART_Init+0x5e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001338:	2100      	movs	r1, #0
 800133a:	480d      	ldr	r0, [pc, #52]	; (8001370 <MX_USART3_UART_Init+0x64>)
 800133c:	f005 ff92 	bl	8007264 <HAL_UARTEx_SetTxFifoThreshold>
 8001340:	b980      	cbnz	r0, 8001364 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001342:	2100      	movs	r1, #0
 8001344:	480a      	ldr	r0, [pc, #40]	; (8001370 <MX_USART3_UART_Init+0x64>)
 8001346:	f005 ffb9 	bl	80072bc <HAL_UARTEx_SetRxFifoThreshold>
 800134a:	b940      	cbnz	r0, 800135e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800134c:	4808      	ldr	r0, [pc, #32]	; (8001370 <MX_USART3_UART_Init+0x64>)
 800134e:	f005 ff6b 	bl	8007228 <HAL_UARTEx_DisableFifoMode>
 8001352:	b900      	cbnz	r0, 8001356 <MX_USART3_UART_Init+0x4a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001354:	bd38      	pop	{r3, r4, r5, pc}
 8001356:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 800135a:	f7ff bcdb 	b.w	8000d14 <Error_Handler>
    Error_Handler();
 800135e:	f7ff fcd9 	bl	8000d14 <Error_Handler>
 8001362:	e7f3      	b.n	800134c <MX_USART3_UART_Init+0x40>
    Error_Handler();
 8001364:	f7ff fcd6 	bl	8000d14 <Error_Handler>
 8001368:	e7eb      	b.n	8001342 <MX_USART3_UART_Init+0x36>
    Error_Handler();
 800136a:	f7ff fcd3 	bl	8000d14 <Error_Handler>
 800136e:	e7e3      	b.n	8001338 <MX_USART3_UART_Init+0x2c>
 8001370:	240145ec 	.word	0x240145ec
 8001374:	40004800 	.word	0x40004800

08001378 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001378:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137a:	2300      	movs	r3, #0
{
 800137c:	b0b6      	sub	sp, #216	; 0xd8
 800137e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001380:	22bc      	movs	r2, #188	; 0xbc
 8001382:	4619      	mov	r1, r3
 8001384:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	9306      	str	r3, [sp, #24]
 8001388:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800138c:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001390:	f012 fbdc 	bl	8013b4c <memset>
  if(uartHandle->Instance==USART3)
 8001394:	6822      	ldr	r2, [r4, #0]
 8001396:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_UART_MspInit+0x8c>)
 8001398:	429a      	cmp	r2, r3
 800139a:	d001      	beq.n	80013a0 <HAL_UART_MspInit+0x28>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800139c:	b036      	add	sp, #216	; 0xd8
 800139e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013a0:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a2:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013a4:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a6:	f004 f82d 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 80013aa:	bb40      	cbnz	r0, 80013fe <HAL_UART_MspInit+0x86>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013ac:	4b16      	ldr	r3, [pc, #88]	; (8001408 <HAL_UART_MspInit+0x90>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80013ae:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b2:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b4:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 80013b6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2400      	movs	r4, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013bc:	2507      	movs	r5, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 80013be:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80013c2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80013c6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80013ca:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80013ce:	9200      	str	r2, [sp, #0]
 80013d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80013d6:	f042 0208 	orr.w	r2, r2, #8
 80013da:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80013de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80013e2:	9002      	str	r0, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e4:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e8:	4808      	ldr	r0, [pc, #32]	; (800140c <HAL_UART_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013f0:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013f6:	f002 f9e9 	bl	80037cc <HAL_GPIO_Init>
}
 80013fa:	b036      	add	sp, #216	; 0xd8
 80013fc:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80013fe:	f7ff fc89 	bl	8000d14 <Error_Handler>
 8001402:	e7d3      	b.n	80013ac <HAL_UART_MspInit+0x34>
 8001404:	40004800 	.word	0x40004800
 8001408:	58024400 	.word	0x58024400
 800140c:	58020c00 	.word	0x58020c00

08001410 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001410:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001448 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001414:	f7ff ff0e 	bl	8001234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001418:	480c      	ldr	r0, [pc, #48]	; (800144c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800141a:	490d      	ldr	r1, [pc, #52]	; (8001450 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800141c:	4a0d      	ldr	r2, [pc, #52]	; (8001454 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001420:	e002      	b.n	8001428 <LoopCopyDataInit>

08001422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001426:	3304      	adds	r3, #4

08001428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800142c:	d3f9      	bcc.n	8001422 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142e:	4a0a      	ldr	r2, [pc, #40]	; (8001458 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001430:	4c0a      	ldr	r4, [pc, #40]	; (800145c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001434:	e001      	b.n	800143a <LoopFillZerobss>

08001436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001438:	3204      	adds	r2, #4

0800143a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800143c:	d3fb      	bcc.n	8001436 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800143e:	f012 fb3f 	bl	8013ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001442:	f7ff fbc9 	bl	8000bd8 <main>
  bx  lr
 8001446:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001448:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800144c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001450:	24000208 	.word	0x24000208
  ldr r2, =_sidata
 8001454:	08016c2c 	.word	0x08016c2c
  ldr r2, =_sbss
 8001458:	24000208 	.word	0x24000208
  ldr r4, =_ebss
 800145c:	2401d8b8 	.word	0x2401d8b8

08001460 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001460:	e7fe      	b.n	8001460 <ADC3_IRQHandler>
	...

08001464 <LAN8742_RegisterBusIO>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001464:	b188      	cbz	r0, 800148a <LAN8742_RegisterBusIO+0x26>
 8001466:	68ca      	ldr	r2, [r1, #12]
 8001468:	b17a      	cbz	r2, 800148a <LAN8742_RegisterBusIO+0x26>
{
 800146a:	b470      	push	{r4, r5, r6}
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800146c:	688c      	ldr	r4, [r1, #8]
 800146e:	b17c      	cbz	r4, 8001490 <LAN8742_RegisterBusIO+0x2c>
 8001470:	690d      	ldr	r5, [r1, #16]
 8001472:	b16d      	cbz	r5, 8001490 <LAN8742_RegisterBusIO+0x2c>
 8001474:	4603      	mov	r3, r0
  {
    return LAN8742_STATUS_ERROR;
  }
  
  pObj->IO.Init = ioctx->Init;
 8001476:	680e      	ldr	r6, [r1, #0]
  pObj->IO.DeInit = ioctx->DeInit;
  pObj->IO.ReadReg = ioctx->ReadReg;
  pObj->IO.WriteReg = ioctx->WriteReg;
  pObj->IO.GetTick = ioctx->GetTick;
  
  return LAN8742_STATUS_OK;
 8001478:	2000      	movs	r0, #0
  pObj->IO.DeInit = ioctx->DeInit;
 800147a:	6849      	ldr	r1, [r1, #4]
  pObj->IO.GetTick = ioctx->GetTick;
 800147c:	619d      	str	r5, [r3, #24]
  pObj->IO.DeInit = ioctx->DeInit;
 800147e:	e9c3 6102 	strd	r6, r1, [r3, #8]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001482:	e9c3 4204 	strd	r4, r2, [r3, #16]
}
 8001486:	bc70      	pop	{r4, r5, r6}
 8001488:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 800148a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800148e:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 8001490:	f04f 30ff 	mov.w	r0, #4294967295
 8001494:	e7f7      	b.n	8001486 <LAN8742_RegisterBusIO+0x22>
 8001496:	bf00      	nop

08001498 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001498:	b570      	push	{r4, r5, r6, lr}
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 800149a:	2300      	movs	r3, #0
 {
 800149c:	b082      	sub	sp, #8
   int32_t status = LAN8742_STATUS_OK;
   
   if(pObj->Is_Initialized == 0)
 800149e:	6845      	ldr	r5, [r0, #4]
 {
 80014a0:	4604      	mov	r4, r0
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80014a2:	9301      	str	r3, [sp, #4]
   if(pObj->Is_Initialized == 0)
 80014a4:	b175      	cbz	r5, 80014c4 <LAN8742_Init+0x2c>
 80014a6:	6983      	ldr	r3, [r0, #24]
     }
   }
      
   if(status == LAN8742_STATUS_OK)
   {
     tickstart =  pObj->IO.GetTick();
 80014a8:	4798      	blx	r3
 80014aa:	4605      	mov	r5, r0
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 80014ac:	69a3      	ldr	r3, [r4, #24]
 80014ae:	4798      	blx	r3
 80014b0:	1b40      	subs	r0, r0, r5
 80014b2:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 80014b6:	d9f9      	bls.n	80014ac <LAN8742_Init+0x14>
     {
     }
     pObj->Is_Initialized = 1;
 80014b8:	2301      	movs	r3, #1
 80014ba:	2600      	movs	r6, #0
 80014bc:	6063      	str	r3, [r4, #4]
   }
   
   return status;
 }
 80014be:	4630      	mov	r0, r6
 80014c0:	b002      	add	sp, #8
 80014c2:	bd70      	pop	{r4, r5, r6, pc}
     if(pObj->IO.Init != 0)
 80014c4:	6883      	ldr	r3, [r0, #8]
 80014c6:	b103      	cbz	r3, 80014ca <LAN8742_Init+0x32>
       pObj->IO.Init();
 80014c8:	4798      	blx	r3
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80014ca:	2320      	movs	r3, #32
   int32_t status = LAN8742_STATUS_OK;
 80014cc:	2600      	movs	r6, #0
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80014ce:	6023      	str	r3, [r4, #0]
 80014d0:	e007      	b.n	80014e2 <LAN8742_Init+0x4a>
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80014d2:	9801      	ldr	r0, [sp, #4]
 80014d4:	f000 001f 	and.w	r0, r0, #31
 80014d8:	42a8      	cmp	r0, r5
 80014da:	d00c      	beq.n	80014f6 <LAN8742_Init+0x5e>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80014dc:	3501      	adds	r5, #1
 80014de:	2d20      	cmp	r5, #32
 80014e0:	d02f      	beq.n	8001542 <LAN8742_Init+0xaa>
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80014e2:	6963      	ldr	r3, [r4, #20]
 80014e4:	aa01      	add	r2, sp, #4
 80014e6:	2112      	movs	r1, #18
 80014e8:	4628      	mov	r0, r5
 80014ea:	4798      	blx	r3
 80014ec:	2800      	cmp	r0, #0
 80014ee:	daf0      	bge.n	80014d2 <LAN8742_Init+0x3a>
         status = LAN8742_STATUS_READ_ERROR;
 80014f0:	f06f 0604 	mvn.w	r6, #4
 80014f4:	e7f2      	b.n	80014dc <LAN8742_Init+0x44>
         pObj->DevAddr = addr;
 80014f6:	6025      	str	r5, [r4, #0]
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 80014f8:	6923      	ldr	r3, [r4, #16]
 80014fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014fe:	2100      	movs	r1, #0
 8001500:	4798      	blx	r3
 8001502:	2800      	cmp	r0, #0
 8001504:	db29      	blt.n	800155a <LAN8742_Init+0xc2>
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8001506:	6963      	ldr	r3, [r4, #20]
 8001508:	aa01      	add	r2, sp, #4
 800150a:	2100      	movs	r1, #0
 800150c:	6820      	ldr	r0, [r4, #0]
 800150e:	4798      	blx	r3
 8001510:	2800      	cmp	r0, #0
 8001512:	db1f      	blt.n	8001554 <LAN8742_Init+0xbc>
           tickstart = pObj->IO.GetTick();
 8001514:	69a3      	ldr	r3, [r4, #24]
 8001516:	4798      	blx	r3
 8001518:	4605      	mov	r5, r0
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800151a:	e004      	b.n	8001526 <LAN8742_Init+0x8e>
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 800151c:	6963      	ldr	r3, [r4, #20]
 800151e:	6820      	ldr	r0, [r4, #0]
 8001520:	4798      	blx	r3
 8001522:	2800      	cmp	r0, #0
 8001524:	db16      	blt.n	8001554 <LAN8742_Init+0xbc>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001526:	9a01      	ldr	r2, [sp, #4]
 8001528:	69a3      	ldr	r3, [r4, #24]
 800152a:	0412      	lsls	r2, r2, #16
 800152c:	d5bc      	bpl.n	80014a8 <LAN8742_Init+0x10>
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 800152e:	4798      	blx	r3
 8001530:	1b40      	subs	r0, r0, r5
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8001532:	aa01      	add	r2, sp, #4
 8001534:	2100      	movs	r1, #0
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001536:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800153a:	d9ef      	bls.n	800151c <LAN8742_Init+0x84>
               status = LAN8742_STATUS_RESET_TIMEOUT;
 800153c:	f06f 0601 	mvn.w	r6, #1
   return status;
 8001540:	e7bd      	b.n	80014be <LAN8742_Init+0x26>
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001542:	6820      	ldr	r0, [r4, #0]
 8001544:	281f      	cmp	r0, #31
 8001546:	d802      	bhi.n	800154e <LAN8742_Init+0xb6>
     if(status == LAN8742_STATUS_OK)
 8001548:	2e00      	cmp	r6, #0
 800154a:	d0d5      	beq.n	80014f8 <LAN8742_Init+0x60>
 800154c:	e7b7      	b.n	80014be <LAN8742_Init+0x26>
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800154e:	f06f 0602 	mvn.w	r6, #2
 8001552:	e7b4      	b.n	80014be <LAN8742_Init+0x26>
           status = LAN8742_STATUS_READ_ERROR;
 8001554:	f06f 0604 	mvn.w	r6, #4
 8001558:	e7b1      	b.n	80014be <LAN8742_Init+0x26>
         status = LAN8742_STATUS_WRITE_ERROR;
 800155a:	f06f 0603 	mvn.w	r6, #3
 800155e:	e7ae      	b.n	80014be <LAN8742_Init+0x26>

08001560 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001560:	b570      	push	{r4, r5, r6, lr}
 8001562:	b082      	sub	sp, #8
  uint32_t readval = 0;
 8001564:	2600      	movs	r6, #0
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001566:	6943      	ldr	r3, [r0, #20]
{
 8001568:	4604      	mov	r4, r0
  uint32_t readval = 0;
 800156a:	ad02      	add	r5, sp, #8
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800156c:	2101      	movs	r1, #1
 800156e:	6800      	ldr	r0, [r0, #0]
  uint32_t readval = 0;
 8001570:	f845 6d04 	str.w	r6, [r5, #-4]!
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001574:	462a      	mov	r2, r5
 8001576:	4798      	blx	r3
 8001578:	42b0      	cmp	r0, r6
 800157a:	db40      	blt.n	80015fe <LAN8742_GetLinkState+0x9e>
  {
    return LAN8742_STATUS_READ_ERROR;
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800157c:	6963      	ldr	r3, [r4, #20]
 800157e:	462a      	mov	r2, r5
 8001580:	2101      	movs	r1, #1
 8001582:	6820      	ldr	r0, [r4, #0]
 8001584:	4798      	blx	r3
 8001586:	2800      	cmp	r0, #0
 8001588:	db39      	blt.n	80015fe <LAN8742_GetLinkState+0x9e>
  {
    return LAN8742_STATUS_READ_ERROR;
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 800158a:	9b01      	ldr	r3, [sp, #4]
 800158c:	075b      	lsls	r3, r3, #29
 800158e:	d530      	bpl.n	80015f2 <LAN8742_GetLinkState+0x92>
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001590:	4631      	mov	r1, r6
 8001592:	6963      	ldr	r3, [r4, #20]
 8001594:	462a      	mov	r2, r5
 8001596:	6820      	ldr	r0, [r4, #0]
 8001598:	4798      	blx	r3
 800159a:	2800      	cmp	r0, #0
 800159c:	db2f      	blt.n	80015fe <LAN8742_GetLinkState+0x9e>
  {
    return LAN8742_STATUS_READ_ERROR;
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800159e:	9b01      	ldr	r3, [sp, #4]
 80015a0:	04de      	lsls	r6, r3, #19
 80015a2:	d51a      	bpl.n	80015da <LAN8742_GetLinkState+0x7a>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80015a4:	462a      	mov	r2, r5
 80015a6:	6963      	ldr	r3, [r4, #20]
 80015a8:	6820      	ldr	r0, [r4, #0]
 80015aa:	211f      	movs	r1, #31
 80015ac:	4798      	blx	r3
 80015ae:	2800      	cmp	r0, #0
 80015b0:	db25      	blt.n	80015fe <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_READ_ERROR;
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80015b2:	9b01      	ldr	r3, [sp, #4]
 80015b4:	04da      	lsls	r2, r3, #19
 80015b6:	d50a      	bpl.n	80015ce <LAN8742_GetLinkState+0x6e>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80015b8:	f003 031c 	and.w	r3, r3, #28
 80015bc:	2b18      	cmp	r3, #24
 80015be:	d009      	beq.n	80015d4 <LAN8742_GetLinkState+0x74>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80015c0:	2b08      	cmp	r3, #8
 80015c2:	d019      	beq.n	80015f8 <LAN8742_GetLinkState+0x98>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80015c4:	2b14      	cmp	r3, #20
 80015c6:	d011      	beq.n	80015ec <LAN8742_GetLinkState+0x8c>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80015c8:	2005      	movs	r0, #5
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }				
  }
}
 80015ca:	b002      	add	sp, #8
 80015cc:	bd70      	pop	{r4, r5, r6, pc}
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80015ce:	2006      	movs	r0, #6
}
 80015d0:	b002      	add	sp, #8
 80015d2:	bd70      	pop	{r4, r5, r6, pc}
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80015d4:	2002      	movs	r0, #2
}
 80015d6:	b002      	add	sp, #8
 80015d8:	bd70      	pop	{r4, r5, r6, pc}
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 80015da:	f403 5204 	and.w	r2, r3, #8448	; 0x2100
 80015de:	f5b2 5f04 	cmp.w	r2, #8448	; 0x2100
 80015e2:	d0f7      	beq.n	80015d4 <LAN8742_GetLinkState+0x74>
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80015e4:	0498      	lsls	r0, r3, #18
 80015e6:	d407      	bmi.n	80015f8 <LAN8742_GetLinkState+0x98>
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80015e8:	05d9      	lsls	r1, r3, #23
 80015ea:	d5ed      	bpl.n	80015c8 <LAN8742_GetLinkState+0x68>
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80015ec:	2004      	movs	r0, #4
}
 80015ee:	b002      	add	sp, #8
 80015f0:	bd70      	pop	{r4, r5, r6, pc}
    return LAN8742_STATUS_LINK_DOWN;    
 80015f2:	2001      	movs	r0, #1
}
 80015f4:	b002      	add	sp, #8
 80015f6:	bd70      	pop	{r4, r5, r6, pc}
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80015f8:	2003      	movs	r0, #3
}
 80015fa:	b002      	add	sp, #8
 80015fc:	bd70      	pop	{r4, r5, r6, pc}
    return LAN8742_STATUS_READ_ERROR;
 80015fe:	f06f 0004 	mvn.w	r0, #4
 8001602:	e7e2      	b.n	80015ca <LAN8742_GetLinkState+0x6a>

08001604 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001604:	b530      	push	{r4, r5, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001606:	2003      	movs	r0, #3
{
 8001608:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160a:	f000 f861 	bl	80016d0 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800160e:	4c12      	ldr	r4, [pc, #72]	; (8001658 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001610:	f003 fbd8 	bl	8004dc4 <HAL_RCC_GetSysClockFreq>
 8001614:	4a11      	ldr	r2, [pc, #68]	; (800165c <HAL_Init+0x58>)
 8001616:	4912      	ldr	r1, [pc, #72]	; (8001660 <HAL_Init+0x5c>)
 8001618:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800161a:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800161c:	f3c3 2303 	ubfx	r3, r3, #8, #4
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001620:	4d10      	ldr	r5, [pc, #64]	; (8001664 <HAL_Init+0x60>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001622:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001626:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001628:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800162a:	f003 031f 	and.w	r3, r3, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800162e:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001632:	fa20 f303 	lsr.w	r3, r0, r3
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001636:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001638:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 800163c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800163e:	6022      	str	r2, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001640:	f7ff fd2e 	bl	80010a0 <HAL_InitTick>
 8001644:	b110      	cbz	r0, 800164c <HAL_Init+0x48>
  {
    return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8001648:	b003      	add	sp, #12
 800164a:	bd30      	pop	{r4, r5, pc}
 800164c:	9001      	str	r0, [sp, #4]
  HAL_MspInit();
 800164e:	f7ff fd0d 	bl	800106c <HAL_MspInit>
  return HAL_OK;
 8001652:	9801      	ldr	r0, [sp, #4]
}
 8001654:	b003      	add	sp, #12
 8001656:	bd30      	pop	{r4, r5, pc}
 8001658:	24000004 	.word	0x24000004
 800165c:	58024400 	.word	0x58024400
 8001660:	08014a34 	.word	0x08014a34
 8001664:	24000000 	.word	0x24000000

08001668 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001668:	4a03      	ldr	r2, [pc, #12]	; (8001678 <HAL_IncTick+0x10>)
 800166a:	4b04      	ldr	r3, [pc, #16]	; (800167c <HAL_IncTick+0x14>)
 800166c:	6811      	ldr	r1, [r2, #0]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	440b      	add	r3, r1
 8001672:	6013      	str	r3, [r2, #0]
}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	2401467c 	.word	0x2401467c
 800167c:	24000008 	.word	0x24000008

08001680 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001680:	4b01      	ldr	r3, [pc, #4]	; (8001688 <HAL_GetTick+0x8>)
 8001682:	6818      	ldr	r0, [r3, #0]
}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2401467c 	.word	0x2401467c

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b538      	push	{r3, r4, r5, lr}
 800168e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001690:	f7ff fff6 	bl	8001680 <HAL_GetTick>
 8001694:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001696:	1c63      	adds	r3, r4, #1
 8001698:	d002      	beq.n	80016a0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800169a:	4b04      	ldr	r3, [pc, #16]	; (80016ac <HAL_Delay+0x20>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016a0:	f7ff ffee 	bl	8001680 <HAL_GetTick>
 80016a4:	1b40      	subs	r0, r0, r5
 80016a6:	42a0      	cmp	r0, r4
 80016a8:	d3fa      	bcc.n	80016a0 <HAL_Delay+0x14>
  {
  }
}
 80016aa:	bd38      	pop	{r3, r4, r5, pc}
 80016ac:	24000008 	.word	0x24000008

080016b0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80016b0:	4b01      	ldr	r3, [pc, #4]	; (80016b8 <HAL_GetREVID+0x8>)
 80016b2:	6818      	ldr	r0, [r3, #0]
}
 80016b4:	0c00      	lsrs	r0, r0, #16
 80016b6:	4770      	bx	lr
 80016b8:	5c001000 	.word	0x5c001000

080016bc <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80016bc:	4a03      	ldr	r2, [pc, #12]	; (80016cc <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 80016be:	6853      	ldr	r3, [r2, #4]
 80016c0:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80016c4:	4318      	orrs	r0, r3
 80016c6:	6050      	str	r0, [r2, #4]
}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	58000400 	.word	0x58000400

080016d0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4907      	ldr	r1, [pc, #28]	; (80016f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d2:	0200      	lsls	r0, r0, #8
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d6:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d8:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016dc:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016de:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 80016e2:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80016e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016e8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ea:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 80016ec:	60c8      	str	r0, [r1, #12]
 80016ee:	4770      	bx	lr
 80016f0:	e000ed00 	.word	0xe000ed00
 80016f4:	05fa0000 	.word	0x05fa0000

080016f8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f8:	4b17      	ldr	r3, [pc, #92]	; (8001758 <HAL_NVIC_SetPriority+0x60>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001700:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001702:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001708:	2d04      	cmp	r5, #4
 800170a:	bf28      	it	cs
 800170c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170e:	2c06      	cmp	r4, #6
 8001710:	d918      	bls.n	8001744 <HAL_NVIC_SetPriority+0x4c>
 8001712:	3b03      	subs	r3, #3
 8001714:	f04f 34ff 	mov.w	r4, #4294967295
 8001718:	409c      	lsls	r4, r3
 800171a:	ea22 0404 	bic.w	r4, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171e:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8001722:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001724:	fa02 f205 	lsl.w	r2, r2, r5
 8001728:	ea21 0102 	bic.w	r1, r1, r2
 800172c:	fa01 f203 	lsl.w	r2, r1, r3
 8001730:	ea42 0204 	orr.w	r2, r2, r4
 8001734:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001738:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 800173a:	db06      	blt.n	800174a <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <HAL_NVIC_SetPriority+0x64>)
 800173e:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001740:	bc30      	pop	{r4, r5}
 8001742:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001744:	2400      	movs	r4, #0
 8001746:	4623      	mov	r3, r4
 8001748:	e7e9      	b.n	800171e <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174a:	f000 000f 	and.w	r0, r0, #15
 800174e:	4b04      	ldr	r3, [pc, #16]	; (8001760 <HAL_NVIC_SetPriority+0x68>)
 8001750:	541a      	strb	r2, [r3, r0]
 8001752:	bc30      	pop	{r4, r5}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000ed00 	.word	0xe000ed00
 800175c:	e000e400 	.word	0xe000e400
 8001760:	e000ed14 	.word	0xe000ed14

08001764 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001764:	2800      	cmp	r0, #0
 8001766:	db07      	blt.n	8001778 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001768:	2301      	movs	r3, #1
 800176a:	f000 011f 	and.w	r1, r0, #31
 800176e:	4a03      	ldr	r2, [pc, #12]	; (800177c <HAL_NVIC_EnableIRQ+0x18>)
 8001770:	0940      	lsrs	r0, r0, #5
 8001772:	408b      	lsls	r3, r1
 8001774:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000e100 	.word	0xe000e100

08001780 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001780:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001784:	4a04      	ldr	r2, [pc, #16]	; (8001798 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001786:	2000      	movs	r0, #0
 8001788:	4904      	ldr	r1, [pc, #16]	; (800179c <HAL_MPU_Disable+0x1c>)
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800178a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800178c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001790:	6253      	str	r3, [r2, #36]	; 0x24
  MPU->CTRL = 0;
 8001792:	6048      	str	r0, [r1, #4]
}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00
 800179c:	e000ed90 	.word	0xe000ed90

080017a0 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017a0:	4a06      	ldr	r2, [pc, #24]	; (80017bc <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80017a2:	f040 0001 	orr.w	r0, r0, #1
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_MPU_Enable+0x20>)
 80017a8:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017aa:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80017ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b0:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80017b6:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017ba:	4770      	bx	lr
 80017bc:	e000ed00 	.word	0xe000ed00
 80017c0:	e000ed90 	.word	0xe000ed90

080017c4 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017c4:	4a12      	ldr	r2, [pc, #72]	; (8001810 <HAL_MPU_ConfigRegion+0x4c>)
 80017c6:	7843      	ldrb	r3, [r0, #1]
 80017c8:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != 0UL)
 80017ca:	7801      	ldrb	r1, [r0, #0]
 80017cc:	b911      	cbnz	r1, 80017d4 <HAL_MPU_ConfigRegion+0x10>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 80017ce:	60d1      	str	r1, [r2, #12]
    MPU->RASR = 0x00;
 80017d0:	6111      	str	r1, [r2, #16]
 80017d2:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 80017d4:	6843      	ldr	r3, [r0, #4]
{
 80017d6:	b470      	push	{r4, r5, r6}
    MPU->RBAR = MPU_Init->BaseAddress;
 80017d8:	60d3      	str	r3, [r2, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017da:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017dc:	7b04      	ldrb	r4, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017de:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017e0:	7a85      	ldrb	r5, [r0, #10]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017e2:	7b86      	ldrb	r6, [r0, #14]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017e4:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017e8:	7b44      	ldrb	r4, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017ea:	430b      	orrs	r3, r1
 80017ec:	7a01      	ldrb	r1, [r0, #8]
 80017ee:	ea43 43c5 	orr.w	r3, r3, r5, lsl #19
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017f2:	7bc5      	ldrb	r5, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017f4:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017f8:	7a44      	ldrb	r4, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017fa:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 80017fe:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001802:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8001806:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  }
}
 800180a:	bc70      	pop	{r4, r5, r6}
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800180c:	6113      	str	r3, [r2, #16]
}
 800180e:	4770      	bx	lr
 8001810:	e000ed90 	.word	0xe000ed90

08001814 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001814:	6802      	ldr	r2, [r0, #0]
{
 8001816:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001818:	4b34      	ldr	r3, [pc, #208]	; (80018ec <DMA_CalcBaseAndBitshift+0xd8>)
 800181a:	4835      	ldr	r0, [pc, #212]	; (80018f0 <DMA_CalcBaseAndBitshift+0xdc>)
{
 800181c:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800181e:	4c35      	ldr	r4, [pc, #212]	; (80018f4 <DMA_CalcBaseAndBitshift+0xe0>)
 8001820:	4d35      	ldr	r5, [pc, #212]	; (80018f8 <DMA_CalcBaseAndBitshift+0xe4>)
 8001822:	42a2      	cmp	r2, r4
 8001824:	bf18      	it	ne
 8001826:	429a      	cmpne	r2, r3
 8001828:	f104 0448 	add.w	r4, r4, #72	; 0x48
 800182c:	bf0c      	ite	eq
 800182e:	2301      	moveq	r3, #1
 8001830:	2300      	movne	r3, #0
 8001832:	4282      	cmp	r2, r0
 8001834:	bf08      	it	eq
 8001836:	f043 0301 	orreq.w	r3, r3, #1
 800183a:	3048      	adds	r0, #72	; 0x48
 800183c:	42aa      	cmp	r2, r5
 800183e:	bf08      	it	eq
 8001840:	f043 0301 	orreq.w	r3, r3, #1
 8001844:	3548      	adds	r5, #72	; 0x48
 8001846:	42a2      	cmp	r2, r4
 8001848:	bf08      	it	eq
 800184a:	f043 0301 	orreq.w	r3, r3, #1
 800184e:	3448      	adds	r4, #72	; 0x48
 8001850:	4282      	cmp	r2, r0
 8001852:	bf08      	it	eq
 8001854:	f043 0301 	orreq.w	r3, r3, #1
 8001858:	f500 7062 	add.w	r0, r0, #904	; 0x388
 800185c:	42aa      	cmp	r2, r5
 800185e:	bf08      	it	eq
 8001860:	f043 0301 	orreq.w	r3, r3, #1
 8001864:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8001868:	42a2      	cmp	r2, r4
 800186a:	bf08      	it	eq
 800186c:	f043 0301 	orreq.w	r3, r3, #1
 8001870:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8001874:	4282      	cmp	r2, r0
 8001876:	bf08      	it	eq
 8001878:	f043 0301 	orreq.w	r3, r3, #1
 800187c:	3048      	adds	r0, #72	; 0x48
 800187e:	42aa      	cmp	r2, r5
 8001880:	bf08      	it	eq
 8001882:	f043 0301 	orreq.w	r3, r3, #1
 8001886:	3548      	adds	r5, #72	; 0x48
 8001888:	42a2      	cmp	r2, r4
 800188a:	bf08      	it	eq
 800188c:	f043 0301 	orreq.w	r3, r3, #1
 8001890:	3448      	adds	r4, #72	; 0x48
 8001892:	4282      	cmp	r2, r0
 8001894:	bf08      	it	eq
 8001896:	f043 0301 	orreq.w	r3, r3, #1
 800189a:	3048      	adds	r0, #72	; 0x48
 800189c:	42aa      	cmp	r2, r5
 800189e:	bf08      	it	eq
 80018a0:	f043 0301 	orreq.w	r3, r3, #1
 80018a4:	42a2      	cmp	r2, r4
 80018a6:	bf08      	it	eq
 80018a8:	f043 0301 	orreq.w	r3, r3, #1
 80018ac:	4282      	cmp	r2, r0
 80018ae:	bf08      	it	eq
 80018b0:	f043 0301 	orreq.w	r3, r3, #1
 80018b4:	b913      	cbnz	r3, 80018bc <DMA_CalcBaseAndBitshift+0xa8>
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <DMA_CalcBaseAndBitshift+0xe8>)
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d112      	bne.n	80018e2 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80018bc:	b2d3      	uxtb	r3, r2
 80018be:	4d10      	ldr	r5, [pc, #64]	; (8001900 <DMA_CalcBaseAndBitshift+0xec>)
 80018c0:	4810      	ldr	r0, [pc, #64]	; (8001904 <DMA_CalcBaseAndBitshift+0xf0>)
 80018c2:	3b10      	subs	r3, #16

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80018c4:	4c10      	ldr	r4, [pc, #64]	; (8001908 <DMA_CalcBaseAndBitshift+0xf4>)
 80018c6:	4010      	ands	r0, r2
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80018c8:	fba5 5303 	umull	r5, r3, r5, r3
 80018cc:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80018ce:	f003 0207 	and.w	r2, r3, #7

    if (stream_number > 3U)
 80018d2:	2b03      	cmp	r3, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80018d4:	5ca2      	ldrb	r2, [r4, r2]
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80018d6:	bf88      	it	hi
 80018d8:	3004      	addhi	r0, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80018da:	65ca      	str	r2, [r1, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80018dc:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 80018de:	bc30      	pop	{r4, r5}
 80018e0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80018e2:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 80018e6:	6588      	str	r0, [r1, #88]	; 0x58
 80018e8:	e7f9      	b.n	80018de <DMA_CalcBaseAndBitshift+0xca>
 80018ea:	bf00      	nop
 80018ec:	40020010 	.word	0x40020010
 80018f0:	40020040 	.word	0x40020040
 80018f4:	40020028 	.word	0x40020028
 80018f8:	40020058 	.word	0x40020058
 80018fc:	400204b8 	.word	0x400204b8
 8001900:	aaaaaaab 	.word	0xaaaaaaab
 8001904:	fffffc00 	.word	0xfffffc00
 8001908:	08014a44 	.word	0x08014a44

0800190c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800190c:	6801      	ldr	r1, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800190e:	4b29      	ldr	r3, [pc, #164]	; (80019b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8001910:	4a29      	ldr	r2, [pc, #164]	; (80019b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8001912:	4291      	cmp	r1, r2
 8001914:	bf18      	it	ne
 8001916:	4299      	cmpne	r1, r3
 8001918:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800191c:	bf0c      	ite	eq
 800191e:	2301      	moveq	r3, #1
 8001920:	2300      	movne	r3, #0
{
 8001922:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001924:	4d25      	ldr	r5, [pc, #148]	; (80019bc <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8001926:	4c26      	ldr	r4, [pc, #152]	; (80019c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8001928:	42a9      	cmp	r1, r5
 800192a:	bf08      	it	eq
 800192c:	f043 0301 	orreq.w	r3, r3, #1
 8001930:	353c      	adds	r5, #60	; 0x3c
 8001932:	42a1      	cmp	r1, r4
 8001934:	bf08      	it	eq
 8001936:	f043 0301 	orreq.w	r3, r3, #1
 800193a:	343c      	adds	r4, #60	; 0x3c
 800193c:	4291      	cmp	r1, r2
 800193e:	bf08      	it	eq
 8001940:	f043 0301 	orreq.w	r3, r3, #1
 8001944:	b2ca      	uxtb	r2, r1
 8001946:	42a9      	cmp	r1, r5
 8001948:	bf08      	it	eq
 800194a:	f043 0301 	orreq.w	r3, r3, #1
 800194e:	42a1      	cmp	r1, r4
 8001950:	bf08      	it	eq
 8001952:	f043 0301 	orreq.w	r3, r3, #1
 8001956:	b913      	cbnz	r3, 800195e <DMA_CalcDMAMUXChannelBaseAndMask+0x52>
 8001958:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 800195a:	4299      	cmp	r1, r3
 800195c:	d113      	bne.n	8001986 <DMA_CalcDMAMUXChannelBaseAndMask+0x7a>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800195e:	f1a2 0308 	sub.w	r3, r2, #8
 8001962:	4a19      	ldr	r2, [pc, #100]	; (80019c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001964:	4919      	ldr	r1, [pc, #100]	; (80019cc <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001966:	2401      	movs	r4, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001968:	fba2 2303 	umull	r2, r3, r2, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800196c:	4a18      	ldr	r2, [pc, #96]	; (80019d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800196e:	091b      	lsrs	r3, r3, #4
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8001970:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001972:	4419      	add	r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001974:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001978:	0089      	lsls	r1, r1, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800197a:	fa04 f303 	lsl.w	r3, r4, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800197e:	6601      	str	r1, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001980:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8001982:	bc30      	pop	{r4, r5}
 8001984:	4770      	bx	lr
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001988:	3a10      	subs	r2, #16
 800198a:	4c13      	ldr	r4, [pc, #76]	; (80019d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800198c:	440b      	add	r3, r1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800198e:	fba4 4202 	umull	r4, r2, r4, r2
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001992:	2ba8      	cmp	r3, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001994:	ea4f 1212 	mov.w	r2, r2, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001998:	d800      	bhi.n	800199c <DMA_CalcDMAMUXChannelBaseAndMask+0x90>
      stream_number += 8U;
 800199a:	3208      	adds	r2, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800199c:	4b0f      	ldr	r3, [pc, #60]	; (80019dc <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800199e:	f002 051f 	and.w	r5, r2, #31
 80019a2:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80019a4:	4c0e      	ldr	r4, [pc, #56]	; (80019e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80019a6:	4413      	add	r3, r2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80019a8:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80019aa:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80019ac:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80019ae:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80019b0:	6603      	str	r3, [r0, #96]	; 0x60
}
 80019b2:	e7e6      	b.n	8001982 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
 80019b4:	58025408 	.word	0x58025408
 80019b8:	5802541c 	.word	0x5802541c
 80019bc:	58025430 	.word	0x58025430
 80019c0:	58025444 	.word	0x58025444
 80019c4:	58025494 	.word	0x58025494
 80019c8:	cccccccd 	.word	0xcccccccd
 80019cc:	16009600 	.word	0x16009600
 80019d0:	58025880 	.word	0x58025880
 80019d4:	bffdfbf0 	.word	0xbffdfbf0
 80019d8:	aaaaaaab 	.word	0xaaaaaaab
 80019dc:	10008200 	.word	0x10008200
 80019e0:	40020880 	.word	0x40020880

080019e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80019e4:	b470      	push	{r4, r5, r6}
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80019e6:	7904      	ldrb	r4, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80019e8:	1e61      	subs	r1, r4, #1
 80019ea:	2907      	cmp	r1, #7
 80019ec:	d830      	bhi.n	8001a50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80019ee:	6802      	ldr	r2, [r0, #0]
 80019f0:	4b1c      	ldr	r3, [pc, #112]	; (8001a64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x80>)
 80019f2:	4e1d      	ldr	r6, [pc, #116]	; (8001a68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x84>)
 80019f4:	4d1d      	ldr	r5, [pc, #116]	; (8001a6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x88>)
 80019f6:	42b2      	cmp	r2, r6
 80019f8:	bf18      	it	ne
 80019fa:	429a      	cmpne	r2, r3
 80019fc:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8001a00:	bf0c      	ite	eq
 8001a02:	2301      	moveq	r3, #1
 8001a04:	2300      	movne	r3, #0
 8001a06:	42aa      	cmp	r2, r5
 8001a08:	bf08      	it	eq
 8001a0a:	f043 0301 	orreq.w	r3, r3, #1
 8001a0e:	3528      	adds	r5, #40	; 0x28
 8001a10:	42b2      	cmp	r2, r6
 8001a12:	bf08      	it	eq
 8001a14:	f043 0301 	orreq.w	r3, r3, #1
 8001a18:	3628      	adds	r6, #40	; 0x28
 8001a1a:	42aa      	cmp	r2, r5
 8001a1c:	bf08      	it	eq
 8001a1e:	f043 0301 	orreq.w	r3, r3, #1
 8001a22:	3528      	adds	r5, #40	; 0x28
 8001a24:	42b2      	cmp	r2, r6
 8001a26:	bf08      	it	eq
 8001a28:	f043 0301 	orreq.w	r3, r3, #1
 8001a2c:	42aa      	cmp	r2, r5
 8001a2e:	bf08      	it	eq
 8001a30:	f043 0301 	orreq.w	r3, r3, #1
 8001a34:	b913      	cbnz	r3, 8001a3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x58>
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>)
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d10b      	bne.n	8001a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a3c:	4b0d      	ldr	r3, [pc, #52]	; (8001a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x90>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8001a3e:	4a0e      	ldr	r2, [pc, #56]	; (8001a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x94>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a40:	4423      	add	r3, r4
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8001a42:	6702      	str	r2, [r0, #112]	; 0x70
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8001a48:	2301      	movs	r3, #1
 8001a4a:	fa03 f101 	lsl.w	r1, r3, r1
 8001a4e:	6741      	str	r1, [r0, #116]	; 0x74
  }
}
 8001a50:	bc70      	pop	{r4, r5, r6}
 8001a52:	4770      	bx	lr
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a54:	4b09      	ldr	r3, [pc, #36]	; (8001a7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x98>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a56:	4a0a      	ldr	r2, [pc, #40]	; (8001a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x9c>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a58:	4423      	add	r3, r4
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a5a:	6702      	str	r2, [r0, #112]	; 0x70
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	66c3      	str	r3, [r0, #108]	; 0x6c
 8001a60:	e7f2      	b.n	8001a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>
 8001a62:	bf00      	nop
 8001a64:	58025408 	.word	0x58025408
 8001a68:	5802541c 	.word	0x5802541c
 8001a6c:	58025430 	.word	0x58025430
 8001a70:	58025494 	.word	0x58025494
 8001a74:	1600963f 	.word	0x1600963f
 8001a78:	58025940 	.word	0x58025940
 8001a7c:	1000823f 	.word	0x1000823f
 8001a80:	40020940 	.word	0x40020940

08001a84 <HAL_DMA_Init>:
{
 8001a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a86:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001a88:	f7ff fdfa 	bl	8001680 <HAL_GetTick>
  if(hdma == NULL)
 8001a8c:	2c00      	cmp	r4, #0
 8001a8e:	f000 8134 	beq.w	8001cfa <HAL_DMA_Init+0x276>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	4605      	mov	r5, r0
 8001a96:	4a9a      	ldr	r2, [pc, #616]	; (8001d00 <HAL_DMA_Init+0x27c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d049      	beq.n	8001b30 <HAL_DMA_Init+0xac>
 8001a9c:	3218      	adds	r2, #24
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d046      	beq.n	8001b30 <HAL_DMA_Init+0xac>
 8001aa2:	3218      	adds	r2, #24
 8001aa4:	4897      	ldr	r0, [pc, #604]	; (8001d04 <HAL_DMA_Init+0x280>)
 8001aa6:	4998      	ldr	r1, [pc, #608]	; (8001d08 <HAL_DMA_Init+0x284>)
 8001aa8:	4283      	cmp	r3, r0
 8001aaa:	bf18      	it	ne
 8001aac:	4293      	cmpne	r3, r2
 8001aae:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8001ab2:	bf0c      	ite	eq
 8001ab4:	2201      	moveq	r2, #1
 8001ab6:	2200      	movne	r2, #0
 8001ab8:	428b      	cmp	r3, r1
 8001aba:	bf08      	it	eq
 8001abc:	f042 0201 	orreq.w	r2, r2, #1
 8001ac0:	3130      	adds	r1, #48	; 0x30
 8001ac2:	4283      	cmp	r3, r0
 8001ac4:	bf08      	it	eq
 8001ac6:	f042 0201 	orreq.w	r2, r2, #1
 8001aca:	3030      	adds	r0, #48	; 0x30
 8001acc:	428b      	cmp	r3, r1
 8001ace:	bf08      	it	eq
 8001ad0:	f042 0201 	orreq.w	r2, r2, #1
 8001ad4:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8001ad8:	4283      	cmp	r3, r0
 8001ada:	bf08      	it	eq
 8001adc:	f042 0201 	orreq.w	r2, r2, #1
 8001ae0:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8001ae4:	428b      	cmp	r3, r1
 8001ae6:	bf08      	it	eq
 8001ae8:	f042 0201 	orreq.w	r2, r2, #1
 8001aec:	3130      	adds	r1, #48	; 0x30
 8001aee:	4283      	cmp	r3, r0
 8001af0:	bf08      	it	eq
 8001af2:	f042 0201 	orreq.w	r2, r2, #1
 8001af6:	3030      	adds	r0, #48	; 0x30
 8001af8:	428b      	cmp	r3, r1
 8001afa:	bf08      	it	eq
 8001afc:	f042 0201 	orreq.w	r2, r2, #1
 8001b00:	3130      	adds	r1, #48	; 0x30
 8001b02:	4283      	cmp	r3, r0
 8001b04:	bf08      	it	eq
 8001b06:	f042 0201 	orreq.w	r2, r2, #1
 8001b0a:	3030      	adds	r0, #48	; 0x30
 8001b0c:	428b      	cmp	r3, r1
 8001b0e:	bf08      	it	eq
 8001b10:	f042 0201 	orreq.w	r2, r2, #1
 8001b14:	3130      	adds	r1, #48	; 0x30
 8001b16:	4283      	cmp	r3, r0
 8001b18:	bf08      	it	eq
 8001b1a:	f042 0201 	orreq.w	r2, r2, #1
 8001b1e:	428b      	cmp	r3, r1
 8001b20:	bf08      	it	eq
 8001b22:	f042 0201 	orreq.w	r2, r2, #1
 8001b26:	b91a      	cbnz	r2, 8001b30 <HAL_DMA_Init+0xac>
 8001b28:	4a78      	ldr	r2, [pc, #480]	; (8001d0c <HAL_DMA_Init+0x288>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	f040 8159 	bne.w	8001de2 <HAL_DMA_Init+0x35e>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b30:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8001b32:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b34:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001b38:	681a      	ldr	r2, [r3, #0]
    __HAL_UNLOCK(hdma);
 8001b3a:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8001b3e:	f022 0201 	bic.w	r2, r2, #1
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	e006      	b.n	8001b54 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b46:	f7ff fd9b 	bl	8001680 <HAL_GetTick>
 8001b4a:	1b40      	subs	r0, r0, r5
 8001b4c:	2805      	cmp	r0, #5
 8001b4e:	f200 80cd 	bhi.w	8001cec <HAL_DMA_Init+0x268>
 8001b52:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	07d6      	lsls	r6, r2, #31
 8001b58:	d4f5      	bmi.n	8001b46 <HAL_DMA_Init+0xc2>
    registerValue |=  hdma->Init.Direction           |
 8001b5a:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5e:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8001b60:	430a      	orrs	r2, r1
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001b62:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b64:	e9d4 6105 	ldrd	r6, r1, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b68:	4302      	orrs	r2, r0
 8001b6a:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b6c:	4e68      	ldr	r6, [pc, #416]	; (8001d10 <HAL_DMA_Init+0x28c>)
            hdma->Init.Mode                | hdma->Init.Priority;
 8001b6e:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b72:	430a      	orrs	r2, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b74:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b76:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b78:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8001b7a:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b7c:	2d04      	cmp	r5, #4
    registerValue |=  hdma->Init.Direction           |
 8001b7e:	ea42 0206 	orr.w	r2, r2, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b82:	f000 80d5 	beq.w	8001d30 <HAL_DMA_Init+0x2ac>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001b86:	4e63      	ldr	r6, [pc, #396]	; (8001d14 <HAL_DMA_Init+0x290>)
 8001b88:	4863      	ldr	r0, [pc, #396]	; (8001d18 <HAL_DMA_Init+0x294>)
 8001b8a:	6836      	ldr	r6, [r6, #0]
 8001b8c:	4030      	ands	r0, r6
 8001b8e:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8001b92:	f080 80da 	bcs.w	8001d4a <HAL_DMA_Init+0x2c6>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b96:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b98:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b9a:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8001b9e:	432a      	orrs	r2, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001ba0:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ba2:	4620      	mov	r0, r4
 8001ba4:	f7ff fe36 	bl	8001814 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001ba8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001baa:	233f      	movs	r3, #63	; 0x3f
 8001bac:	f002 021f 	and.w	r2, r2, #31
 8001bb0:	4093      	lsls	r3, r2
 8001bb2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001bb4:	6822      	ldr	r2, [r4, #0]
 8001bb6:	4b52      	ldr	r3, [pc, #328]	; (8001d00 <HAL_DMA_Init+0x27c>)
 8001bb8:	4958      	ldr	r1, [pc, #352]	; (8001d1c <HAL_DMA_Init+0x298>)
 8001bba:	4d59      	ldr	r5, [pc, #356]	; (8001d20 <HAL_DMA_Init+0x29c>)
 8001bbc:	428a      	cmp	r2, r1
 8001bbe:	bf18      	it	ne
 8001bc0:	429a      	cmpne	r2, r3
 8001bc2:	4850      	ldr	r0, [pc, #320]	; (8001d04 <HAL_DMA_Init+0x280>)
 8001bc4:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8001bc8:	bf0c      	ite	eq
 8001bca:	2301      	moveq	r3, #1
 8001bcc:	2300      	movne	r3, #0
 8001bce:	42aa      	cmp	r2, r5
 8001bd0:	bf08      	it	eq
 8001bd2:	f043 0301 	orreq.w	r3, r3, #1
 8001bd6:	3548      	adds	r5, #72	; 0x48
 8001bd8:	4282      	cmp	r2, r0
 8001bda:	bf08      	it	eq
 8001bdc:	f043 0301 	orreq.w	r3, r3, #1
 8001be0:	3048      	adds	r0, #72	; 0x48
 8001be2:	428a      	cmp	r2, r1
 8001be4:	bf08      	it	eq
 8001be6:	f043 0301 	orreq.w	r3, r3, #1
 8001bea:	3148      	adds	r1, #72	; 0x48
 8001bec:	42aa      	cmp	r2, r5
 8001bee:	bf08      	it	eq
 8001bf0:	f043 0301 	orreq.w	r3, r3, #1
 8001bf4:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8001bf8:	4282      	cmp	r2, r0
 8001bfa:	bf08      	it	eq
 8001bfc:	f043 0301 	orreq.w	r3, r3, #1
 8001c00:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001c04:	428a      	cmp	r2, r1
 8001c06:	bf08      	it	eq
 8001c08:	f043 0301 	orreq.w	r3, r3, #1
 8001c0c:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001c10:	42aa      	cmp	r2, r5
 8001c12:	bf08      	it	eq
 8001c14:	f043 0301 	orreq.w	r3, r3, #1
 8001c18:	3548      	adds	r5, #72	; 0x48
 8001c1a:	4282      	cmp	r2, r0
 8001c1c:	bf08      	it	eq
 8001c1e:	f043 0301 	orreq.w	r3, r3, #1
 8001c22:	3048      	adds	r0, #72	; 0x48
 8001c24:	428a      	cmp	r2, r1
 8001c26:	bf08      	it	eq
 8001c28:	f043 0301 	orreq.w	r3, r3, #1
 8001c2c:	3148      	adds	r1, #72	; 0x48
 8001c2e:	42aa      	cmp	r2, r5
 8001c30:	bf08      	it	eq
 8001c32:	f043 0301 	orreq.w	r3, r3, #1
 8001c36:	3548      	adds	r5, #72	; 0x48
 8001c38:	4282      	cmp	r2, r0
 8001c3a:	bf08      	it	eq
 8001c3c:	f043 0301 	orreq.w	r3, r3, #1
 8001c40:	3048      	adds	r0, #72	; 0x48
 8001c42:	428a      	cmp	r2, r1
 8001c44:	bf08      	it	eq
 8001c46:	f043 0301 	orreq.w	r3, r3, #1
 8001c4a:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 8001c4e:	42aa      	cmp	r2, r5
 8001c50:	bf08      	it	eq
 8001c52:	f043 0301 	orreq.w	r3, r3, #1
 8001c56:	f501 419f 	add.w	r1, r1, #20352	; 0x4f80
 8001c5a:	4d32      	ldr	r5, [pc, #200]	; (8001d24 <HAL_DMA_Init+0x2a0>)
 8001c5c:	4282      	cmp	r2, r0
 8001c5e:	bf08      	it	eq
 8001c60:	f043 0301 	orreq.w	r3, r3, #1
 8001c64:	4830      	ldr	r0, [pc, #192]	; (8001d28 <HAL_DMA_Init+0x2a4>)
 8001c66:	428a      	cmp	r2, r1
 8001c68:	bf08      	it	eq
 8001c6a:	f043 0301 	orreq.w	r3, r3, #1
 8001c6e:	313c      	adds	r1, #60	; 0x3c
 8001c70:	42aa      	cmp	r2, r5
 8001c72:	bf08      	it	eq
 8001c74:	f043 0301 	orreq.w	r3, r3, #1
 8001c78:	353c      	adds	r5, #60	; 0x3c
 8001c7a:	4282      	cmp	r2, r0
 8001c7c:	bf08      	it	eq
 8001c7e:	f043 0301 	orreq.w	r3, r3, #1
 8001c82:	303c      	adds	r0, #60	; 0x3c
 8001c84:	428a      	cmp	r2, r1
 8001c86:	bf08      	it	eq
 8001c88:	f043 0301 	orreq.w	r3, r3, #1
 8001c8c:	313c      	adds	r1, #60	; 0x3c
 8001c8e:	42aa      	cmp	r2, r5
 8001c90:	bf08      	it	eq
 8001c92:	f043 0301 	orreq.w	r3, r3, #1
 8001c96:	4282      	cmp	r2, r0
 8001c98:	bf08      	it	eq
 8001c9a:	f043 0301 	orreq.w	r3, r3, #1
 8001c9e:	428a      	cmp	r2, r1
 8001ca0:	bf08      	it	eq
 8001ca2:	f043 0301 	orreq.w	r3, r3, #1
 8001ca6:	b913      	cbnz	r3, 8001cae <HAL_DMA_Init+0x22a>
 8001ca8:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <HAL_DMA_Init+0x2a8>)
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d118      	bne.n	8001ce0 <HAL_DMA_Init+0x25c>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001cae:	4620      	mov	r0, r4
 8001cb0:	f7ff fe2c 	bl	800190c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001cb4:	68a3      	ldr	r3, [r4, #8]
 8001cb6:	2b80      	cmp	r3, #128	; 0x80
 8001cb8:	d079      	beq.n	8001dae <HAL_DMA_Init+0x32a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001cba:	6863      	ldr	r3, [r4, #4]
 8001cbc:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001cbe:	b2dd      	uxtb	r5, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001cc0:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cc2:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001cc6:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001cc8:	6005      	str	r5, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cca:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001ccc:	d876      	bhi.n	8001dbc <HAL_DMA_Init+0x338>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cce:	4620      	mov	r0, r4
 8001cd0:	f7ff fe88 	bl	80019e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cd4:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001cd6:	2000      	movs	r0, #0
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cd8:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	; 0x70
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cdc:	6008      	str	r0, [r1, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cde:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ce0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001ce2:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ce4:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001ce6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cec:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8001cee:	2303      	movs	r3, #3
        return HAL_ERROR;
 8001cf0:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cf2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8001cf4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001cfa:	2001      	movs	r0, #1
}
 8001cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40020010 	.word	0x40020010
 8001d04:	40020058 	.word	0x40020058
 8001d08:	40020070 	.word	0x40020070
 8001d0c:	400204b8 	.word	0x400204b8
 8001d10:	fe10803f 	.word	0xfe10803f
 8001d14:	5c001000 	.word	0x5c001000
 8001d18:	ffff0000 	.word	0xffff0000
 8001d1c:	40020028 	.word	0x40020028
 8001d20:	40020040 	.word	0x40020040
 8001d24:	5802541c 	.word	0x5802541c
 8001d28:	58025430 	.word	0x58025430
 8001d2c:	58025494 	.word	0x58025494
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001d30:	486a      	ldr	r0, [pc, #424]	; (8001edc <HAL_DMA_Init+0x458>)
 8001d32:	4e6b      	ldr	r6, [pc, #428]	; (8001ee0 <HAL_DMA_Init+0x45c>)
 8001d34:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d36:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001d38:	403e      	ands	r6, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d3a:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001d3c:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d40:	ea40 0707 	orr.w	r7, r0, r7
 8001d44:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001d48:	d344      	bcc.n	8001dd4 <HAL_DMA_Init+0x350>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001d4a:	6866      	ldr	r6, [r4, #4]
 8001d4c:	f1a6 0729 	sub.w	r7, r6, #41	; 0x29
 8001d50:	2f1f      	cmp	r7, #31
 8001d52:	d925      	bls.n	8001da0 <HAL_DMA_Init+0x31c>
 8001d54:	3e4f      	subs	r6, #79	; 0x4f
 8001d56:	2e03      	cmp	r6, #3
 8001d58:	d926      	bls.n	8001da8 <HAL_DMA_Init+0x324>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001d5a:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d5c:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001d5e:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d60:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8001d64:	ea42 0205 	orr.w	r2, r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d68:	f47f af1a 	bne.w	8001ba0 <HAL_DMA_Init+0x11c>
 8001d6c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8001d6e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001d70:	432a      	orrs	r2, r5
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d72:	2800      	cmp	r0, #0
 8001d74:	f43f af14 	beq.w	8001ba0 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d78:	b329      	cbz	r1, 8001dc6 <HAL_DMA_Init+0x342>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d7a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8001d7e:	f000 8094 	beq.w	8001eaa <HAL_DMA_Init+0x426>
    switch (hdma->Init.FIFOThreshold)
 8001d82:	2d02      	cmp	r5, #2
 8001d84:	d905      	bls.n	8001d92 <HAL_DMA_Init+0x30e>
 8001d86:	2d03      	cmp	r5, #3
 8001d88:	f47f af0a 	bne.w	8001ba0 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d8c:	01c1      	lsls	r1, r0, #7
 8001d8e:	f57f af07 	bpl.w	8001ba0 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8001d92:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d94:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8001d96:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d98:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8001d9a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001da0:	4850      	ldr	r0, [pc, #320]	; (8001ee4 <HAL_DMA_Init+0x460>)
 8001da2:	40f8      	lsrs	r0, r7
 8001da4:	07c0      	lsls	r0, r0, #31
 8001da6:	d5d5      	bpl.n	8001d54 <HAL_DMA_Init+0x2d0>
        registerValue |= DMA_SxCR_TRBUFF;
 8001da8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001dac:	e7d5      	b.n	8001d5a <HAL_DMA_Init+0x2d6>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001dae:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001db0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001db2:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001db6:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001db8:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dba:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8001dbc:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8001dbe:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001dc2:	6763      	str	r3, [r4, #116]	; 0x74
 8001dc4:	e78c      	b.n	8001ce0 <HAL_DMA_Init+0x25c>
    switch (hdma->Init.FIFOThreshold)
 8001dc6:	2d01      	cmp	r5, #1
 8001dc8:	d06a      	beq.n	8001ea0 <HAL_DMA_Init+0x41c>
 8001dca:	d3df      	bcc.n	8001d8c <HAL_DMA_Init+0x308>
 8001dcc:	2d02      	cmp	r5, #2
 8001dce:	f47f aee7 	bne.w	8001ba0 <HAL_DMA_Init+0x11c>
 8001dd2:	e7db      	b.n	8001d8c <HAL_DMA_Init+0x308>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001dd4:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001dd6:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dd8:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8001ddc:	f042 0204 	orr.w	r2, r2, #4
 8001de0:	e7c5      	b.n	8001d6e <HAL_DMA_Init+0x2ea>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001de2:	4a41      	ldr	r2, [pc, #260]	; (8001ee8 <HAL_DMA_Init+0x464>)
 8001de4:	4941      	ldr	r1, [pc, #260]	; (8001eec <HAL_DMA_Init+0x468>)
 8001de6:	4842      	ldr	r0, [pc, #264]	; (8001ef0 <HAL_DMA_Init+0x46c>)
 8001de8:	428b      	cmp	r3, r1
 8001dea:	bf18      	it	ne
 8001dec:	4293      	cmpne	r3, r2
 8001dee:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8001df2:	4d40      	ldr	r5, [pc, #256]	; (8001ef4 <HAL_DMA_Init+0x470>)
 8001df4:	bf0c      	ite	eq
 8001df6:	2201      	moveq	r2, #1
 8001df8:	2200      	movne	r2, #0
 8001dfa:	4283      	cmp	r3, r0
 8001dfc:	bf08      	it	eq
 8001dfe:	f042 0201 	orreq.w	r2, r2, #1
 8001e02:	303c      	adds	r0, #60	; 0x3c
 8001e04:	428b      	cmp	r3, r1
 8001e06:	bf08      	it	eq
 8001e08:	f042 0201 	orreq.w	r2, r2, #1
 8001e0c:	313c      	adds	r1, #60	; 0x3c
 8001e0e:	42ab      	cmp	r3, r5
 8001e10:	bf08      	it	eq
 8001e12:	f042 0201 	orreq.w	r2, r2, #1
 8001e16:	4283      	cmp	r3, r0
 8001e18:	bf08      	it	eq
 8001e1a:	f042 0201 	orreq.w	r2, r2, #1
 8001e1e:	428b      	cmp	r3, r1
 8001e20:	bf08      	it	eq
 8001e22:	f042 0201 	orreq.w	r2, r2, #1
 8001e26:	b912      	cbnz	r2, 8001e2e <HAL_DMA_Init+0x3aa>
 8001e28:	4a33      	ldr	r2, [pc, #204]	; (8001ef8 <HAL_DMA_Init+0x474>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d14e      	bne.n	8001ecc <HAL_DMA_Init+0x448>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e2e:	2102      	movs	r1, #2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e30:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001e32:	4f32      	ldr	r7, [pc, #200]	; (8001efc <HAL_DMA_Init+0x478>)
    __HAL_UNLOCK(hdma);
 8001e34:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e36:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e3a:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001e3c:	6819      	ldr	r1, [r3, #0]
    __HAL_UNLOCK(hdma);
 8001e3e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001e42:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e46:	d03f      	beq.n	8001ec8 <HAL_DMA_Init+0x444>
 8001e48:	2a80      	cmp	r2, #128	; 0x80
 8001e4a:	bf14      	ite	ne
 8001e4c:	4601      	movne	r1, r0
 8001e4e:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001e52:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e54:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001e56:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001e58:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001e5a:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001e5c:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 8001f04 <HAL_DMA_Init+0x480>
 8001e60:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001e64:	69a6      	ldr	r6, [r4, #24]
 8001e66:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001e6a:	69e5      	ldr	r5, [r4, #28]
 8001e6c:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001e70:	4e23      	ldr	r6, [pc, #140]	; (8001f00 <HAL_DMA_Init+0x47c>)
 8001e72:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 8001e76:	441e      	add	r6, r3
 8001e78:	6a25      	ldr	r5, [r4, #32]
 8001e7a:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8001e7e:	fbac 6506 	umull	r6, r5, ip, r6
 8001e82:	433a      	orrs	r2, r7
 8001e84:	092d      	lsrs	r5, r5, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e86:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001e88:	00ad      	lsls	r5, r5, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001e8a:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001e8c:	65e5      	str	r5, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e8e:	f7ff fcc1 	bl	8001814 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e92:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001e94:	2301      	movs	r3, #1
 8001e96:	f002 021f 	and.w	r2, r2, #31
 8001e9a:	4093      	lsls	r3, r2
 8001e9c:	6043      	str	r3, [r0, #4]
 8001e9e:	e689      	b.n	8001bb4 <HAL_DMA_Init+0x130>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ea0:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8001ea4:	f47f ae7c 	bne.w	8001ba0 <HAL_DMA_Init+0x11c>
 8001ea8:	e773      	b.n	8001d92 <HAL_DMA_Init+0x30e>
    switch (hdma->Init.FIFOThreshold)
 8001eaa:	2d03      	cmp	r5, #3
 8001eac:	f63f ae78 	bhi.w	8001ba0 <HAL_DMA_Init+0x11c>
 8001eb0:	a101      	add	r1, pc, #4	; (adr r1, 8001eb8 <HAL_DMA_Init+0x434>)
 8001eb2:	f851 f025 	ldr.w	pc, [r1, r5, lsl #2]
 8001eb6:	bf00      	nop
 8001eb8:	08001d93 	.word	0x08001d93
 8001ebc:	08001d8d 	.word	0x08001d8d
 8001ec0:	08001d93 	.word	0x08001d93
 8001ec4:	08001ea1 	.word	0x08001ea1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ec8:	2110      	movs	r1, #16
 8001eca:	e7c2      	b.n	8001e52 <HAL_DMA_Init+0x3ce>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ecc:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001ece:	2303      	movs	r3, #3
    return HAL_ERROR;
 8001ed0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ed2:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001ed4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001eda:	bf00      	nop
 8001edc:	5c001000 	.word	0x5c001000
 8001ee0:	ffff0000 	.word	0xffff0000
 8001ee4:	c3c0003f 	.word	0xc3c0003f
 8001ee8:	58025408 	.word	0x58025408
 8001eec:	5802541c 	.word	0x5802541c
 8001ef0:	58025430 	.word	0x58025430
 8001ef4:	58025458 	.word	0x58025458
 8001ef8:	58025494 	.word	0x58025494
 8001efc:	fffe000f 	.word	0xfffe000f
 8001f00:	a7fdabf8 	.word	0xa7fdabf8
 8001f04:	cccccccd 	.word	0xcccccccd

08001f08 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8001f08:	2800      	cmp	r0, #0
 8001f0a:	d060      	beq.n	8001fce <HAL_DMA_Abort_IT+0xc6>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f0c:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8001f10:	2a02      	cmp	r2, #2
{
 8001f12:	b538      	push	{r3, r4, r5, lr}
 8001f14:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f16:	d003      	beq.n	8001f20 <HAL_DMA_Abort_IT+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f18:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8001f1a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54
}
 8001f1e:	bd38      	pop	{r3, r4, r5, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f20:	6801      	ldr	r1, [r0, #0]
 8001f22:	4a57      	ldr	r2, [pc, #348]	; (8002080 <HAL_DMA_Abort_IT+0x178>)
 8001f24:	4291      	cmp	r1, r2
 8001f26:	d049      	beq.n	8001fbc <HAL_DMA_Abort_IT+0xb4>
 8001f28:	3218      	adds	r2, #24
 8001f2a:	4291      	cmp	r1, r2
 8001f2c:	d046      	beq.n	8001fbc <HAL_DMA_Abort_IT+0xb4>
 8001f2e:	3230      	adds	r2, #48	; 0x30
 8001f30:	4854      	ldr	r0, [pc, #336]	; (8002084 <HAL_DMA_Abort_IT+0x17c>)
 8001f32:	4c55      	ldr	r4, [pc, #340]	; (8002088 <HAL_DMA_Abort_IT+0x180>)
 8001f34:	4281      	cmp	r1, r0
 8001f36:	bf18      	it	ne
 8001f38:	4291      	cmpne	r1, r2
 8001f3a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001f3e:	4d53      	ldr	r5, [pc, #332]	; (800208c <HAL_DMA_Abort_IT+0x184>)
 8001f40:	bf0c      	ite	eq
 8001f42:	2201      	moveq	r2, #1
 8001f44:	2200      	movne	r2, #0
 8001f46:	42a1      	cmp	r1, r4
 8001f48:	bf08      	it	eq
 8001f4a:	f042 0201 	orreq.w	r2, r2, #1
 8001f4e:	3448      	adds	r4, #72	; 0x48
 8001f50:	4281      	cmp	r1, r0
 8001f52:	bf08      	it	eq
 8001f54:	f042 0201 	orreq.w	r2, r2, #1
 8001f58:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001f5c:	42a9      	cmp	r1, r5
 8001f5e:	bf08      	it	eq
 8001f60:	f042 0201 	orreq.w	r2, r2, #1
 8001f64:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8001f68:	42a1      	cmp	r1, r4
 8001f6a:	bf08      	it	eq
 8001f6c:	f042 0201 	orreq.w	r2, r2, #1
 8001f70:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8001f74:	4281      	cmp	r1, r0
 8001f76:	bf08      	it	eq
 8001f78:	f042 0201 	orreq.w	r2, r2, #1
 8001f7c:	3048      	adds	r0, #72	; 0x48
 8001f7e:	42a9      	cmp	r1, r5
 8001f80:	bf08      	it	eq
 8001f82:	f042 0201 	orreq.w	r2, r2, #1
 8001f86:	3548      	adds	r5, #72	; 0x48
 8001f88:	42a1      	cmp	r1, r4
 8001f8a:	bf08      	it	eq
 8001f8c:	f042 0201 	orreq.w	r2, r2, #1
 8001f90:	3448      	adds	r4, #72	; 0x48
 8001f92:	4281      	cmp	r1, r0
 8001f94:	bf08      	it	eq
 8001f96:	f042 0201 	orreq.w	r2, r2, #1
 8001f9a:	3048      	adds	r0, #72	; 0x48
 8001f9c:	42a9      	cmp	r1, r5
 8001f9e:	bf08      	it	eq
 8001fa0:	f042 0201 	orreq.w	r2, r2, #1
 8001fa4:	42a1      	cmp	r1, r4
 8001fa6:	bf08      	it	eq
 8001fa8:	f042 0201 	orreq.w	r2, r2, #1
 8001fac:	4281      	cmp	r1, r0
 8001fae:	bf08      	it	eq
 8001fb0:	f042 0201 	orreq.w	r2, r2, #1
 8001fb4:	b912      	cbnz	r2, 8001fbc <HAL_DMA_Abort_IT+0xb4>
 8001fb6:	4a36      	ldr	r2, [pc, #216]	; (8002090 <HAL_DMA_Abort_IT+0x188>)
 8001fb8:	4291      	cmp	r1, r2
 8001fba:	d10a      	bne.n	8001fd2 <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fbc:	2204      	movs	r2, #4
  return HAL_OK;
 8001fbe:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001fc4:	680b      	ldr	r3, [r1, #0]
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	600b      	str	r3, [r1, #0]
}
 8001fcc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001fce:	2001      	movs	r0, #1
}
 8001fd0:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fd2:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8001fd6:	4a2f      	ldr	r2, [pc, #188]	; (8002094 <HAL_DMA_Abort_IT+0x18c>)
 8001fd8:	482f      	ldr	r0, [pc, #188]	; (8002098 <HAL_DMA_Abort_IT+0x190>)
 8001fda:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8001fde:	4d2f      	ldr	r5, [pc, #188]	; (800209c <HAL_DMA_Abort_IT+0x194>)
 8001fe0:	42a1      	cmp	r1, r4
 8001fe2:	bf18      	it	ne
 8001fe4:	4291      	cmpne	r1, r2
 8001fe6:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8001fea:	bf0c      	ite	eq
 8001fec:	2201      	moveq	r2, #1
 8001fee:	2200      	movne	r2, #0
 8001ff0:	4281      	cmp	r1, r0
 8001ff2:	bf08      	it	eq
 8001ff4:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ff8:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001ffa:	42a9      	cmp	r1, r5
 8001ffc:	bf08      	it	eq
 8001ffe:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002002:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002006:	3528      	adds	r5, #40	; 0x28
 8002008:	42a1      	cmp	r1, r4
 800200a:	bf08      	it	eq
 800200c:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002010:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002012:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 8002014:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002016:	42a9      	cmp	r1, r5
 8002018:	bf08      	it	eq
 800201a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800201e:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002022:	42a1      	cmp	r1, r4
 8002024:	bf08      	it	eq
 8002026:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800202a:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800202c:	b912      	cbnz	r2, 8002034 <HAL_DMA_Abort_IT+0x12c>
 800202e:	4a1c      	ldr	r2, [pc, #112]	; (80020a0 <HAL_DMA_Abort_IT+0x198>)
 8002030:	4291      	cmp	r1, r2
 8002032:	d117      	bne.n	8002064 <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002034:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002036:	2101      	movs	r1, #1
 8002038:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800203a:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800203c:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002040:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002042:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002046:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002048:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800204a:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 800204c:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002050:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002052:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8002054:	b132      	cbz	r2, 8002064 <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002056:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002058:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800205a:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800205c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002060:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002062:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 8002064:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002066:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 8002068:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 800206a:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800206e:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8002072:	b11a      	cbz	r2, 800207c <HAL_DMA_Abort_IT+0x174>
 8002074:	4618      	mov	r0, r3
        hdma->XferAbortCallback(hdma);
 8002076:	4790      	blx	r2
  return HAL_OK;
 8002078:	4620      	mov	r0, r4
}
 800207a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800207c:	4610      	mov	r0, r2
}
 800207e:	bd38      	pop	{r3, r4, r5, pc}
 8002080:	40020010 	.word	0x40020010
 8002084:	40020040 	.word	0x40020040
 8002088:	40020070 	.word	0x40020070
 800208c:	400200a0 	.word	0x400200a0
 8002090:	400204b8 	.word	0x400204b8
 8002094:	5802541c 	.word	0x5802541c
 8002098:	58025430 	.word	0x58025430
 800209c:	58025444 	.word	0x58025444
 80020a0:	58025494 	.word	0x58025494

080020a4 <HAL_DMA_IRQHandler>:
{
 80020a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t timeout = SystemCoreClock / 9600U;
 80020a8:	49a4      	ldr	r1, [pc, #656]	; (800233c <HAL_DMA_IRQHandler+0x298>)
{
 80020aa:	b085      	sub	sp, #20
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020ac:	4ea4      	ldr	r6, [pc, #656]	; (8002340 <HAL_DMA_IRQHandler+0x29c>)
  __IO uint32_t count = 0U;
 80020ae:	2400      	movs	r4, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020b0:	6803      	ldr	r3, [r0, #0]
 80020b2:	4aa4      	ldr	r2, [pc, #656]	; (8002344 <HAL_DMA_IRQHandler+0x2a0>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020b4:	f8d0 8058 	ldr.w	r8, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80020b8:	6809      	ldr	r1, [r1, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020ba:	4293      	cmp	r3, r2
 80020bc:	bf18      	it	ne
 80020be:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 80020c0:	9403      	str	r4, [sp, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020c2:	9101      	str	r1, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020c4:	bf08      	it	eq
 80020c6:	2601      	moveq	r6, #1
  tmpisr_dma  = regs_dma->ISR;
 80020c8:	f8d8 5000 	ldr.w	r5, [r8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020cc:	bf18      	it	ne
 80020ce:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 80020d0:	f8d8 1000 	ldr.w	r1, [r8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020d4:	d046      	beq.n	8002164 <HAL_DMA_IRQHandler+0xc0>
 80020d6:	3218      	adds	r2, #24
 80020d8:	4f9b      	ldr	r7, [pc, #620]	; (8002348 <HAL_DMA_IRQHandler+0x2a4>)
 80020da:	4c9c      	ldr	r4, [pc, #624]	; (800234c <HAL_DMA_IRQHandler+0x2a8>)
 80020dc:	42bb      	cmp	r3, r7
 80020de:	bf18      	it	ne
 80020e0:	4293      	cmpne	r3, r2
 80020e2:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80020e6:	bf0c      	ite	eq
 80020e8:	2201      	moveq	r2, #1
 80020ea:	2200      	movne	r2, #0
 80020ec:	42a3      	cmp	r3, r4
 80020ee:	bf08      	it	eq
 80020f0:	f042 0201 	orreq.w	r2, r2, #1
 80020f4:	3430      	adds	r4, #48	; 0x30
 80020f6:	42bb      	cmp	r3, r7
 80020f8:	bf08      	it	eq
 80020fa:	f042 0201 	orreq.w	r2, r2, #1
 80020fe:	3730      	adds	r7, #48	; 0x30
 8002100:	42a3      	cmp	r3, r4
 8002102:	bf08      	it	eq
 8002104:	f042 0201 	orreq.w	r2, r2, #1
 8002108:	f504 745c 	add.w	r4, r4, #880	; 0x370
 800210c:	42bb      	cmp	r3, r7
 800210e:	bf08      	it	eq
 8002110:	f042 0201 	orreq.w	r2, r2, #1
 8002114:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8002118:	42a3      	cmp	r3, r4
 800211a:	bf08      	it	eq
 800211c:	f042 0201 	orreq.w	r2, r2, #1
 8002120:	3430      	adds	r4, #48	; 0x30
 8002122:	42bb      	cmp	r3, r7
 8002124:	bf08      	it	eq
 8002126:	f042 0201 	orreq.w	r2, r2, #1
 800212a:	3730      	adds	r7, #48	; 0x30
 800212c:	42a3      	cmp	r3, r4
 800212e:	bf08      	it	eq
 8002130:	f042 0201 	orreq.w	r2, r2, #1
 8002134:	3430      	adds	r4, #48	; 0x30
 8002136:	42bb      	cmp	r3, r7
 8002138:	bf08      	it	eq
 800213a:	f042 0201 	orreq.w	r2, r2, #1
 800213e:	3730      	adds	r7, #48	; 0x30
 8002140:	42a3      	cmp	r3, r4
 8002142:	bf08      	it	eq
 8002144:	f042 0201 	orreq.w	r2, r2, #1
 8002148:	3430      	adds	r4, #48	; 0x30
 800214a:	42bb      	cmp	r3, r7
 800214c:	bf08      	it	eq
 800214e:	f042 0201 	orreq.w	r2, r2, #1
 8002152:	42a3      	cmp	r3, r4
 8002154:	bf08      	it	eq
 8002156:	f042 0201 	orreq.w	r2, r2, #1
 800215a:	b91a      	cbnz	r2, 8002164 <HAL_DMA_IRQHandler+0xc0>
 800215c:	4a7c      	ldr	r2, [pc, #496]	; (8002350 <HAL_DMA_IRQHandler+0x2ac>)
 800215e:	4293      	cmp	r3, r2
 8002160:	f040 81ef 	bne.w	8002542 <HAL_DMA_IRQHandler+0x49e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002164:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8002166:	2208      	movs	r2, #8
 8002168:	f001 071f 	and.w	r7, r1, #31
 800216c:	40ba      	lsls	r2, r7
 800216e:	422a      	tst	r2, r5
 8002170:	f040 81d8 	bne.w	8002524 <HAL_DMA_IRQHandler+0x480>
 8002174:	4604      	mov	r4, r0
 8002176:	f04f 0c04 	mov.w	ip, #4
 800217a:	2010      	movs	r0, #16
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800217c:	fa25 f207 	lsr.w	r2, r5, r7
 8002180:	fa0c fc07 	lsl.w	ip, ip, r7
 8002184:	40b8      	lsls	r0, r7
 8002186:	07d2      	lsls	r2, r2, #31
 8002188:	ea05 090c 	and.w	r9, r5, ip
 800218c:	ea05 0e00 	and.w	lr, r5, r0
 8002190:	d560      	bpl.n	8002254 <HAL_DMA_IRQHandler+0x1b0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002192:	4a70      	ldr	r2, [pc, #448]	; (8002354 <HAL_DMA_IRQHandler+0x2b0>)
 8002194:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 8002348 <HAL_DMA_IRQHandler+0x2a4>
 8002198:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 800234c <HAL_DMA_IRQHandler+0x2a8>
 800219c:	4293      	cmp	r3, r2
 800219e:	bf18      	it	ne
 80021a0:	455b      	cmpne	r3, fp
 80021a2:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80021a6:	bf0c      	ite	eq
 80021a8:	2201      	moveq	r2, #1
 80021aa:	2200      	movne	r2, #0
 80021ac:	4553      	cmp	r3, sl
 80021ae:	bf08      	it	eq
 80021b0:	f042 0201 	orreq.w	r2, r2, #1
 80021b4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 80021b8:	455b      	cmp	r3, fp
 80021ba:	bf08      	it	eq
 80021bc:	f042 0201 	orreq.w	r2, r2, #1
 80021c0:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80021c4:	4553      	cmp	r3, sl
 80021c6:	bf08      	it	eq
 80021c8:	f042 0201 	orreq.w	r2, r2, #1
 80021cc:	f50a 7a5c 	add.w	sl, sl, #880	; 0x370
 80021d0:	455b      	cmp	r3, fp
 80021d2:	bf08      	it	eq
 80021d4:	f042 0201 	orreq.w	r2, r2, #1
 80021d8:	f50b 7b5c 	add.w	fp, fp, #880	; 0x370
 80021dc:	4553      	cmp	r3, sl
 80021de:	bf08      	it	eq
 80021e0:	f042 0201 	orreq.w	r2, r2, #1
 80021e4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 80021e8:	455b      	cmp	r3, fp
 80021ea:	bf08      	it	eq
 80021ec:	f042 0201 	orreq.w	r2, r2, #1
 80021f0:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80021f4:	4553      	cmp	r3, sl
 80021f6:	bf08      	it	eq
 80021f8:	f042 0201 	orreq.w	r2, r2, #1
 80021fc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8002200:	455b      	cmp	r3, fp
 8002202:	bf08      	it	eq
 8002204:	f042 0201 	orreq.w	r2, r2, #1
 8002208:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 800220c:	4553      	cmp	r3, sl
 800220e:	bf08      	it	eq
 8002210:	f042 0201 	orreq.w	r2, r2, #1
 8002214:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8002218:	455b      	cmp	r3, fp
 800221a:	bf08      	it	eq
 800221c:	f042 0201 	orreq.w	r2, r2, #1
 8002220:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8002224:	4553      	cmp	r3, sl
 8002226:	bf08      	it	eq
 8002228:	f042 0201 	orreq.w	r2, r2, #1
 800222c:	455b      	cmp	r3, fp
 800222e:	bf08      	it	eq
 8002230:	f042 0201 	orreq.w	r2, r2, #1
 8002234:	b912      	cbnz	r2, 800223c <HAL_DMA_IRQHandler+0x198>
 8002236:	2e00      	cmp	r6, #0
 8002238:	f000 8245 	beq.w	80026c6 <HAL_DMA_IRQHandler+0x622>
 800223c:	695a      	ldr	r2, [r3, #20]
 800223e:	0612      	lsls	r2, r2, #24
 8002240:	d508      	bpl.n	8002254 <HAL_DMA_IRQHandler+0x1b0>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002242:	2201      	movs	r2, #1
 8002244:	fa02 f707 	lsl.w	r7, r2, r7
 8002248:	f8c8 7008 	str.w	r7, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800224c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800224e:	f042 0202 	orr.w	r2, r2, #2
 8002252:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002254:	f1b9 0f00 	cmp.w	r9, #0
 8002258:	d055      	beq.n	8002306 <HAL_DMA_IRQHandler+0x262>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800225a:	2e00      	cmp	r6, #0
 800225c:	d14a      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x250>
 800225e:	4a3d      	ldr	r2, [pc, #244]	; (8002354 <HAL_DMA_IRQHandler+0x2b0>)
 8002260:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 8002348 <HAL_DMA_IRQHandler+0x2a4>
 8002264:	4f39      	ldr	r7, [pc, #228]	; (800234c <HAL_DMA_IRQHandler+0x2a8>)
 8002266:	454b      	cmp	r3, r9
 8002268:	bf18      	it	ne
 800226a:	4293      	cmpne	r3, r2
 800226c:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8002270:	bf0c      	ite	eq
 8002272:	2201      	moveq	r2, #1
 8002274:	2200      	movne	r2, #0
 8002276:	42bb      	cmp	r3, r7
 8002278:	bf08      	it	eq
 800227a:	f042 0201 	orreq.w	r2, r2, #1
 800227e:	3730      	adds	r7, #48	; 0x30
 8002280:	454b      	cmp	r3, r9
 8002282:	bf08      	it	eq
 8002284:	f042 0201 	orreq.w	r2, r2, #1
 8002288:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800228c:	42bb      	cmp	r3, r7
 800228e:	bf08      	it	eq
 8002290:	f042 0201 	orreq.w	r2, r2, #1
 8002294:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8002298:	454b      	cmp	r3, r9
 800229a:	bf08      	it	eq
 800229c:	f042 0201 	orreq.w	r2, r2, #1
 80022a0:	f509 795c 	add.w	r9, r9, #880	; 0x370
 80022a4:	42bb      	cmp	r3, r7
 80022a6:	bf08      	it	eq
 80022a8:	f042 0201 	orreq.w	r2, r2, #1
 80022ac:	3730      	adds	r7, #48	; 0x30
 80022ae:	454b      	cmp	r3, r9
 80022b0:	bf08      	it	eq
 80022b2:	f042 0201 	orreq.w	r2, r2, #1
 80022b6:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80022ba:	42bb      	cmp	r3, r7
 80022bc:	bf08      	it	eq
 80022be:	f042 0201 	orreq.w	r2, r2, #1
 80022c2:	3730      	adds	r7, #48	; 0x30
 80022c4:	454b      	cmp	r3, r9
 80022c6:	bf08      	it	eq
 80022c8:	f042 0201 	orreq.w	r2, r2, #1
 80022cc:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80022d0:	42bb      	cmp	r3, r7
 80022d2:	bf08      	it	eq
 80022d4:	f042 0201 	orreq.w	r2, r2, #1
 80022d8:	3730      	adds	r7, #48	; 0x30
 80022da:	454b      	cmp	r3, r9
 80022dc:	bf08      	it	eq
 80022de:	f042 0201 	orreq.w	r2, r2, #1
 80022e2:	42bb      	cmp	r3, r7
 80022e4:	bf08      	it	eq
 80022e6:	f042 0201 	orreq.w	r2, r2, #1
 80022ea:	b91a      	cbnz	r2, 80022f4 <HAL_DMA_IRQHandler+0x250>
 80022ec:	4a18      	ldr	r2, [pc, #96]	; (8002350 <HAL_DMA_IRQHandler+0x2ac>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	f040 81b4 	bne.w	800265c <HAL_DMA_IRQHandler+0x5b8>
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	0792      	lsls	r2, r2, #30
 80022f8:	d505      	bpl.n	8002306 <HAL_DMA_IRQHandler+0x262>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022fa:	f8c8 c008 	str.w	ip, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022fe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002300:	f042 0204 	orr.w	r2, r2, #4
 8002304:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002306:	f1be 0f00 	cmp.w	lr, #0
 800230a:	d06d      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x344>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800230c:	2e00      	cmp	r6, #0
 800230e:	d155      	bne.n	80023bc <HAL_DMA_IRQHandler+0x318>
 8002310:	4a10      	ldr	r2, [pc, #64]	; (8002354 <HAL_DMA_IRQHandler+0x2b0>)
 8002312:	4f0d      	ldr	r7, [pc, #52]	; (8002348 <HAL_DMA_IRQHandler+0x2a4>)
 8002314:	4e0d      	ldr	r6, [pc, #52]	; (800234c <HAL_DMA_IRQHandler+0x2a8>)
 8002316:	42bb      	cmp	r3, r7
 8002318:	bf18      	it	ne
 800231a:	4293      	cmpne	r3, r2
 800231c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002320:	bf0c      	ite	eq
 8002322:	2201      	moveq	r2, #1
 8002324:	2200      	movne	r2, #0
 8002326:	42b3      	cmp	r3, r6
 8002328:	bf08      	it	eq
 800232a:	f042 0201 	orreq.w	r2, r2, #1
 800232e:	3630      	adds	r6, #48	; 0x30
 8002330:	42bb      	cmp	r3, r7
 8002332:	bf08      	it	eq
 8002334:	f042 0201 	orreq.w	r2, r2, #1
 8002338:	3730      	adds	r7, #48	; 0x30
 800233a:	e00d      	b.n	8002358 <HAL_DMA_IRQHandler+0x2b4>
 800233c:	24000000 	.word	0x24000000
 8002340:	40020010 	.word	0x40020010
 8002344:	40020028 	.word	0x40020028
 8002348:	40020058 	.word	0x40020058
 800234c:	40020070 	.word	0x40020070
 8002350:	400204b8 	.word	0x400204b8
 8002354:	40020040 	.word	0x40020040
 8002358:	42b3      	cmp	r3, r6
 800235a:	bf08      	it	eq
 800235c:	f042 0201 	orreq.w	r2, r2, #1
 8002360:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8002364:	42bb      	cmp	r3, r7
 8002366:	bf08      	it	eq
 8002368:	f042 0201 	orreq.w	r2, r2, #1
 800236c:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8002370:	42b3      	cmp	r3, r6
 8002372:	bf08      	it	eq
 8002374:	f042 0201 	orreq.w	r2, r2, #1
 8002378:	3630      	adds	r6, #48	; 0x30
 800237a:	42bb      	cmp	r3, r7
 800237c:	bf08      	it	eq
 800237e:	f042 0201 	orreq.w	r2, r2, #1
 8002382:	3730      	adds	r7, #48	; 0x30
 8002384:	42b3      	cmp	r3, r6
 8002386:	bf08      	it	eq
 8002388:	f042 0201 	orreq.w	r2, r2, #1
 800238c:	3630      	adds	r6, #48	; 0x30
 800238e:	42bb      	cmp	r3, r7
 8002390:	bf08      	it	eq
 8002392:	f042 0201 	orreq.w	r2, r2, #1
 8002396:	3730      	adds	r7, #48	; 0x30
 8002398:	42b3      	cmp	r3, r6
 800239a:	bf08      	it	eq
 800239c:	f042 0201 	orreq.w	r2, r2, #1
 80023a0:	3630      	adds	r6, #48	; 0x30
 80023a2:	42bb      	cmp	r3, r7
 80023a4:	bf08      	it	eq
 80023a6:	f042 0201 	orreq.w	r2, r2, #1
 80023aa:	42b3      	cmp	r3, r6
 80023ac:	bf08      	it	eq
 80023ae:	f042 0201 	orreq.w	r2, r2, #1
 80023b2:	b91a      	cbnz	r2, 80023bc <HAL_DMA_IRQHandler+0x318>
 80023b4:	4aa0      	ldr	r2, [pc, #640]	; (8002638 <HAL_DMA_IRQHandler+0x594>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	f040 813a 	bne.w	8002630 <HAL_DMA_IRQHandler+0x58c>
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80023c2:	b18a      	cbz	r2, 80023e8 <HAL_DMA_IRQHandler+0x344>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c4:	f8c8 0008 	str.w	r0, [r8, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	0357      	lsls	r7, r2, #13
 80023cc:	f100 80f7 	bmi.w	80025be <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	05d0      	lsls	r0, r2, #23
 80023d4:	d403      	bmi.n	80023de <HAL_DMA_IRQHandler+0x33a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	f022 0208 	bic.w	r2, r2, #8
 80023dc:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80023de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80023e0:	b113      	cbz	r3, 80023e8 <HAL_DMA_IRQHandler+0x344>
            hdma->XferHalfCpltCallback(hdma);
 80023e2:	4620      	mov	r0, r4
 80023e4:	4798      	blx	r3
 80023e6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023e8:	f001 011f 	and.w	r1, r1, #31
 80023ec:	2220      	movs	r2, #32
 80023ee:	408a      	lsls	r2, r1
 80023f0:	422a      	tst	r2, r5
 80023f2:	d069      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x424>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80023f4:	6820      	ldr	r0, [r4, #0]
 80023f6:	4b91      	ldr	r3, [pc, #580]	; (800263c <HAL_DMA_IRQHandler+0x598>)
 80023f8:	4e91      	ldr	r6, [pc, #580]	; (8002640 <HAL_DMA_IRQHandler+0x59c>)
 80023fa:	4d92      	ldr	r5, [pc, #584]	; (8002644 <HAL_DMA_IRQHandler+0x5a0>)
 80023fc:	42b0      	cmp	r0, r6
 80023fe:	bf18      	it	ne
 8002400:	4298      	cmpne	r0, r3
 8002402:	f106 0630 	add.w	r6, r6, #48	; 0x30
 8002406:	bf0c      	ite	eq
 8002408:	2301      	moveq	r3, #1
 800240a:	2300      	movne	r3, #0
 800240c:	42a8      	cmp	r0, r5
 800240e:	bf08      	it	eq
 8002410:	f043 0301 	orreq.w	r3, r3, #1
 8002414:	3530      	adds	r5, #48	; 0x30
 8002416:	42b0      	cmp	r0, r6
 8002418:	bf08      	it	eq
 800241a:	f043 0301 	orreq.w	r3, r3, #1
 800241e:	3630      	adds	r6, #48	; 0x30
 8002420:	42a8      	cmp	r0, r5
 8002422:	bf08      	it	eq
 8002424:	f043 0301 	orreq.w	r3, r3, #1
 8002428:	3530      	adds	r5, #48	; 0x30
 800242a:	42b0      	cmp	r0, r6
 800242c:	bf08      	it	eq
 800242e:	f043 0301 	orreq.w	r3, r3, #1
 8002432:	3630      	adds	r6, #48	; 0x30
 8002434:	42a8      	cmp	r0, r5
 8002436:	bf08      	it	eq
 8002438:	f043 0301 	orreq.w	r3, r3, #1
 800243c:	f505 755c 	add.w	r5, r5, #880	; 0x370
 8002440:	42b0      	cmp	r0, r6
 8002442:	bf08      	it	eq
 8002444:	f043 0301 	orreq.w	r3, r3, #1
 8002448:	f506 765c 	add.w	r6, r6, #880	; 0x370
 800244c:	42a8      	cmp	r0, r5
 800244e:	bf08      	it	eq
 8002450:	f043 0301 	orreq.w	r3, r3, #1
 8002454:	3530      	adds	r5, #48	; 0x30
 8002456:	42b0      	cmp	r0, r6
 8002458:	bf08      	it	eq
 800245a:	f043 0301 	orreq.w	r3, r3, #1
 800245e:	3630      	adds	r6, #48	; 0x30
 8002460:	42a8      	cmp	r0, r5
 8002462:	bf08      	it	eq
 8002464:	f043 0301 	orreq.w	r3, r3, #1
 8002468:	3530      	adds	r5, #48	; 0x30
 800246a:	42b0      	cmp	r0, r6
 800246c:	bf08      	it	eq
 800246e:	f043 0301 	orreq.w	r3, r3, #1
 8002472:	3630      	adds	r6, #48	; 0x30
 8002474:	42a8      	cmp	r0, r5
 8002476:	bf08      	it	eq
 8002478:	f043 0301 	orreq.w	r3, r3, #1
 800247c:	3530      	adds	r5, #48	; 0x30
 800247e:	42b0      	cmp	r0, r6
 8002480:	bf08      	it	eq
 8002482:	f043 0301 	orreq.w	r3, r3, #1
 8002486:	42a8      	cmp	r0, r5
 8002488:	bf08      	it	eq
 800248a:	f043 0301 	orreq.w	r3, r3, #1
 800248e:	b91b      	cbnz	r3, 8002498 <HAL_DMA_IRQHandler+0x3f4>
 8002490:	4b69      	ldr	r3, [pc, #420]	; (8002638 <HAL_DMA_IRQHandler+0x594>)
 8002492:	4298      	cmp	r0, r3
 8002494:	f040 8121 	bne.w	80026da <HAL_DMA_IRQHandler+0x636>
 8002498:	6803      	ldr	r3, [r0, #0]
 800249a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800249e:	b19b      	cbz	r3, 80024c8 <HAL_DMA_IRQHandler+0x424>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024a0:	f8c8 2008 	str.w	r2, [r8, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80024a4:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80024a8:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024aa:	6803      	ldr	r3, [r0, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80024ac:	f000 8090 	beq.w	80025d0 <HAL_DMA_IRQHandler+0x52c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80024b0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80024b4:	6803      	ldr	r3, [r0, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80024b6:	f000 80a8 	beq.w	800260a <HAL_DMA_IRQHandler+0x566>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80024ba:	0319      	lsls	r1, r3, #12
 80024bc:	f140 80b3 	bpl.w	8002626 <HAL_DMA_IRQHandler+0x582>
          if(hdma->XferCpltCallback != NULL)
 80024c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80024c2:	b10b      	cbz	r3, 80024c8 <HAL_DMA_IRQHandler+0x424>
            hdma->XferCpltCallback(hdma);
 80024c4:	4620      	mov	r0, r4
 80024c6:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d074      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x514>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80024ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80024d0:	07da      	lsls	r2, r3, #31
 80024d2:	d51f      	bpl.n	8002514 <HAL_DMA_IRQHandler+0x470>
        __HAL_DMA_DISABLE(hdma);
 80024d4:	6822      	ldr	r2, [r4, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 80024d6:	2004      	movs	r0, #4
  uint32_t timeout = SystemCoreClock / 9600U;
 80024d8:	495b      	ldr	r1, [pc, #364]	; (8002648 <HAL_DMA_IRQHandler+0x5a4>)
        hdma->State = HAL_DMA_STATE_ABORT;
 80024da:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 80024de:	6813      	ldr	r3, [r2, #0]
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024e6:	9b01      	ldr	r3, [sp, #4]
 80024e8:	fba1 3103 	umull	r3, r1, r1, r3
 80024ec:	0a89      	lsrs	r1, r1, #10
 80024ee:	e002      	b.n	80024f6 <HAL_DMA_IRQHandler+0x452>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80024f0:	6813      	ldr	r3, [r2, #0]
 80024f2:	07db      	lsls	r3, r3, #31
 80024f4:	d504      	bpl.n	8002500 <HAL_DMA_IRQHandler+0x45c>
          if (++count > timeout)
 80024f6:	9b03      	ldr	r3, [sp, #12]
 80024f8:	3301      	adds	r3, #1
 80024fa:	428b      	cmp	r3, r1
 80024fc:	9303      	str	r3, [sp, #12]
 80024fe:	d9f7      	bls.n	80024f0 <HAL_DMA_IRQHandler+0x44c>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002500:	6813      	ldr	r3, [r2, #0]
        __HAL_UNLOCK(hdma);
 8002502:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002504:	07df      	lsls	r7, r3, #31
        __HAL_UNLOCK(hdma);
 8002506:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 800250a:	bf4c      	ite	mi
 800250c:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 800250e:	2301      	movpl	r3, #1
 8002510:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 8002514:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002516:	2b00      	cmp	r3, #0
 8002518:	d04e      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x514>
        hdma->XferErrorCallback(hdma);
 800251a:	4620      	mov	r0, r4
}
 800251c:	b005      	add	sp, #20
 800251e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        hdma->XferErrorCallback(hdma);
 8002522:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002524:	681c      	ldr	r4, [r3, #0]
 8002526:	0764      	lsls	r4, r4, #29
 8002528:	f57f ae24 	bpl.w	8002174 <HAL_DMA_IRQHandler+0xd0>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800252c:	681c      	ldr	r4, [r3, #0]
 800252e:	f024 0404 	bic.w	r4, r4, #4
 8002532:	601c      	str	r4, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002534:	f8c8 2008 	str.w	r2, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002538:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	6542      	str	r2, [r0, #84]	; 0x54
 8002540:	e618      	b.n	8002174 <HAL_DMA_IRQHandler+0xd0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002542:	4a42      	ldr	r2, [pc, #264]	; (800264c <HAL_DMA_IRQHandler+0x5a8>)
 8002544:	4d42      	ldr	r5, [pc, #264]	; (8002650 <HAL_DMA_IRQHandler+0x5ac>)
 8002546:	4c43      	ldr	r4, [pc, #268]	; (8002654 <HAL_DMA_IRQHandler+0x5b0>)
 8002548:	42ab      	cmp	r3, r5
 800254a:	bf18      	it	ne
 800254c:	4293      	cmpne	r3, r2
 800254e:	f105 0528 	add.w	r5, r5, #40	; 0x28
 8002552:	bf0c      	ite	eq
 8002554:	2201      	moveq	r2, #1
 8002556:	2200      	movne	r2, #0
 8002558:	42a3      	cmp	r3, r4
 800255a:	bf08      	it	eq
 800255c:	f042 0201 	orreq.w	r2, r2, #1
 8002560:	3428      	adds	r4, #40	; 0x28
 8002562:	42ab      	cmp	r3, r5
 8002564:	bf08      	it	eq
 8002566:	f042 0201 	orreq.w	r2, r2, #1
 800256a:	3528      	adds	r5, #40	; 0x28
 800256c:	42a3      	cmp	r3, r4
 800256e:	bf08      	it	eq
 8002570:	f042 0201 	orreq.w	r2, r2, #1
 8002574:	3428      	adds	r4, #40	; 0x28
 8002576:	42ab      	cmp	r3, r5
 8002578:	bf08      	it	eq
 800257a:	f042 0201 	orreq.w	r2, r2, #1
 800257e:	42a3      	cmp	r3, r4
 8002580:	bf08      	it	eq
 8002582:	f042 0201 	orreq.w	r2, r2, #1
 8002586:	b912      	cbnz	r2, 800258e <HAL_DMA_IRQHandler+0x4ea>
 8002588:	4a33      	ldr	r2, [pc, #204]	; (8002658 <HAL_DMA_IRQHandler+0x5b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d114      	bne.n	80025b8 <HAL_DMA_IRQHandler+0x514>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800258e:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8002590:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002592:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002594:	f004 041f 	and.w	r4, r4, #31
 8002598:	40a5      	lsls	r5, r4
 800259a:	420d      	tst	r5, r1
 800259c:	d068      	beq.n	8002670 <HAL_DMA_IRQHandler+0x5cc>
 800259e:	0756      	lsls	r6, r2, #29
 80025a0:	d566      	bpl.n	8002670 <HAL_DMA_IRQHandler+0x5cc>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025a2:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80025a4:	f8c8 5004 	str.w	r5, [r8, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025a8:	f140 80ac 	bpl.w	8002704 <HAL_DMA_IRQHandler+0x660>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80025ac:	03d3      	lsls	r3, r2, #15
 80025ae:	f100 80af 	bmi.w	8002710 <HAL_DMA_IRQHandler+0x66c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025b2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1b1      	bne.n	800251c <HAL_DMA_IRQHandler+0x478>
}
 80025b8:	b005      	add	sp, #20
 80025ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	031e      	lsls	r6, r3, #12
 80025c2:	f57f af0c 	bpl.w	80023de <HAL_DMA_IRQHandler+0x33a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80025c6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f47f af0a 	bne.w	80023e2 <HAL_DMA_IRQHandler+0x33e>
 80025ce:	e70b      	b.n	80023e8 <HAL_DMA_IRQHandler+0x344>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025d0:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025d4:	6c22      	ldr	r2, [r4, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025d6:	6003      	str	r3, [r0, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80025d8:	6943      	ldr	r3, [r0, #20]
 80025da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025de:	6143      	str	r3, [r0, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025e0:	2a00      	cmp	r2, #0
 80025e2:	d041      	beq.n	8002668 <HAL_DMA_IRQHandler+0x5c4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80025e4:	6803      	ldr	r3, [r0, #0]
 80025e6:	f023 0308 	bic.w	r3, r3, #8
 80025ea:	6003      	str	r3, [r0, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025ec:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 80025ee:	2000      	movs	r0, #0
          hdma->State = HAL_DMA_STATE_READY;
 80025f0:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025f2:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 80025f6:	6d23      	ldr	r3, [r4, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025f8:	f8c8 1008 	str.w	r1, [r8, #8]
          __HAL_UNLOCK(hdma);
 80025fc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002600:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8002604:	2b00      	cmp	r3, #0
 8002606:	d188      	bne.n	800251a <HAL_DMA_IRQHandler+0x476>
 8002608:	e7d6      	b.n	80025b8 <HAL_DMA_IRQHandler+0x514>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800260a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800260e:	f47f af57 	bne.w	80024c0 <HAL_DMA_IRQHandler+0x41c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002612:	6802      	ldr	r2, [r0, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8002614:	2101      	movs	r1, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002616:	f022 0210 	bic.w	r2, r2, #16
 800261a:	6002      	str	r2, [r0, #0]
            __HAL_UNLOCK(hdma);
 800261c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8002620:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
 8002624:	e74c      	b.n	80024c0 <HAL_DMA_IRQHandler+0x41c>
            if(hdma->XferM1CpltCallback != NULL)
 8002626:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002628:	2b00      	cmp	r3, #0
 800262a:	f47f af4b 	bne.w	80024c4 <HAL_DMA_IRQHandler+0x420>
 800262e:	e74b      	b.n	80024c8 <HAL_DMA_IRQHandler+0x424>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8002636:	e6c4      	b.n	80023c2 <HAL_DMA_IRQHandler+0x31e>
 8002638:	400204b8 	.word	0x400204b8
 800263c:	40020010 	.word	0x40020010
 8002640:	40020028 	.word	0x40020028
 8002644:	40020040 	.word	0x40020040
 8002648:	1b4e81b5 	.word	0x1b4e81b5
 800264c:	58025408 	.word	0x58025408
 8002650:	5802541c 	.word	0x5802541c
 8002654:	58025430 	.word	0x58025430
 8002658:	58025494 	.word	0x58025494
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800265c:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800265e:	f1be 0f00 	cmp.w	lr, #0
 8002662:	f43f aec1 	beq.w	80023e8 <HAL_DMA_IRQHandler+0x344>
 8002666:	e653      	b.n	8002310 <HAL_DMA_IRQHandler+0x26c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002668:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1ba      	bne.n	80025e4 <HAL_DMA_IRQHandler+0x540>
 800266e:	e7bd      	b.n	80025ec <HAL_DMA_IRQHandler+0x548>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002670:	2502      	movs	r5, #2
 8002672:	40a5      	lsls	r5, r4
 8002674:	420d      	tst	r5, r1
 8002676:	d00c      	beq.n	8002692 <HAL_DMA_IRQHandler+0x5ee>
 8002678:	0796      	lsls	r6, r2, #30
 800267a:	d50a      	bpl.n	8002692 <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800267c:	0414      	lsls	r4, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800267e:	f8c8 5004 	str.w	r5, [r8, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002682:	d52e      	bpl.n	80026e2 <HAL_DMA_IRQHandler+0x63e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002684:	03d1      	lsls	r1, r2, #15
 8002686:	d438      	bmi.n	80026fa <HAL_DMA_IRQHandler+0x656>
          if(hdma->XferM1CpltCallback != NULL)
 8002688:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800268a:	2b00      	cmp	r3, #0
 800268c:	f47f af46 	bne.w	800251c <HAL_DMA_IRQHandler+0x478>
 8002690:	e792      	b.n	80025b8 <HAL_DMA_IRQHandler+0x514>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002692:	2508      	movs	r5, #8
 8002694:	40a5      	lsls	r5, r4
 8002696:	420d      	tst	r5, r1
 8002698:	d08e      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x514>
 800269a:	0712      	lsls	r2, r2, #28
 800269c:	d58c      	bpl.n	80025b8 <HAL_DMA_IRQHandler+0x514>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800269e:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80026a0:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80026a2:	2500      	movs	r5, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026a4:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80026a8:	fa02 f404 	lsl.w	r4, r2, r4
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026ac:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 80026ae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80026b0:	f8c8 4004 	str.w	r4, [r8, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026b4:	6542      	str	r2, [r0, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 80026b6:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80026ba:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f47f af2c 	bne.w	800251c <HAL_DMA_IRQHandler+0x478>
 80026c4:	e778      	b.n	80025b8 <HAL_DMA_IRQHandler+0x514>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80026c6:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80026c8:	f1b9 0f00 	cmp.w	r9, #0
 80026cc:	f47f adc7 	bne.w	800225e <HAL_DMA_IRQHandler+0x1ba>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80026d0:	f1be 0f00 	cmp.w	lr, #0
 80026d4:	f43f ae88 	beq.w	80023e8 <HAL_DMA_IRQHandler+0x344>
 80026d8:	e618      	b.n	800230c <HAL_DMA_IRQHandler+0x268>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80026da:	6803      	ldr	r3, [r0, #0]
 80026dc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80026e0:	e6dd      	b.n	800249e <HAL_DMA_IRQHandler+0x3fa>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80026e2:	f012 0220 	ands.w	r2, r2, #32
 80026e6:	d108      	bne.n	80026fa <HAL_DMA_IRQHandler+0x656>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026e8:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80026ea:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026ec:	f021 010a 	bic.w	r1, r1, #10
 80026f0:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 80026f2:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80026f6:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80026fa:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f47f af0d 	bne.w	800251c <HAL_DMA_IRQHandler+0x478>
 8002702:	e759      	b.n	80025b8 <HAL_DMA_IRQHandler+0x514>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002704:	0697      	lsls	r7, r2, #26
 8002706:	d403      	bmi.n	8002710 <HAL_DMA_IRQHandler+0x66c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	f022 0204 	bic.w	r2, r2, #4
 800270e:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002710:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002712:	2b00      	cmp	r3, #0
 8002714:	f47f af02 	bne.w	800251c <HAL_DMA_IRQHandler+0x478>
 8002718:	e74e      	b.n	80025b8 <HAL_DMA_IRQHandler+0x514>
 800271a:	bf00      	nop

0800271c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800271c:	b4f0      	push	{r4, r5, r6, r7}
 800271e:	688b      	ldr	r3, [r1, #8]
 8002720:	680c      	ldr	r4, [r1, #0]
                                              macconf->BackOffLimit |
                                                ((uint32_t)macconf->DeferralCheck << 4)|
                                                  macconf->PreambleLength);

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002722:	6802      	ldr	r2, [r0, #0]
               macconf->PauseLowThreshold |
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
                   (macconf->PauseTime << 16));

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002724:	f64f 700d 	movw	r0, #65293	; 0xff0d
 8002728:	4323      	orrs	r3, r4
 800272a:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800272c:	6ace      	ldr	r6, [r1, #44]	; 0x2c
 800272e:	4323      	orrs	r3, r4
 8002730:	698c      	ldr	r4, [r1, #24]
 8002732:	4d59      	ldr	r5, [pc, #356]	; (8002898 <ETH_SetMACConfig+0x17c>)
 8002734:	4323      	orrs	r3, r4
 8002736:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002738:	4323      	orrs	r3, r4
 800273a:	6814      	ldr	r4, [r2, #0]
 800273c:	4333      	orrs	r3, r6
 800273e:	402c      	ands	r4, r5
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002740:	790e      	ldrb	r6, [r1, #4]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002742:	4323      	orrs	r3, r4
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002744:	7b0d      	ldrb	r5, [r1, #12]
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002746:	7b4c      	ldrb	r4, [r1, #13]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002748:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800274c:	7c4e      	ldrb	r6, [r1, #17]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800274e:	ea43 53c5 	orr.w	r3, r3, r5, lsl #23
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002752:	7b8d      	ldrb	r5, [r1, #14]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002754:	ea43 5384 	orr.w	r3, r3, r4, lsl #22
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002758:	7bcc      	ldrb	r4, [r1, #15]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800275a:	ea43 5345 	orr.w	r3, r3, r5, lsl #21
                              ((uint32_t)macconf->JumboPacket << 16) |
 800275e:	7c8d      	ldrb	r5, [r1, #18]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002760:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002764:	7f0c      	ldrb	r4, [r1, #28]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002766:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 800276a:	7f4d      	ldrb	r5, [r1, #29]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800276c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002770:	7fcc      	ldrb	r4, [r1, #31]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002772:	ea43 23c5 	orr.w	r3, r3, r5, lsl #11
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002776:	7c0d      	ldrb	r5, [r1, #16]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002778:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800277c:	2d00      	cmp	r5, #0
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 800277e:	f891 4028 	ldrb.w	r4, [r1, #40]	; 0x28
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002782:	7f8d      	ldrb	r5, [r1, #30]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002784:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002788:	bf0c      	ite	eq
 800278a:	f44f 2400 	moveq.w	r4, #524288	; 0x80000
 800278e:	2400      	movne	r4, #0
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002790:	2e00      	cmp	r6, #0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002792:	ea43 0304 	orr.w	r3, r3, r4
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002796:	bf0c      	ite	eq
 8002798:	f44f 3400 	moveq.w	r4, #131072	; 0x20000
 800279c:	2400      	movne	r4, #0
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800279e:	2d00      	cmp	r5, #0
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80027a0:	f891 5020 	ldrb.w	r5, [r1, #32]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80027a4:	ea43 0304 	orr.w	r3, r3, r4
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80027a8:	bf0c      	ite	eq
 80027aa:	f44f 6480 	moveq.w	r4, #1024	; 0x400
 80027ae:	2400      	movne	r4, #0
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80027b0:	2d00      	cmp	r5, #0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027b2:	4d3a      	ldr	r5, [pc, #232]	; (800289c <ETH_SetMACConfig+0x180>)
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80027b4:	ea43 0304 	orr.w	r3, r3, r4
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80027b8:	bf0c      	ite	eq
 80027ba:	f44f 7480 	moveq.w	r4, #256	; 0x100
 80027be:	2400      	movne	r4, #0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80027c0:	4323      	orrs	r3, r4
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80027c2:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80027c4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027c6:	6853      	ldr	r3, [r2, #4]
 80027c8:	402b      	ands	r3, r5
 80027ca:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80027cc:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80027d0:	f891 4038 	ldrb.w	r4, [r1, #56]	; 0x38
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027d4:	432b      	orrs	r3, r5
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80027d6:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027da:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80027de:	f891 4032 	ldrb.w	r4, [r1, #50]	; 0x32
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027e2:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80027e6:	2c00      	cmp	r4, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80027e8:	f891 5031 	ldrb.w	r5, [r1, #49]	; 0x31
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80027ec:	4c2c      	ldr	r4, [pc, #176]	; (80028a0 <ETH_SetMACConfig+0x184>)
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027ee:	ea43 4345 	orr.w	r3, r3, r5, lsl #17
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80027f2:	bf0c      	ite	eq
 80027f4:	f44f 3580 	moveq.w	r5, #65536	; 0x10000
 80027f8:	2500      	movne	r5, #0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80027fa:	432b      	orrs	r3, r5
 80027fc:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80027fe:	68d3      	ldr	r3, [r2, #12]
 8002800:	6c4d      	ldr	r5, [r1, #68]	; 0x44
 8002802:	401c      	ands	r4, r3
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002804:	f891 3040 	ldrb.w	r3, [r1, #64]	; 0x40
               macconf->PauseLowThreshold |
 8002808:	6d0e      	ldr	r6, [r1, #80]	; 0x50
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800280a:	432c      	orrs	r4, r5
                   (macconf->PauseTime << 16));
 800280c:	6c8d      	ldr	r5, [r1, #72]	; 0x48

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800280e:	f891 7055 	ldrb.w	r7, [r1, #85]	; 0x55
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002812:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8002816:	60d4      	str	r4, [r2, #12]
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002818:	6f13      	ldr	r3, [r2, #112]	; 0x70
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 800281a:	f891 404c 	ldrb.w	r4, [r1, #76]	; 0x4c
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800281e:	4003      	ands	r3, r0
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002820:	f891 0056 	ldrb.w	r0, [r1, #86]	; 0x56
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8002824:	2c00      	cmp	r4, #0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002826:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800282a:	f891 5054 	ldrb.w	r5, [r1, #84]	; 0x54
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 800282e:	bf0c      	ite	eq
 8002830:	2480      	moveq	r4, #128	; 0x80
 8002832:	2400      	movne	r4, #0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002834:	4333      	orrs	r3, r6
  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002836:	6d8e      	ldr	r6, [r1, #88]	; 0x58
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002838:	ea43 0345 	orr.w	r3, r3, r5, lsl #1

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800283c:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800283e:	4323      	orrs	r3, r4
 8002840:	6713      	str	r3, [r2, #112]	; 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002842:	f8d2 4090 	ldr.w	r4, [r2, #144]	; 0x90
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002846:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800284a:	f024 0403 	bic.w	r4, r4, #3
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800284e:	2b00      	cmp	r3, #0
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002850:	ea40 0004 	orr.w	r0, r0, r4
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002854:	f891 4061 	ldrb.w	r4, [r1, #97]	; 0x61
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002858:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800285c:	f891 7062 	ldrb.w	r7, [r1, #98]	; 0x62
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002860:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002864:	bf08      	it	eq
 8002866:	2040      	moveq	r0, #64	; 0x40
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002868:	f8d2 1d00 	ldr.w	r1, [r2, #3328]	; 0xd00
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800286c:	bf18      	it	ne
 800286e:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002870:	f021 0172 	bic.w	r1, r1, #114	; 0x72
 8002874:	4331      	orrs	r1, r6
 8002876:	f8c2 1d00 	str.w	r1, [r2, #3328]	; 0xd00

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800287a:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	; 0xd30
 800287e:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
 8002882:	432b      	orrs	r3, r5
 8002884:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8002888:	ea43 03c7 	orr.w	r3, r3, r7, lsl #3
 800288c:	4303      	orrs	r3, r0
}
 800288e:	bcf0      	pop	{r4, r5, r6, r7}
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002890:	f8c2 3d30 	str.w	r3, [r2, #3376]	; 0xd30
}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	00048083 	.word	0x00048083
 800289c:	c0f88000 	.word	0xc0f88000
 80028a0:	fffffef0 	.word	0xfffffef0

080028a4 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80028a4:	6802      	ldr	r2, [r0, #0]
 80028a6:	481e      	ldr	r0, [pc, #120]	; (8002920 <ETH_SetDMAConfig+0x7c>)
{
 80028a8:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80028aa:	f502 5680 	add.w	r6, r2, #4096	; 0x1000
 80028ae:	680f      	ldr	r7, [r1, #0]
  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
               dmaconf->BurstMode |
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80028b0:	f241 0504 	movw	r5, #4100	; 0x1004

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
               dmaconf->MaximumSegmentSize);

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80028b4:	f502 5488 	add.w	r4, r2, #4352	; 0x1100
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80028b8:	6833      	ldr	r3, [r6, #0]
 80028ba:	4018      	ands	r0, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80028bc:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80028be:	4338      	orrs	r0, r7
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80028c0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80028c2:	790f      	ldrb	r7, [r1, #4]
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80028c4:	6030      	str	r0, [r6, #0]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80028c6:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
 80028ca:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80028cc:	5957      	ldr	r7, [r2, r5]
 80028ce:	4815      	ldr	r0, [pc, #84]	; (8002924 <ETH_SetDMAConfig+0x80>)
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80028d0:	4333      	orrs	r3, r6
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80028d2:	4e15      	ldr	r6, [pc, #84]	; (8002928 <ETH_SetDMAConfig+0x84>)
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80028d4:	4038      	ands	r0, r7
 80028d6:	4303      	orrs	r3, r0
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80028d8:	7b48      	ldrb	r0, [r1, #13]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80028da:	5153      	str	r3, [r2, r5]
  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
                 ((uint32_t)dmaconf->TCPSegmentation << 12));

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80028dc:	f241 1504 	movw	r5, #4356	; 0x1104
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80028e0:	6827      	ldr	r7, [r4, #0]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80028e2:	6a0b      	ldr	r3, [r1, #32]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80028e4:	403e      	ands	r6, r7
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80028e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80028ea:	7f4b      	ldrb	r3, [r1, #29]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80028ec:	4330      	orrs	r0, r6
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80028ee:	031b      	lsls	r3, r3, #12
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80028f0:	7d0e      	ldrb	r6, [r1, #20]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80028f2:	6020      	str	r0, [r4, #0]
  dmaregval = (dmaconf->TxDMABurstLength |
 80028f4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80028f8:	5957      	ldr	r7, [r2, r5]
  dmaregval = (dmaconf->TxDMABurstLength |
 80028fa:	6908      	ldr	r0, [r1, #16]
  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
               dmaconf->RxDMABurstLength);

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80028fc:	f241 1608 	movw	r6, #4360	; 0x1108
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002900:	4c0a      	ldr	r4, [pc, #40]	; (800292c <ETH_SetDMAConfig+0x88>)
  dmaregval = (dmaconf->TxDMABurstLength |
 8002902:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002904:	480a      	ldr	r0, [pc, #40]	; (8002930 <ETH_SetDMAConfig+0x8c>)
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002906:	403c      	ands	r4, r7
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002908:	7f0f      	ldrb	r7, [r1, #28]
 800290a:	6989      	ldr	r1, [r1, #24]
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800290c:	4323      	orrs	r3, r4
 800290e:	5153      	str	r3, [r2, r5]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002910:	ea41 73c7 	orr.w	r3, r1, r7, lsl #31
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002914:	5994      	ldr	r4, [r2, r6]
 8002916:	4020      	ands	r0, r4
 8002918:	4303      	orrs	r3, r0
 800291a:	5193      	str	r3, [r2, r6]
}
 800291c:	bcf0      	pop	{r4, r5, r6, r7}
 800291e:	4770      	bx	lr
 8002920:	ffff87fd 	.word	0xffff87fd
 8002924:	ffff2ffe 	.word	0xffff2ffe
 8002928:	fffec000 	.word	0xfffec000
 800292c:	ffc0efef 	.word	0xffc0efef
 8002930:	7fc0ffff 	.word	0x7fc0ffff

08002934 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8002934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8002938:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 800293a:	b085      	sub	sp, #20
 800293c:	9202      	str	r2, [sp, #8]
 800293e:	eb00 0284 	add.w	r2, r0, r4, lsl #2
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
  uint32_t descnbr = 0, idx;
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002942:	f8d2 e018 	ldr.w	lr, [r2, #24]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
  uint32_t           bd_count = 0;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002946:	f8de 500c 	ldr.w	r5, [lr, #12]
 800294a:	2d00      	cmp	r5, #0
 800294c:	db01      	blt.n	8002952 <ETH_Prepare_Tx_Descriptors+0x1e>
 800294e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002950:	b11a      	cbz	r2, 800295a <ETH_Prepare_Tx_Descriptors+0x26>
  {
    return HAL_ETH_ERROR_BUSY;
 8002952:	2002      	movs	r0, #2
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
}
 8002954:	b005      	add	sp, #20
 8002956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800295a:	680d      	ldr	r5, [r1, #0]
 800295c:	4673      	mov	r3, lr
  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800295e:	f8d1 8008 	ldr.w	r8, [r1, #8]
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8002962:	f015 0c04 	ands.w	ip, r5, #4
 8002966:	d033      	beq.n	80029d0 <ETH_Prepare_Tx_Descriptors+0x9c>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002968:	f8de 700c 	ldr.w	r7, [lr, #12]
 800296c:	4eb1      	ldr	r6, [pc, #708]	; (8002c34 <ETH_Prepare_Tx_Descriptors+0x300>)
 800296e:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8002970:	403e      	ands	r6, r7
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002972:	6807      	ldr	r7, [r0, #0]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002974:	4332      	orrs	r2, r6
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8002976:	072e      	lsls	r6, r5, #28
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002978:	f8ce 200c 	str.w	r2, [lr, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800297c:	f8de 200c 	ldr.w	r2, [lr, #12]
 8002980:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002984:	f8ce 200c 	str.w	r2, [lr, #12]
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002988:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800298a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800298e:	663a      	str	r2, [r7, #96]	; 0x60
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8002990:	d51e      	bpl.n	80029d0 <ETH_Prepare_Tx_Descriptors+0x9c>
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8002992:	f8de 6008 	ldr.w	r6, [lr, #8]
 8002996:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002998:	fa1f f986 	uxth.w	r9, r6
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 800299c:	6b0e      	ldr	r6, [r1, #48]	; 0x30
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800299e:	ea49 4202 	orr.w	r2, r9, r2, lsl #16
 80029a2:	f8ce 2008 	str.w	r2, [lr, #8]
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80029a6:	f8de 200c 	ldr.w	r2, [lr, #12]
 80029aa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80029ae:	f8ce 200c 	str.w	r2, [lr, #12]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80029b2:	f8de 200c 	ldr.w	r2, [lr, #12]
 80029b6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80029ba:	4332      	orrs	r2, r6
 80029bc:	f8ce 200c 	str.w	r2, [lr, #12]
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80029c0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80029c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80029c6:	667a      	str	r2, [r7, #100]	; 0x64
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80029c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80029ca:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80029ce:	653a      	str	r2, [r7, #80]	; 0x50
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80029d0:	f015 0910 	ands.w	r9, r5, #16
 80029d4:	d00d      	beq.n	80029f2 <ETH_Prepare_Tx_Descriptors+0xbe>
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80029d6:	f8de 7008 	ldr.w	r7, [lr, #8]
 80029da:	4e97      	ldr	r6, [pc, #604]	; (8002c38 <ETH_Prepare_Tx_Descriptors+0x304>)
 80029dc:	698a      	ldr	r2, [r1, #24]
 80029de:	403e      	ands	r6, r7
 80029e0:	4332      	orrs	r2, r6
 80029e2:	f8ce 2008 	str.w	r2, [lr, #8]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80029e6:	f8de 200c 	ldr.w	r2, [lr, #12]
 80029ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80029ee:	f8ce 200c 	str.w	r2, [lr, #12]
  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 80029f2:	f015 0f14 	tst.w	r5, #20
 80029f6:	d01c      	beq.n	8002a32 <ETH_Prepare_Tx_Descriptors+0xfe>
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80029f8:	f8de 300c 	ldr.w	r3, [lr, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 80029fc:	1c62      	adds	r2, r4, #1
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80029fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002a02:	2a03      	cmp	r2, #3
 8002a04:	9201      	str	r2, [sp, #4]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8002a06:	f8ce 300c 	str.w	r3, [lr, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002a0a:	f8de 300c 	ldr.w	r3, [lr, #12]
 8002a0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a12:	f8ce 300c 	str.w	r3, [lr, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002a16:	d901      	bls.n	8002a1c <ETH_Prepare_Tx_Descriptors+0xe8>
 8002a18:	1ee3      	subs	r3, r4, #3
 8002a1a:	9301      	str	r3, [sp, #4]
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002a1c:	9b01      	ldr	r3, [sp, #4]
 8002a1e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002a22:	699b      	ldr	r3, [r3, #24]
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002a24:	68de      	ldr	r6, [r3, #12]
 8002a26:	2e00      	cmp	r6, #0
 8002a28:	f2c0 8136 	blt.w	8002c98 <ETH_Prepare_Tx_Descriptors+0x364>
 8002a2c:	f04f 0a02 	mov.w	sl, #2
 8002a30:	e002      	b.n	8002a38 <ETH_Prepare_Tx_Descriptors+0x104>
 8002a32:	f04f 0a01 	mov.w	sl, #1
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8002a36:	9401      	str	r4, [sp, #4]
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002a38:	f8d8 6000 	ldr.w	r6, [r8]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002a3c:	4f7e      	ldr	r7, [pc, #504]	; (8002c38 <ETH_Prepare_Tx_Descriptors+0x304>)
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002a3e:	601e      	str	r6, [r3, #0]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002a40:	689e      	ldr	r6, [r3, #8]
 8002a42:	4037      	ands	r7, r6
 8002a44:	e9d8 2601 	ldrd	r2, r6, [r8, #4]
 8002a48:	4317      	orrs	r7, r2
 8002a4a:	609f      	str	r7, [r3, #8]
  if(txbuffer->next != NULL)
 8002a4c:	2e00      	cmp	r6, #0
 8002a4e:	f000 8116 	beq.w	8002c7e <ETH_Prepare_Tx_Descriptors+0x34a>
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002a52:	6832      	ldr	r2, [r6, #0]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002a54:	4f79      	ldr	r7, [pc, #484]	; (8002c3c <ETH_Prepare_Tx_Descriptors+0x308>)
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002a56:	605a      	str	r2, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002a58:	f8d3 b008 	ldr.w	fp, [r3, #8]
 8002a5c:	6872      	ldr	r2, [r6, #4]
 8002a5e:	ea0b 0707 	and.w	r7, fp, r7
 8002a62:	ea47 4702 	orr.w	r7, r7, r2, lsl #16
 8002a66:	609f      	str	r7, [r3, #8]
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002a68:	f1b9 0f00 	cmp.w	r9, #0
 8002a6c:	f000 80c5 	beq.w	8002bfa <ETH_Prepare_Tx_Descriptors+0x2c6>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002a70:	68df      	ldr	r7, [r3, #12]
 8002a72:	6a0a      	ldr	r2, [r1, #32]
 8002a74:	f427 09f0 	bic.w	r9, r7, #7864320	; 0x780000
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002a78:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8002c44 <ETH_Prepare_Tx_Descriptors+0x310>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002a7c:	ea49 47c2 	orr.w	r7, r9, r2, lsl #19
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002a80:	f8d1 901c 	ldr.w	r9, [r1, #28]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002a84:	60df      	str	r7, [r3, #12]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002a86:	68df      	ldr	r7, [r3, #12]
 8002a88:	ea07 0808 	and.w	r8, r7, r8
 8002a8c:	ea48 0709 	orr.w	r7, r8, r9
 8002a90:	60df      	str	r7, [r3, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002a92:	68df      	ldr	r7, [r3, #12]
 8002a94:	f447 2780 	orr.w	r7, r7, #262144	; 0x40000
 8002a98:	60df      	str	r7, [r3, #12]
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8002a9a:	f1bc 0f00 	cmp.w	ip, #0
 8002a9e:	d006      	beq.n	8002aae <ETH_Prepare_Tx_Descriptors+0x17a>
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8002aa0:	689f      	ldr	r7, [r3, #8]
 8002aa2:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002aa4:	f427 4c40 	bic.w	ip, r7, #49152	; 0xc000
 8002aa8:	ea4c 0702 	orr.w	r7, ip, r2
 8002aac:	609f      	str	r7, [r3, #8]
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002aae:	68df      	ldr	r7, [r3, #12]
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8002ab0:	07aa      	lsls	r2, r5, #30
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002ab2:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8002ab6:	60df      	str	r7, [r3, #12]
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002ab8:	68df      	ldr	r7, [r3, #12]
 8002aba:	f027 4780 	bic.w	r7, r7, #1073741824	; 0x40000000
 8002abe:	60df      	str	r7, [r3, #12]
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002ac0:	68df      	ldr	r7, [r3, #12]
 8002ac2:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8002ac6:	60df      	str	r7, [r3, #12]
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8002ac8:	d506      	bpl.n	8002ad8 <ETH_Prepare_Tx_Descriptors+0x1a4>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8002aca:	68df      	ldr	r7, [r3, #12]
 8002acc:	68ca      	ldr	r2, [r1, #12]
 8002ace:	f027 7c60 	bic.w	ip, r7, #58720256	; 0x3800000
 8002ad2:	ea4c 0702 	orr.w	r7, ip, r2
 8002ad6:	60df      	str	r7, [r3, #12]
  while (txbuffer->next != NULL)
 8002ad8:	f8d6 9008 	ldr.w	r9, [r6, #8]
 8002adc:	f1b9 0f00 	cmp.w	r9, #0
 8002ae0:	f000 80e2 	beq.w	8002ca8 <ETH_Prepare_Tx_Descriptors+0x374>
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002ae4:	f005 0210 	and.w	r2, r5, #16
      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002ae8:	f005 0501 	and.w	r5, r5, #1
  while (txbuffer->next != NULL)
 8002aec:	4656      	mov	r6, sl
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002aee:	f8df c148 	ldr.w	ip, [pc, #328]	; 8002c38 <ETH_Prepare_Tx_Descriptors+0x304>
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002af2:	9203      	str	r2, [sp, #12]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002af4:	4f51      	ldr	r7, [pc, #324]	; (8002c3c <ETH_Prepare_Tx_Descriptors+0x308>)
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002af6:	9a01      	ldr	r2, [sp, #4]
      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002af8:	9500      	str	r5, [sp, #0]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002afa:	9401      	str	r4, [sp, #4]
 8002afc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8002b00:	e01b      	b.n	8002b3a <ETH_Prepare_Tx_Descriptors+0x206>
 8002b02:	f8df 9140 	ldr.w	r9, [pc, #320]	; 8002c44 <ETH_Prepare_Tx_Descriptors+0x310>
 8002b06:	ea05 0909 	and.w	r9, r5, r9
 8002b0a:	69cd      	ldr	r5, [r1, #28]
 8002b0c:	ea49 0505 	orr.w	r5, r9, r5
 8002b10:	60dd      	str	r5, [r3, #12]
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002b12:	68dd      	ldr	r5, [r3, #12]
 8002b14:	f445 2580 	orr.w	r5, r5, #262144	; 0x40000
 8002b18:	60dd      	str	r5, [r3, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002b1a:	68dd      	ldr	r5, [r3, #12]
 8002b1c:	eba6 0b0a 	sub.w	fp, r6, sl
  while (txbuffer->next != NULL)
 8002b20:	f8d4 9008 	ldr.w	r9, [r4, #8]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002b24:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8002b28:	60dd      	str	r5, [r3, #12]
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002b2a:	68dc      	ldr	r4, [r3, #12]
 8002b2c:	f024 4480 	bic.w	r4, r4, #1073741824	; 0x40000000
 8002b30:	60dc      	str	r4, [r3, #12]
  while (txbuffer->next != NULL)
 8002b32:	f1b9 0f00 	cmp.w	r9, #0
 8002b36:	f000 8087 	beq.w	8002c48 <ETH_Prepare_Tx_Descriptors+0x314>
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002b3a:	1c55      	adds	r5, r2, #1
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002b3c:	68dc      	ldr	r4, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002b3e:	2d03      	cmp	r5, #3
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002b40:	f024 5480 	bic.w	r4, r4, #268435456	; 0x10000000
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002b44:	bf8c      	ite	hi
 8002b46:	3a03      	subhi	r2, #3
 8002b48:	462a      	movls	r2, r5
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002b4a:	60dc      	str	r4, [r3, #12]
 8002b4c:	eb00 0582 	add.w	r5, r0, r2, lsl #2
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002b50:	69ab      	ldr	r3, [r5, #24]
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002b52:	68dc      	ldr	r4, [r3, #12]
 8002b54:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
 8002b58:	60dc      	str	r4, [r3, #12]
    if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002b5a:	68dc      	ldr	r4, [r3, #12]
 8002b5c:	2c00      	cmp	r4, #0
 8002b5e:	db36      	blt.n	8002bce <ETH_Prepare_Tx_Descriptors+0x29a>
 8002b60:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8002b62:	2c00      	cmp	r4, #0
 8002b64:	d133      	bne.n	8002bce <ETH_Prepare_Tx_Descriptors+0x29a>
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002b66:	f8d9 4000 	ldr.w	r4, [r9]
    descnbr += 1U;
 8002b6a:	3601      	adds	r6, #1
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002b6c:	f8d9 b004 	ldr.w	fp, [r9, #4]
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002b70:	601c      	str	r4, [r3, #0]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002b72:	689d      	ldr	r5, [r3, #8]
    if (txbuffer->next != NULL)
 8002b74:	f8d9 4008 	ldr.w	r4, [r9, #8]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002b78:	ea05 050c 	and.w	r5, r5, ip
 8002b7c:	ea45 050b 	orr.w	r5, r5, fp
 8002b80:	609d      	str	r5, [r3, #8]
    if (txbuffer->next != NULL)
 8002b82:	b1f4      	cbz	r4, 8002bc2 <ETH_Prepare_Tx_Descriptors+0x28e>
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002b84:	e9d4 5900 	ldrd	r5, r9, [r4]
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002b88:	605d      	str	r5, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002b8a:	689d      	ldr	r5, [r3, #8]
 8002b8c:	403d      	ands	r5, r7
 8002b8e:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8002b92:	609d      	str	r5, [r3, #8]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002b94:	68dd      	ldr	r5, [r3, #12]
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002b96:	f1b8 0f00 	cmp.w	r8, #0
 8002b9a:	d1b2      	bne.n	8002b02 <ETH_Prepare_Tx_Descriptors+0x1ce>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002b9c:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8002c40 <ETH_Prepare_Tx_Descriptors+0x30c>
 8002ba0:	ea05 0909 	and.w	r9, r5, r9
 8002ba4:	684d      	ldr	r5, [r1, #4]
 8002ba6:	ea49 0505 	orr.w	r5, r9, r5
 8002baa:	60dd      	str	r5, [r3, #12]
      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002bac:	9d00      	ldr	r5, [sp, #0]
 8002bae:	2d00      	cmp	r5, #0
 8002bb0:	d0b3      	beq.n	8002b1a <ETH_Prepare_Tx_Descriptors+0x1e6>
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002bb2:	68dd      	ldr	r5, [r3, #12]
 8002bb4:	f425 3940 	bic.w	r9, r5, #196608	; 0x30000
 8002bb8:	694d      	ldr	r5, [r1, #20]
 8002bba:	ea49 0505 	orr.w	r5, r9, r5
 8002bbe:	60dd      	str	r5, [r3, #12]
 8002bc0:	e7ab      	b.n	8002b1a <ETH_Prepare_Tx_Descriptors+0x1e6>
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002bc2:	605c      	str	r4, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002bc4:	464c      	mov	r4, r9
 8002bc6:	689d      	ldr	r5, [r3, #8]
 8002bc8:	403d      	ands	r5, r7
 8002bca:	609d      	str	r5, [r3, #8]
 8002bcc:	e7e2      	b.n	8002b94 <ETH_Prepare_Tx_Descriptors+0x260>
 8002bce:	9c01      	ldr	r4, [sp, #4]
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002bd0:	4673      	mov	r3, lr
      for(idx = 0; idx < descnbr; idx ++)
 8002bd2:	2e00      	cmp	r6, #0
 8002bd4:	f43f aebd 	beq.w	8002952 <ETH_Prepare_Tx_Descriptors+0x1e>
 8002bd8:	2100      	movs	r1, #0
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002bda:	1c65      	adds	r5, r4, #1
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002bdc:	68da      	ldr	r2, [r3, #12]
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002bde:	3c03      	subs	r4, #3
      for(idx = 0; idx < descnbr; idx ++)
 8002be0:	3101      	adds	r1, #1
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002be2:	2d03      	cmp	r5, #3
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002be4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002be8:	bf98      	it	ls
 8002bea:	462c      	movls	r4, r5
 8002bec:	60da      	str	r2, [r3, #12]
      for(idx = 0; idx < descnbr; idx ++)
 8002bee:	42b1      	cmp	r1, r6
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002bf0:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8002bf4:	699b      	ldr	r3, [r3, #24]
      for(idx = 0; idx < descnbr; idx ++)
 8002bf6:	d1f0      	bne.n	8002bda <ETH_Prepare_Tx_Descriptors+0x2a6>
 8002bf8:	e6ab      	b.n	8002952 <ETH_Prepare_Tx_Descriptors+0x1e>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002bfa:	f8d3 900c 	ldr.w	r9, [r3, #12]
 8002bfe:	4f10      	ldr	r7, [pc, #64]	; (8002c40 <ETH_Prepare_Tx_Descriptors+0x30c>)
 8002c00:	684a      	ldr	r2, [r1, #4]
 8002c02:	ea09 0707 	and.w	r7, r9, r7
 8002c06:	4317      	orrs	r7, r2
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002c08:	07ea      	lsls	r2, r5, #31
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002c0a:	60df      	str	r7, [r3, #12]
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002c0c:	d506      	bpl.n	8002c1c <ETH_Prepare_Tx_Descriptors+0x2e8>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002c0e:	68df      	ldr	r7, [r3, #12]
 8002c10:	694a      	ldr	r2, [r1, #20]
 8002c12:	f427 3840 	bic.w	r8, r7, #196608	; 0x30000
 8002c16:	ea48 0702 	orr.w	r7, r8, r2
 8002c1a:	60df      	str	r7, [r3, #12]
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8002c1c:	06af      	lsls	r7, r5, #26
 8002c1e:	f57f af3c 	bpl.w	8002a9a <ETH_Prepare_Tx_Descriptors+0x166>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8002c22:	68df      	ldr	r7, [r3, #12]
 8002c24:	690a      	ldr	r2, [r1, #16]
 8002c26:	f027 6840 	bic.w	r8, r7, #201326592	; 0xc000000
 8002c2a:	ea48 0702 	orr.w	r7, r8, r2
 8002c2e:	60df      	str	r7, [r3, #12]
 8002c30:	e733      	b.n	8002a9a <ETH_Prepare_Tx_Descriptors+0x166>
 8002c32:	bf00      	nop
 8002c34:	ffff0000 	.word	0xffff0000
 8002c38:	ffffc000 	.word	0xffffc000
 8002c3c:	c000ffff 	.word	0xc000ffff
 8002c40:	ffff8000 	.word	0xffff8000
 8002c44:	fffc0000 	.word	0xfffc0000
 8002c48:	9201      	str	r2, [sp, #4]
  if(ItMode != ((uint32_t)RESET))
 8002c4a:	9a02      	ldr	r2, [sp, #8]
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002c4c:	6899      	ldr	r1, [r3, #8]
  if(ItMode != ((uint32_t)RESET))
 8002c4e:	b1fa      	cbz	r2, 8002c90 <ETH_Prepare_Tx_Descriptors+0x35c>
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002c50:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8002c54:	6099      	str	r1, [r3, #8]
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002c56:	68d9      	ldr	r1, [r3, #12]
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8002c58:	9a01      	ldr	r2, [sp, #4]
 8002c5a:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002c5c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8002c60:	eb00 0482 	add.w	r4, r0, r2, lsl #2
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002c64:	60d9      	str	r1, [r3, #12]
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8002c66:	62e5      	str	r5, [r4, #44]	; 0x2c
  dmatxdesclist->CurTxDesc = descidx;
 8002c68:	6282      	str	r2, [r0, #40]	; 0x28
  __ASM volatile ("cpsid i" : : : "memory");
 8002c6a:	b672      	cpsid	i
  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8002c6c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002c6e:	3301      	adds	r3, #1
 8002c70:	445b      	add	r3, fp
 8002c72:	6403      	str	r3, [r0, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002c74:	b662      	cpsie	i
  return HAL_ETH_ERROR_NONE;
 8002c76:	2000      	movs	r0, #0
}
 8002c78:	b005      	add	sp, #20
 8002c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002c7e:	605e      	str	r6, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002c80:	4646      	mov	r6, r8
 8002c82:	4f0a      	ldr	r7, [pc, #40]	; (8002cac <ETH_Prepare_Tx_Descriptors+0x378>)
 8002c84:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8002c88:	ea08 0707 	and.w	r7, r8, r7
 8002c8c:	609f      	str	r7, [r3, #8]
 8002c8e:	e6eb      	b.n	8002a68 <ETH_Prepare_Tx_Descriptors+0x134>
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002c90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002c94:	6099      	str	r1, [r3, #8]
 8002c96:	e7de      	b.n	8002c56 <ETH_Prepare_Tx_Descriptors+0x322>
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002c98:	f8de 300c 	ldr.w	r3, [lr, #12]
      return HAL_ETH_ERROR_BUSY;
 8002c9c:	2002      	movs	r0, #2
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002c9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ca2:	f8ce 300c 	str.w	r3, [lr, #12]
      return HAL_ETH_ERROR_BUSY;
 8002ca6:	e655      	b.n	8002954 <ETH_Prepare_Tx_Descriptors+0x20>
  while (txbuffer->next != NULL)
 8002ca8:	46cb      	mov	fp, r9
 8002caa:	e7ce      	b.n	8002c4a <ETH_Prepare_Tx_Descriptors+0x316>
 8002cac:	c000ffff 	.word	0xc000ffff

08002cb0 <HAL_ETH_DescAssignMemory>:
  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8002cb0:	b1ba      	cbz	r2, 8002ce2 <HAL_ETH_DescAssignMemory+0x32>
 8002cb2:	2903      	cmp	r1, #3
 8002cb4:	d815      	bhi.n	8002ce2 <HAL_ETH_DescAssignMemory+0x32>
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8002cb6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8002cba:	6c41      	ldr	r1, [r0, #68]	; 0x44
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8002cbc:	600a      	str	r2, [r1, #0]
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002cbe:	68c8      	ldr	r0, [r1, #12]
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8002cc0:	610a      	str	r2, [r1, #16]
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002cc2:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8002cc6:	60c8      	str	r0, [r1, #12]
  if(pBuffer2 != NULL)
 8002cc8:	b12b      	cbz	r3, 8002cd6 <HAL_ETH_DescAssignMemory+0x26>
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8002cca:	608b      	str	r3, [r1, #8]
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002ccc:	68ca      	ldr	r2, [r1, #12]
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8002cce:	614b      	str	r3, [r1, #20]
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002cd0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002cd4:	60ca      	str	r2, [r1, #12]
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002cd6:	68cb      	ldr	r3, [r1, #12]
  return HAL_OK;
 8002cd8:	2000      	movs	r0, #0
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002cda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002cde:	60cb      	str	r3, [r1, #12]
}
 8002ce0:	4770      	bx	lr
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	6743      	str	r3, [r0, #116]	; 0x74
    return HAL_ERROR;
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop

08002cec <HAL_ETH_Start_IT>:
  if(heth->gState == HAL_ETH_STATE_READY)
 8002cec:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002cee:	2b10      	cmp	r3, #16
 8002cf0:	d001      	beq.n	8002cf6 <HAL_ETH_Start_IT+0xa>
    return HAL_ERROR;
 8002cf2:	2001      	movs	r0, #1
}
 8002cf4:	4770      	bx	lr
{
 8002cf6:	b470      	push	{r4, r5, r6}
    heth->gState = HAL_ETH_STATE_BUSY;
 8002cf8:	2323      	movs	r3, #35	; 0x23
 8002cfa:	4601      	mov	r1, r0
 8002cfc:	f100 0244 	add.w	r2, r0, #68	; 0x44
 8002d00:	f100 0454 	add.w	r4, r0, #84	; 0x54
 8002d04:	66c3      	str	r3, [r0, #108]	; 0x6c
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002d06:	f852 0b04 	ldr.w	r0, [r2], #4
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002d0a:	68c3      	ldr	r3, [r0, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002d0c:	42a2      	cmp	r2, r4
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002d0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002d12:	60c3      	str	r3, [r0, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002d14:	d1f7      	bne.n	8002d06 <HAL_ETH_Start_IT+0x1a>
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002d16:	680b      	ldr	r3, [r1, #0]
    heth->RxDescList.ItMode = 1U;
 8002d18:	2401      	movs	r4, #1
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002d1a:	f241 1004 	movw	r0, #4356	; 0x1104
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002d1e:	f241 1608 	movw	r6, #4360	; 0x1108
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002d22:	681a      	ldr	r2, [r3, #0]
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8002d24:	f503 558b 	add.w	r5, r3, #4448	; 0x1160
    heth->RxDescList.ItMode = 1U;
 8002d28:	664c      	str	r4, [r1, #100]	; 0x64
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d2a:	f241 1434 	movw	r4, #4404	; 0x1134
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002d2e:	f042 0202 	orr.w	r2, r2, #2
 8002d32:	601a      	str	r2, [r3, #0]
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	f042 0201 	orr.w	r2, r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8002d3c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8002d40:	f042 0201 	orr.w	r2, r2, #1
 8002d44:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002d48:	581a      	ldr	r2, [r3, r0]
 8002d4a:	f042 0201 	orr.w	r2, r2, #1
 8002d4e:	501a      	str	r2, [r3, r0]
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d50:	f24d 0241 	movw	r2, #53313	; 0xd041
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002d54:	5998      	ldr	r0, [r3, r6]
 8002d56:	f040 0001 	orr.w	r0, r0, #1
 8002d5a:	5198      	str	r0, [r3, r6]
    heth->gState = HAL_ETH_STATE_READY;
 8002d5c:	2610      	movs	r6, #16
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8002d5e:	6828      	ldr	r0, [r5, #0]
 8002d60:	f440 7081 	orr.w	r0, r0, #258	; 0x102
 8002d64:	6028      	str	r0, [r5, #0]
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8002d66:	2522      	movs	r5, #34	; 0x22
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d68:	5918      	ldr	r0, [r3, r4]
 8002d6a:	4302      	orrs	r2, r0
    return HAL_OK;
 8002d6c:	2000      	movs	r0, #0
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d6e:	511a      	str	r2, [r3, r4]
    heth->gState = HAL_ETH_STATE_READY;
 8002d70:	66ce      	str	r6, [r1, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8002d72:	670d      	str	r5, [r1, #112]	; 0x70
}
 8002d74:	bc70      	pop	{r4, r5, r6}
 8002d76:	4770      	bx	lr

08002d78 <HAL_ETH_Stop_IT>:
  if(heth->gState != HAL_ETH_STATE_RESET)
 8002d78:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d037      	beq.n	8002dee <HAL_ETH_Stop_IT+0x76>
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d7e:	4602      	mov	r2, r0
 8002d80:	491c      	ldr	r1, [pc, #112]	; (8002df4 <HAL_ETH_Stop_IT+0x7c>)
{
 8002d82:	b4f0      	push	{r4, r5, r6, r7}
    heth->gState = HAL_ETH_STATE_BUSY;
 8002d84:	2423      	movs	r4, #35	; 0x23
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d86:	f852 3b44 	ldr.w	r3, [r2], #68
 8002d8a:	f241 1734 	movw	r7, #4404	; 0x1134
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002d8e:	f241 1604 	movw	r6, #4356	; 0x1104
    heth->gState = HAL_ETH_STATE_BUSY;
 8002d92:	66c4      	str	r4, [r0, #108]	; 0x6c
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002d94:	f241 1508 	movw	r5, #4360	; 0x1108
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8002d98:	59dc      	ldr	r4, [r3, r7]
 8002d9a:	4021      	ands	r1, r4
 8002d9c:	f100 0454 	add.w	r4, r0, #84	; 0x54
 8002da0:	51d9      	str	r1, [r3, r7]
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002da2:	5999      	ldr	r1, [r3, r6]
 8002da4:	f021 0101 	bic.w	r1, r1, #1
 8002da8:	5199      	str	r1, [r3, r6]
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002daa:	5959      	ldr	r1, [r3, r5]
 8002dac:	f021 0101 	bic.w	r1, r1, #1
 8002db0:	5159      	str	r1, [r3, r5]
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8002db2:	6819      	ldr	r1, [r3, #0]
 8002db4:	f021 0101 	bic.w	r1, r1, #1
 8002db8:	6019      	str	r1, [r3, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8002dba:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 8002dbe:	f041 0101 	orr.w	r1, r1, #1
 8002dc2:	f8c3 1d00 	str.w	r1, [r3, #3328]	; 0xd00
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002dc6:	6819      	ldr	r1, [r3, #0]
 8002dc8:	f021 0102 	bic.w	r1, r1, #2
 8002dcc:	6019      	str	r1, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002dce:	f852 1b04 	ldr.w	r1, [r2], #4
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002dd2:	68cb      	ldr	r3, [r1, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002dd4:	42a2      	cmp	r2, r4
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002dd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002dda:	60cb      	str	r3, [r1, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002ddc:	d1f7      	bne.n	8002dce <HAL_ETH_Stop_IT+0x56>
    heth->gState = HAL_ETH_STATE_READY;
 8002dde:	2110      	movs	r1, #16
    heth->RxDescList.ItMode = 0U;
 8002de0:	2200      	movs	r2, #0
    heth->gState = HAL_ETH_STATE_READY;
 8002de2:	66c1      	str	r1, [r0, #108]	; 0x6c
    heth->RxDescList.ItMode = 0U;
 8002de4:	6642      	str	r2, [r0, #100]	; 0x64
    heth->RxState = HAL_ETH_STATE_READY;
 8002de6:	6701      	str	r1, [r0, #112]	; 0x70
}
 8002de8:	4610      	mov	r0, r2
 8002dea:	bcf0      	pop	{r4, r5, r6, r7}
 8002dec:	4770      	bx	lr
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	4770      	bx	lr
 8002df4:	ffff2fbe 	.word	0xffff2fbe

08002df8 <HAL_ETH_Transmit>:
{
 8002df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dfa:	4603      	mov	r3, r0
  if(pTxConfig == NULL)
 8002dfc:	b121      	cbz	r1, 8002e08 <HAL_ETH_Transmit+0x10>
  if(heth->gState == HAL_ETH_STATE_READY)
 8002dfe:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
 8002e00:	2c10      	cmp	r4, #16
 8002e02:	d006      	beq.n	8002e12 <HAL_ETH_Transmit+0x1a>
    return HAL_ERROR;
 8002e04:	2001      	movs	r0, #1
}
 8002e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002e08:	6f42      	ldr	r2, [r0, #116]	; 0x74
    return HAL_ERROR;
 8002e0a:	2001      	movs	r0, #1
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002e0c:	4302      	orrs	r2, r0
 8002e0e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e12:	4615      	mov	r5, r2
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8002e14:	2200      	movs	r2, #0
 8002e16:	4604      	mov	r4, r0
 8002e18:	f7ff fd8c 	bl	8002934 <ETH_Prepare_Tx_Descriptors>
 8002e1c:	bb00      	cbnz	r0, 8002e60 <HAL_ETH_Transmit+0x68>
    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002e1e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002e20:	1c53      	adds	r3, r2, #1
    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002e22:	1d91      	adds	r1, r2, #6
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002e24:	2b03      	cmp	r3, #3
    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002e26:	f854 6021 	ldr.w	r6, [r4, r1, lsl #2]
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002e2a:	bf88      	it	hi
 8002e2c:	1ed3      	subhi	r3, r2, #3
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8002e2e:	6822      	ldr	r2, [r4, #0]
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002e30:	62a3      	str	r3, [r4, #40]	; 0x28
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8002e32:	3306      	adds	r3, #6
 8002e34:	f502 5289 	add.w	r2, r2, #4384	; 0x1120
 8002e38:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8002e3c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002e3e:	f7fe fc1f 	bl	8001680 <HAL_GetTick>
 8002e42:	4607      	mov	r7, r0
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8002e44:	e007      	b.n	8002e56 <HAL_ETH_Transmit+0x5e>
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002e4c:	6819      	ldr	r1, [r3, #0]
 8002e4e:	04ca      	lsls	r2, r1, #19
 8002e50:	d40c      	bmi.n	8002e6c <HAL_ETH_Transmit+0x74>
      if(Timeout != HAL_MAX_DELAY)
 8002e52:	1c6b      	adds	r3, r5, #1
 8002e54:	d114      	bne.n	8002e80 <HAL_ETH_Transmit+0x88>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8002e56:	68f3      	ldr	r3, [r6, #12]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	dbf4      	blt.n	8002e46 <HAL_ETH_Transmit+0x4e>
    return HAL_OK;
 8002e5c:	2000      	movs	r0, #0
}
 8002e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002e60:	6f63      	ldr	r3, [r4, #116]	; 0x74
      return HAL_ERROR;
 8002e62:	2001      	movs	r0, #1
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002e64:	f043 0302 	orr.w	r3, r3, #2
 8002e68:	6763      	str	r3, [r4, #116]	; 0x74
}
 8002e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002e6c:	6f62      	ldr	r2, [r4, #116]	; 0x74
        heth->gState = HAL_ETH_STATE_ERROR;
 8002e6e:	21e0      	movs	r1, #224	; 0xe0
        return HAL_ERROR;
 8002e70:	2001      	movs	r0, #1
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002e72:	f042 0208 	orr.w	r2, r2, #8
 8002e76:	6762      	str	r2, [r4, #116]	; 0x74
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	67a3      	str	r3, [r4, #120]	; 0x78
        heth->gState = HAL_ETH_STATE_ERROR;
 8002e7c:	66e1      	str	r1, [r4, #108]	; 0x6c
}
 8002e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8002e80:	f7fe fbfe 	bl	8001680 <HAL_GetTick>
 8002e84:	1bc0      	subs	r0, r0, r7
 8002e86:	42a8      	cmp	r0, r5
 8002e88:	d801      	bhi.n	8002e8e <HAL_ETH_Transmit+0x96>
 8002e8a:	2d00      	cmp	r5, #0
 8002e8c:	d1e3      	bne.n	8002e56 <HAL_ETH_Transmit+0x5e>
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8002e8e:	6f63      	ldr	r3, [r4, #116]	; 0x74
          heth->gState = HAL_ETH_STATE_ERROR;
 8002e90:	22e0      	movs	r2, #224	; 0xe0
          return HAL_ERROR;
 8002e92:	2001      	movs	r0, #1
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8002e94:	f043 0304 	orr.w	r3, r3, #4
 8002e98:	6763      	str	r3, [r4, #116]	; 0x74
          heth->gState = HAL_ETH_STATE_ERROR;
 8002e9a:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8002e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e9e:	bf00      	nop

08002ea0 <HAL_ETH_IsRxDataAvailable>:
  if(dmarxdesclist->AppDescNbr != 0U)
 8002ea0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002ea2:	2a00      	cmp	r2, #0
 8002ea4:	d168      	bne.n	8002f78 <HAL_ETH_IsRxDataAvailable+0xd8>
 8002ea6:	4601      	mov	r1, r0
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8002ea8:	6d40      	ldr	r0, [r0, #84]	; 0x54
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002eaa:	eb01 0380 	add.w	r3, r1, r0, lsl #2
{
 8002eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8002eb4:	4617      	mov	r7, r2
 8002eb6:	4616      	mov	r6, r2
  uint32_t descscancnt = 0;
 8002eb8:	4614      	mov	r4, r2
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8002eba:	2c04      	cmp	r4, #4
 8002ebc:	68dd      	ldr	r5, [r3, #12]
 8002ebe:	d018      	beq.n	8002ef2 <HAL_ETH_IsRxDataAvailable+0x52>
 8002ec0:	2d00      	cmp	r5, #0
 8002ec2:	db16      	blt.n	8002ef2 <HAL_ETH_IsRxDataAvailable+0x52>
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8002ec4:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    descscancnt++;
 8002ec8:	3401      	adds	r4, #1
 8002eca:	1c45      	adds	r5, r0, #1
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8002ecc:	f01c 5f80 	tst.w	ip, #268435456	; 0x10000000
 8002ed0:	d154      	bne.n	8002f7c <HAL_ETH_IsRxDataAvailable+0xdc>
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	d545      	bpl.n	8002f64 <HAL_ETH_IsRxDataAvailable+0xc4>
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002ed8:	2d03      	cmp	r5, #3
 8002eda:	4607      	mov	r7, r0
      appdesccnt = 1U;
 8002edc:	f04f 0601 	mov.w	r6, #1
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002ee0:	bf88      	it	hi
 8002ee2:	1ec5      	subhi	r5, r0, #3
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8002ee4:	2c04      	cmp	r4, #4
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002ee6:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8002eea:	4628      	mov	r0, r5
 8002eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8002eee:	68dd      	ldr	r5, [r3, #12]
 8002ef0:	d1e6      	bne.n	8002ec0 <HAL_ETH_IsRxDataAvailable+0x20>
  if(appdesccnt > 0U)
 8002ef2:	2e00      	cmp	r6, #0
 8002ef4:	d032      	beq.n	8002f5c <HAL_ETH_IsRxDataAvailable+0xbc>
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002ef6:	eb01 0387 	add.w	r3, r1, r7, lsl #2
      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8002efa:	f8d1 8064 	ldr.w	r8, [r1, #100]	; 0x64
 8002efe:	f106 3eff 	add.w	lr, r6, #4294967295
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002f02:	f04f 7c80 	mov.w	ip, #16777216	; 0x1000000
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 8002f08:	e9c1 0715 	strd	r0, r7, [r1, #84]	; 0x54
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8002f0c:	e9d3 5004 	ldrd	r5, r0, [r3, #16]
        INCR_RX_DESC_INDEX(descidx, 1U);
 8002f10:	1c7c      	adds	r4, r7, #1
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8002f12:	601d      	str	r5, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002f14:	f8c3 c00c 	str.w	ip, [r3, #12]
      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8002f18:	b120      	cbz	r0, 8002f24 <HAL_ETH_IsRxDataAvailable+0x84>
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8002f1a:	6098      	str	r0, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002f1c:	68d8      	ldr	r0, [r3, #12]
 8002f1e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8002f22:	60d8      	str	r0, [r3, #12]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002f24:	68d8      	ldr	r0, [r3, #12]
 8002f26:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002f2a:	60d8      	str	r0, [r3, #12]
      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8002f2c:	f1b8 0f00 	cmp.w	r8, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_ETH_IsRxDataAvailable+0x9a>
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002f32:	68d8      	ldr	r0, [r3, #12]
 8002f34:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8002f38:	60d8      	str	r0, [r3, #12]
      if(descscancnt < (appdesccnt - 1U))
 8002f3a:	4596      	cmp	lr, r2
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8002f3c:	f102 0201 	add.w	r2, r2, #1
      if(descscancnt < (appdesccnt - 1U))
 8002f40:	d906      	bls.n	8002f50 <HAL_ETH_IsRxDataAvailable+0xb0>
        INCR_RX_DESC_INDEX(descidx, 1U);
 8002f42:	2c03      	cmp	r4, #3
 8002f44:	bf88      	it	hi
 8002f46:	1efc      	subhi	r4, r7, #3
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f48:	eb01 0384 	add.w	r3, r1, r4, lsl #2
 8002f4c:	4627      	mov	r7, r4
 8002f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8002f50:	4296      	cmp	r6, r2
 8002f52:	d1db      	bne.n	8002f0c <HAL_ETH_IsRxDataAvailable+0x6c>
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8002f54:	6808      	ldr	r0, [r1, #0]
 8002f56:	f241 1228 	movw	r2, #4392	; 0x1128
 8002f5a:	5083      	str	r3, [r0, r2]
  dmarxdesclist->AppDescNbr = 0U;
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	65c8      	str	r0, [r1, #92]	; 0x5c
}
 8002f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002f64:	2d03      	cmp	r5, #3
      appdesccnt += 1U;
 8002f66:	f106 0601 	add.w	r6, r6, #1
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002f6a:	bf8c      	ite	hi
 8002f6c:	3803      	subhi	r0, #3
 8002f6e:	4628      	movls	r0, r5
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f70:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 8002f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f76:	e7a0      	b.n	8002eba <HAL_ETH_IsRxDataAvailable+0x1a>
    return 0;
 8002f78:	2000      	movs	r0, #0
}
 8002f7a:	4770      	bx	lr
      appdesccnt += 1U;
 8002f7c:	3601      	adds	r6, #1
 8002f7e:	2e01      	cmp	r6, #1
 8002f80:	bf08      	it	eq
 8002f82:	4607      	moveq	r7, r0
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002f84:	2d03      	cmp	r5, #3
 8002f86:	bf88      	it	hi
 8002f88:	1ec5      	subhi	r5, r0, #3
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f8a:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	2a00      	cmp	r2, #0
 8002f94:	db09      	blt.n	8002faa <HAL_ETH_IsRxDataAvailable+0x10a>
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	005a      	lsls	r2, r3, #1
 8002f9a:	d506      	bpl.n	8002faa <HAL_ETH_IsRxDataAvailable+0x10a>
          dmarxdesclist->AppContextDesc = 1;
 8002f9c:	2201      	movs	r2, #1
          INCR_RX_DESC_INDEX(descidx, 1U);
 8002f9e:	18ab      	adds	r3, r5, r2
          dmarxdesclist->AppContextDesc = 1;
 8002fa0:	660a      	str	r2, [r1, #96]	; 0x60
          INCR_RX_DESC_INDEX(descidx, 1U);
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	bf8c      	ite	hi
 8002fa6:	3d03      	subhi	r5, #3
 8002fa8:	461d      	movls	r5, r3
      dmarxdesclist->CurRxDesc = descidx;
 8002faa:	654d      	str	r5, [r1, #84]	; 0x54
      return 1;
 8002fac:	2001      	movs	r0, #1
      dmarxdesclist->AppDescNbr = appdesccnt;
 8002fae:	e9c1 7616 	strd	r7, r6, [r1, #88]	; 0x58
      return 1;
 8002fb2:	e7d5      	b.n	8002f60 <HAL_ETH_IsRxDataAvailable+0xc0>

08002fb4 <HAL_ETH_GetRxDataBuffer>:
{
 8002fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb6:	4606      	mov	r6, r0
  if(rxbuff == NULL)
 8002fb8:	2900      	cmp	r1, #0
 8002fba:	d048      	beq.n	800304e <HAL_ETH_GetRxDataBuffer+0x9a>
  if(dmarxdesclist->AppDescNbr == 0U)
 8002fbc:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8002fbe:	460c      	mov	r4, r1
 8002fc0:	2d00      	cmp	r5, #0
 8002fc2:	d036      	beq.n	8003032 <HAL_ETH_GetRxDataBuffer+0x7e>
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8002fc4:	6d82      	ldr	r2, [r0, #88]	; 0x58
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002fc6:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8002fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8002fcc:	3d01      	subs	r5, #1
 8002fce:	f8d6 e014 	ldr.w	lr, [r6, #20]
 8002fd2:	d01a      	beq.n	800300a <HAL_ETH_GetRxDataBuffer+0x56>
 8002fd4:	2100      	movs	r1, #0
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8002fd6:	f8d3 c010 	ldr.w	ip, [r3, #16]
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002fda:	1c50      	adds	r0, r2, #1
    if(dmarxdesc->BackupAddr1 != 0U)
 8002fdc:	695f      	ldr	r7, [r3, #20]
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002fde:	3a03      	subs	r2, #3
    rxbuff->len =  heth->Init.RxBuffLen;
 8002fe0:	e9c4 ce00 	strd	ip, lr, [r4]
 8002fe4:	68a4      	ldr	r4, [r4, #8]
    if(dmarxdesc->BackupAddr1 != 0U)
 8002fe6:	b11f      	cbz	r7, 8002ff0 <HAL_ETH_GetRxDataBuffer+0x3c>
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8002fe8:	695f      	ldr	r7, [r3, #20]
 8002fea:	e9c4 7e00 	strd	r7, lr, [r4]
 8002fee:	68a4      	ldr	r4, [r4, #8]
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002ff0:	2803      	cmp	r0, #3
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8002ff2:	f101 0101 	add.w	r1, r1, #1
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 8002ff6:	68df      	ldr	r7, [r3, #12]
 8002ff8:	bf98      	it	ls
 8002ffa:	4602      	movls	r2, r0
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8002ffc:	42a9      	cmp	r1, r5
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002ffe:	eb06 0382 	add.w	r3, r6, r2, lsl #2
 8003002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8003004:	d1e7      	bne.n	8002fd6 <HAL_ETH_GetRxDataBuffer+0x22>
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 8003006:	f3c7 050e 	ubfx	r5, r7, #0, #15
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 800300a:	68da      	ldr	r2, [r3, #12]
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 800300c:	6919      	ldr	r1, [r3, #16]
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 800300e:	f3c2 020e 	ubfx	r2, r2, #0, #15
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8003012:	6021      	str	r1, [r4, #0]
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8003014:	1b55      	subs	r5, r2, r5
  if(lastdesclen <= heth->Init.RxBuffLen)
 8003016:	4575      	cmp	r5, lr
 8003018:	d916      	bls.n	8003048 <HAL_ETH_GetRxDataBuffer+0x94>
  else if(dmarxdesc->BackupAddr1 != 0U)
 800301a:	695a      	ldr	r2, [r3, #20]
 800301c:	b192      	cbz	r2, 8003044 <HAL_ETH_GetRxDataBuffer+0x90>
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 800301e:	695a      	ldr	r2, [r3, #20]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 8003020:	eba5 050e 	sub.w	r5, r5, lr
    rxbuff = rxbuff->next;
 8003024:	68a3      	ldr	r3, [r4, #8]
  return HAL_OK;
 8003026:	2000      	movs	r0, #0
    rxbuff->len = heth->Init.RxBuffLen;
 8003028:	f8c4 e004 	str.w	lr, [r4, #4]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 800302c:	e9c3 2500 	strd	r2, r5, [r3]
}
 8003030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8003032:	f7ff ff35 	bl	8002ea0 <HAL_ETH_IsRxDataAvailable>
 8003036:	b128      	cbz	r0, 8003044 <HAL_ETH_GetRxDataBuffer+0x90>
 8003038:	e9d6 2516 	ldrd	r2, r5, [r6, #88]	; 0x58
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800303c:	eb06 0382 	add.w	r3, r6, r2, lsl #2
 8003040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003042:	e7c3      	b.n	8002fcc <HAL_ETH_GetRxDataBuffer+0x18>
      return HAL_ERROR;
 8003044:	2001      	movs	r0, #1
}
 8003046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rxbuff->len = lastdesclen;
 8003048:	6065      	str	r5, [r4, #4]
  return HAL_OK;
 800304a:	2000      	movs	r0, #0
}
 800304c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800304e:	2001      	movs	r0, #1
 8003050:	6770      	str	r0, [r6, #116]	; 0x74
}
 8003052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003054 <HAL_ETH_GetRxDataLength>:
{
 8003054:	b570      	push	{r4, r5, r6, lr}
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8003056:	e9d0 5316 	ldrd	r5, r3, [r0, #88]	; 0x58
{
 800305a:	4604      	mov	r4, r0
 800305c:	460e      	mov	r6, r1
  if(dmarxdesclist->AppDescNbr == 0U)
 800305e:	b16b      	cbz	r3, 800307c <HAL_ETH_GetRxDataLength+0x28>
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 8003060:	442b      	add	r3, r5
  return HAL_OK;
 8003062:	2000      	movs	r0, #0
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 8003064:	1e5a      	subs	r2, r3, #1
 8003066:	2a03      	cmp	r2, #3
 8003068:	bf88      	it	hi
 800306a:	1f5a      	subhi	r2, r3, #5
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800306c:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8003070:	6c63      	ldr	r3, [r4, #68]	; 0x44
  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003078:	6033      	str	r3, [r6, #0]
}
 800307a:	bd70      	pop	{r4, r5, r6, pc}
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800307c:	f7ff ff10 	bl	8002ea0 <HAL_ETH_IsRxDataAvailable>
 8003080:	b108      	cbz	r0, 8003086 <HAL_ETH_GetRxDataLength+0x32>
 8003082:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003084:	e7ec      	b.n	8003060 <HAL_ETH_GetRxDataLength+0xc>
      return HAL_ERROR;
 8003086:	2001      	movs	r0, #1
}
 8003088:	bd70      	pop	{r4, r5, r6, pc}
 800308a:	bf00      	nop

0800308c <HAL_ETH_BuildRxDescriptors>:
{
 800308c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 800308e:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
  if(dmarxdesclist->AppDescNbr == 0U)
 8003090:	2d00      	cmp	r5, #0
 8003092:	d03e      	beq.n	8003112 <HAL_ETH_BuildRxDescriptors+0x86>
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 8003094:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(dmarxdesclist->AppContextDesc != 0U)
 8003096:	6e02      	ldr	r2, [r0, #96]	; 0x60
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8003098:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 800309c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  if(dmarxdesclist->AppContextDesc != 0U)
 800309e:	2a00      	cmp	r2, #0
 80030a0:	d134      	bne.n	800310c <HAL_ETH_BuildRxDescriptors+0x80>
    if(dmarxdesclist->ItMode != 0U)
 80030a2:	f8d0 e064 	ldr.w	lr, [r0, #100]	; 0x64
 80030a6:	f105 3cff 	add.w	ip, r5, #4294967295
 80030aa:	2200      	movs	r2, #0
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80030ac:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80030b0:	6919      	ldr	r1, [r3, #16]
      INCR_RX_DESC_INDEX(descindex, 1U);
 80030b2:	1c66      	adds	r6, r4, #1
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80030b4:	6019      	str	r1, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80030b6:	60df      	str	r7, [r3, #12]
    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 80030b8:	6959      	ldr	r1, [r3, #20]
 80030ba:	b129      	cbz	r1, 80030c8 <HAL_ETH_BuildRxDescriptors+0x3c>
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 80030bc:	6959      	ldr	r1, [r3, #20]
 80030be:	6099      	str	r1, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80030c0:	68d9      	ldr	r1, [r3, #12]
 80030c2:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 80030c6:	60d9      	str	r1, [r3, #12]
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80030c8:	68d9      	ldr	r1, [r3, #12]
 80030ca:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80030ce:	60d9      	str	r1, [r3, #12]
    if(dmarxdesclist->ItMode != 0U)
 80030d0:	f1be 0f00 	cmp.w	lr, #0
 80030d4:	d003      	beq.n	80030de <HAL_ETH_BuildRxDescriptors+0x52>
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80030d6:	68d9      	ldr	r1, [r3, #12]
 80030d8:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80030dc:	60d9      	str	r1, [r3, #12]
    if(descscan < (totalappdescnbr - 1U))
 80030de:	4594      	cmp	ip, r2
 80030e0:	d907      	bls.n	80030f2 <HAL_ETH_BuildRxDescriptors+0x66>
      INCR_RX_DESC_INDEX(descindex, 1U);
 80030e2:	2e03      	cmp	r6, #3
 80030e4:	f1a4 0403 	sub.w	r4, r4, #3
 80030e8:	bf98      	it	ls
 80030ea:	4634      	movls	r4, r6
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80030ec:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 80030f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 80030f2:	3201      	adds	r2, #1
 80030f4:	42aa      	cmp	r2, r5
 80030f6:	d3db      	bcc.n	80030b0 <HAL_ETH_BuildRxDescriptors+0x24>
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80030f8:	6804      	ldr	r4, [r0, #0]
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80030fa:	2200      	movs	r2, #0
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80030fc:	f241 1128 	movw	r1, #4392	; 0x1128
 8003100:	5063      	str	r3, [r4, r1]
  return HAL_OK;
 8003102:	4613      	mov	r3, r2
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8003104:	e9c0 2217 	strd	r2, r2, [r0, #92]	; 0x5c
}
 8003108:	4618      	mov	r0, r3
 800310a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800310c:	3501      	adds	r5, #1
 800310e:	d1c8      	bne.n	80030a2 <HAL_ETH_BuildRxDescriptors+0x16>
 8003110:	e7f2      	b.n	80030f8 <HAL_ETH_BuildRxDescriptors+0x6c>
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
}
 8003114:	4618      	mov	r0, r3
 8003116:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003118 <HAL_ETH_TxCpltCallback>:
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop

0800311c <HAL_ETH_DMAErrorCallback>:
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop

08003120 <HAL_ETH_MACErrorCallback>:
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop

08003124 <HAL_ETH_PMTCallback>:
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop

08003128 <HAL_ETH_EEECallback>:
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop

0800312c <HAL_ETH_WakeUpCallback>:
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop

08003130 <HAL_ETH_IRQHandler>:
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8003130:	6803      	ldr	r3, [r0, #0]
 8003132:	f503 528b 	add.w	r2, r3, #4448	; 0x1160
 8003136:	6811      	ldr	r1, [r2, #0]
 8003138:	0649      	lsls	r1, r1, #25
{
 800313a:	b510      	push	{r4, lr}
 800313c:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 800313e:	d504      	bpl.n	800314a <HAL_ETH_IRQHandler+0x1a>
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 8003140:	f241 1134 	movw	r1, #4404	; 0x1134
 8003144:	5859      	ldr	r1, [r3, r1]
 8003146:	0649      	lsls	r1, r1, #25
 8003148:	d47b      	bmi.n	8003242 <HAL_ETH_IRQHandler+0x112>
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 800314a:	6811      	ldr	r1, [r2, #0]
 800314c:	07c9      	lsls	r1, r1, #31
 800314e:	d504      	bpl.n	800315a <HAL_ETH_IRQHandler+0x2a>
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8003150:	f241 1134 	movw	r1, #4404	; 0x1134
 8003154:	5859      	ldr	r1, [r3, r1]
 8003156:	07c8      	lsls	r0, r1, #31
 8003158:	d469      	bmi.n	800322e <HAL_ETH_IRQHandler+0xfe>
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 800315a:	6811      	ldr	r1, [r2, #0]
 800315c:	0449      	lsls	r1, r1, #17
 800315e:	d505      	bpl.n	800316c <HAL_ETH_IRQHandler+0x3c>
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8003160:	f241 1134 	movw	r1, #4404	; 0x1134
 8003164:	5858      	ldr	r0, [r3, r1]
 8003166:	4419      	add	r1, r3
 8003168:	0440      	lsls	r0, r0, #17
 800316a:	d41a      	bmi.n	80031a2 <HAL_ETH_IRQHandler+0x72>
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 800316c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003170:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
 8003174:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8003178:	d02c      	beq.n	80031d4 <HAL_ETH_IRQHandler+0xa4>
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 800317a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800317e:	06d0      	lsls	r0, r2, #27
 8003180:	d437      	bmi.n	80031f2 <HAL_ETH_IRQHandler+0xc2>
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8003182:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003186:	0691      	lsls	r1, r2, #26
 8003188:	d444      	bmi.n	8003214 <HAL_ETH_IRQHandler+0xe4>
  if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 800318a:	4b38      	ldr	r3, [pc, #224]	; (800326c <HAL_ETH_IRQHandler+0x13c>)
 800318c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800318e:	0252      	lsls	r2, r2, #9
 8003190:	d400      	bmi.n	8003194 <HAL_ETH_IRQHandler+0x64>
}
 8003192:	bd10      	pop	{r4, pc}
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003194:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
      HAL_ETH_WakeUpCallback(heth);
 8003198:	4620      	mov	r0, r4
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800319a:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 800319c:	f7ff ffc6 	bl	800312c <HAL_ETH_WakeUpCallback>
}
 80031a0:	bd10      	pop	{r4, pc}
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80031a2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80031a4:	f043 0308 	orr.w	r3, r3, #8
 80031a8:	6763      	str	r3, [r4, #116]	; 0x74
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 80031aa:	6813      	ldr	r3, [r2, #0]
 80031ac:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 80031b0:	6813      	ldr	r3, [r2, #0]
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 80031b2:	d14f      	bne.n	8003254 <HAL_ETH_IRQHandler+0x124>
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80031b4:	f44f 41cd 	mov.w	r1, #26240	; 0x6680
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80031b8:	400b      	ands	r3, r1
 80031ba:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80031bc:	6011      	str	r1, [r2, #0]
      HAL_ETH_DMAErrorCallback(heth);
 80031be:	4620      	mov	r0, r4
 80031c0:	f7ff ffac 	bl	800311c <HAL_ETH_DMAErrorCallback>
 80031c4:	6823      	ldr	r3, [r4, #0]
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 80031c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80031ca:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
 80031ce:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 80031d2:	d1d2      	bne.n	800317a <HAL_ETH_IRQHandler+0x4a>
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80031d4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
    heth->gState = HAL_ETH_STATE_ERROR;
 80031d8:	23e0      	movs	r3, #224	; 0xe0
    HAL_ETH_MACErrorCallback(heth);
 80031da:	4620      	mov	r0, r4
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80031dc:	67e2      	str	r2, [r4, #124]	; 0x7c
    heth->gState = HAL_ETH_STATE_ERROR;
 80031de:	66e3      	str	r3, [r4, #108]	; 0x6c
    HAL_ETH_MACErrorCallback(heth);
 80031e0:	f7ff ff9e 	bl	8003120 <HAL_ETH_MACErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 80031e4:	2200      	movs	r2, #0
 80031e6:	6823      	ldr	r3, [r4, #0]
 80031e8:	67e2      	str	r2, [r4, #124]	; 0x7c
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 80031ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80031ee:	06d0      	lsls	r0, r2, #27
 80031f0:	d5c7      	bpl.n	8003182 <HAL_ETH_IRQHandler+0x52>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80031f2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    HAL_ETH_PMTCallback(heth);
 80031f6:	4620      	mov	r0, r4
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80031f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80031fc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    HAL_ETH_PMTCallback(heth);
 8003200:	f7ff ff90 	bl	8003124 <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003204:	2200      	movs	r2, #0
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 800320c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003210:	0691      	lsls	r1, r2, #26
 8003212:	d5ba      	bpl.n	800318a <HAL_ETH_IRQHandler+0x5a>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8003214:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    HAL_ETH_EEECallback(heth);
 8003218:	4620      	mov	r0, r4
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    HAL_ETH_EEECallback(heth);
 8003222:	f7ff ff81 	bl	8003128 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 8003226:	2300      	movs	r3, #0
 8003228:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800322c:	e7ad      	b.n	800318a <HAL_ETH_IRQHandler+0x5a>
      HAL_ETH_TxCpltCallback(heth);
 800322e:	4620      	mov	r0, r4
 8003230:	f7ff ff72 	bl	8003118 <HAL_ETH_TxCpltCallback>
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8003234:	6823      	ldr	r3, [r4, #0]
 8003236:	f248 0101 	movw	r1, #32769	; 0x8001
 800323a:	f503 528b 	add.w	r2, r3, #4448	; 0x1160
 800323e:	6011      	str	r1, [r2, #0]
 8003240:	e78b      	b.n	800315a <HAL_ETH_IRQHandler+0x2a>
      HAL_ETH_RxCpltCallback(heth);
 8003242:	f005 f877 	bl	8008334 <HAL_ETH_RxCpltCallback>
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	f248 0140 	movw	r1, #32832	; 0x8040
 800324c:	f503 528b 	add.w	r2, r3, #4448	; 0x1160
 8003250:	6011      	str	r1, [r2, #0]
 8003252:	e77a      	b.n	800314a <HAL_ETH_IRQHandler+0x1a>
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003254:	f241 1002 	movw	r0, #4354	; 0x1102
        heth->gState = HAL_ETH_STATE_ERROR;
 8003258:	22e0      	movs	r2, #224	; 0xe0
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800325a:	4003      	ands	r3, r0
 800325c:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800325e:	680b      	ldr	r3, [r1, #0]
 8003260:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003264:	600b      	str	r3, [r1, #0]
        heth->gState = HAL_ETH_STATE_ERROR;
 8003266:	66e2      	str	r2, [r4, #108]	; 0x6c
 8003268:	e7a9      	b.n	80031be <HAL_ETH_IRQHandler+0x8e>
 800326a:	bf00      	nop
 800326c:	58000080 	.word	0x58000080

08003270 <HAL_ETH_ReadPHYRegister>:
{
 8003270:	b570      	push	{r4, r5, r6, lr}
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8003272:	6806      	ldr	r6, [r0, #0]
 8003274:	f8d6 4200 	ldr.w	r4, [r6, #512]	; 0x200
 8003278:	07e4      	lsls	r4, r4, #31
 800327a:	d501      	bpl.n	8003280 <HAL_ETH_ReadPHYRegister+0x10>
    return HAL_ERROR;
 800327c:	2001      	movs	r0, #1
}
 800327e:	bd70      	pop	{r4, r5, r6, pc}
 8003280:	461d      	mov	r5, r3
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003282:	f8d6 3200 	ldr.w	r3, [r6, #512]	; 0x200
 8003286:	4604      	mov	r4, r0
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8003288:	f023 7378 	bic.w	r3, r3, #65011712	; 0x3e00000
 800328c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003290:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003294:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8003298:	f042 020d 	orr.w	r2, r2, #13
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 800329c:	f8c6 2200 	str.w	r2, [r6, #512]	; 0x200
  tickstart = HAL_GetTick();
 80032a0:	f7fe f9ee 	bl	8001680 <HAL_GetTick>
 80032a4:	4606      	mov	r6, r0
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80032a6:	e005      	b.n	80032b4 <HAL_ETH_ReadPHYRegister+0x44>
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 80032a8:	f7fe f9ea 	bl	8001680 <HAL_GetTick>
 80032ac:	1b80      	subs	r0, r0, r6
 80032ae:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80032b2:	d8e3      	bhi.n	800327c <HAL_ETH_ReadPHYRegister+0xc>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80032b4:	6821      	ldr	r1, [r4, #0]
 80032b6:	f8d1 2200 	ldr.w	r2, [r1, #512]	; 0x200
 80032ba:	f012 0201 	ands.w	r2, r2, #1
 80032be:	d1f3      	bne.n	80032a8 <HAL_ETH_ReadPHYRegister+0x38>
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80032c0:	f8d1 3204 	ldr.w	r3, [r1, #516]	; 0x204
  return HAL_OK;
 80032c4:	4610      	mov	r0, r2
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	602b      	str	r3, [r5, #0]
}
 80032ca:	bd70      	pop	{r4, r5, r6, pc}

080032cc <HAL_ETH_WritePHYRegister>:
{
 80032cc:	b570      	push	{r4, r5, r6, lr}
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 80032ce:	6805      	ldr	r5, [r0, #0]
 80032d0:	f8d5 4200 	ldr.w	r4, [r5, #512]	; 0x200
 80032d4:	07e4      	lsls	r4, r4, #31
 80032d6:	d501      	bpl.n	80032dc <HAL_ETH_WritePHYRegister+0x10>
    return HAL_ERROR;
 80032d8:	2001      	movs	r0, #1
}
 80032da:	bd70      	pop	{r4, r5, r6, pc}
 80032dc:	4604      	mov	r4, r0
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80032de:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 80032e2:	b29d      	uxth	r5, r3
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80032e4:	4e11      	ldr	r6, [pc, #68]	; (800332c <HAL_ETH_WritePHYRegister+0x60>)
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 80032e6:	f020 7378 	bic.w	r3, r0, #65011712	; 0x3e00000
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80032ea:	f8c6 5204 	str.w	r5, [r6, #516]	; 0x204
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 80032ee:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80032f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80032f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80032fa:	f023 030c 	bic.w	r3, r3, #12
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80032fe:	f043 0305 	orr.w	r3, r3, #5
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8003302:	f8c6 3200 	str.w	r3, [r6, #512]	; 0x200
  tickstart = HAL_GetTick();
 8003306:	f7fe f9bb 	bl	8001680 <HAL_GetTick>
 800330a:	4605      	mov	r5, r0
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800330c:	e005      	b.n	800331a <HAL_ETH_WritePHYRegister+0x4e>
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 800330e:	f7fe f9b7 	bl	8001680 <HAL_GetTick>
 8003312:	1b40      	subs	r0, r0, r5
 8003314:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003318:	d8de      	bhi.n	80032d8 <HAL_ETH_WritePHYRegister+0xc>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800331a:	6823      	ldr	r3, [r4, #0]
 800331c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003320:	f013 0301 	ands.w	r3, r3, #1
 8003324:	d1f3      	bne.n	800330e <HAL_ETH_WritePHYRegister+0x42>
  return HAL_OK;
 8003326:	4618      	mov	r0, r3
}
 8003328:	bd70      	pop	{r4, r5, r6, pc}
 800332a:	bf00      	nop
 800332c:	40028000 	.word	0x40028000

08003330 <HAL_ETH_GetMACConfig>:
  if (macconf == NULL)
 8003330:	2900      	cmp	r1, #0
 8003332:	f000 80cb 	beq.w	80034cc <HAL_ETH_GetMACConfig+0x19c>
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003336:	6803      	ldr	r3, [r0, #0]
  return HAL_OK;
 8003338:	2000      	movs	r0, #0
{
 800333a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 800333e:	681f      	ldr	r7, [r3, #0]
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8003340:	681e      	ldr	r6, [r3, #0]
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003342:	681d      	ldr	r5, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003344:	f007 070c 	and.w	r7, r7, #12
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003348:	681c      	ldr	r4, [r3, #0]
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 800334a:	f3c6 1600 	ubfx	r6, r6, #4, #1
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 800334e:	f8d3 8000 	ldr.w	r8, [r3]
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003352:	f005 0560 	and.w	r5, r5, #96	; 0x60
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003356:	681a      	ldr	r2, [r3, #0]
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003358:	f484 7480 	eor.w	r4, r4, #256	; 0x100
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 800335c:	f8d3 e000 	ldr.w	lr, [r3]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8003360:	f3c8 2840 	ubfx	r8, r8, #9, #1
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003364:	62cf      	str	r7, [r1, #44]	; 0x2c
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003366:	f3c4 2400 	ubfx	r4, r4, #8, #1
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800336a:	681f      	ldr	r7, [r3, #0]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800336c:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8003370:	f881 6028 	strb.w	r6, [r1, #40]	; 0x28
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8003374:	f3ce 2ec0 	ubfx	lr, lr, #11, #1
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003378:	f3c7 3c00 	ubfx	ip, r7, #12, #1
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800337c:	f3c2 2280 	ubfx	r2, r2, #10, #1
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003380:	681f      	ldr	r7, [r3, #0]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003382:	681e      	ldr	r6, [r3, #0]
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003384:	624d      	str	r5, [r1, #36]	; 0x24
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003386:	f407 5700 	and.w	r7, r7, #8192	; 0x2000
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 800338a:	681d      	ldr	r5, [r3, #0]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800338c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003390:	f881 4020 	strb.w	r4, [r1, #32]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8003394:	681c      	ldr	r4, [r3, #0]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8003396:	f3c5 4500 	ubfx	r5, r5, #16, #1
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800339a:	778a      	strb	r2, [r1, #30]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 800339c:	f484 3400 	eor.w	r4, r4, #131072	; 0x20000
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80033a0:	681a      	ldr	r2, [r3, #0]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80033a2:	618f      	str	r7, [r1, #24]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 80033a4:	f3c4 4440 	ubfx	r4, r4, #17, #1
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80033a8:	681f      	ldr	r7, [r3, #0]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80033aa:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80033ae:	614e      	str	r6, [r1, #20]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80033b0:	681e      	ldr	r6, [r3, #0]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80033b2:	f3c7 5700 	ubfx	r7, r7, #20, #1
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 80033b6:	748d      	strb	r5, [r1, #18]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80033b8:	f3c2 42c0 	ubfx	r2, r2, #19, #1
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80033bc:	681d      	ldr	r5, [r3, #0]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80033be:	f3c6 5640 	ubfx	r6, r6, #21, #1
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 80033c2:	744c      	strb	r4, [r1, #17]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80033c4:	f3c5 5480 	ubfx	r4, r5, #22, #1
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 80033c8:	f881 801f 	strb.w	r8, [r1, #31]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80033cc:	f881 e01d 	strb.w	lr, [r1, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80033d0:	f881 c01c 	strb.w	ip, [r1, #28]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80033d4:	740a      	strb	r2, [r1, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80033d6:	73cf      	strb	r7, [r1, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80033d8:	738e      	strb	r6, [r1, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80033da:	734c      	strb	r4, [r1, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80033dc:	681c      	ldr	r4, [r3, #0]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80033de:	681a      	ldr	r2, [r3, #0]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80033e0:	f3c4 54c0 	ubfx	r4, r4, #23, #1
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80033e4:	681d      	ldr	r5, [r3, #0]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80033e6:	f002 6ce0 	and.w	ip, r2, #117440512	; 0x7000000
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80033ea:	681f      	ldr	r7, [r3, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80033ec:	685e      	ldr	r6, [r3, #4]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80033ee:	f3c5 65c0 	ubfx	r5, r5, #27, #1
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80033f2:	685a      	ldr	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80033f4:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80033f8:	f8d3 8004 	ldr.w	r8, [r3, #4]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80033fc:	f3c6 060d 	ubfx	r6, r6, #0, #14
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8003400:	730c      	strb	r4, [r1, #12]
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003402:	f482 3280 	eor.w	r2, r2, #65536	; 0x10000
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003406:	685c      	ldr	r4, [r3, #4]
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8003408:	f3c8 4840 	ubfx	r8, r8, #17, #1
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 800340c:	f8c1 c008 	str.w	ip, [r1, #8]
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003410:	f3c2 4200 	ubfx	r2, r2, #16, #1
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003414:	f3c4 4e80 	ubfx	lr, r4, #18, #1
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8003418:	685c      	ldr	r4, [r3, #4]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 800341a:	710d      	strb	r5, [r1, #4]
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 800341c:	f3c4 6c00 	ubfx	ip, r4, #24, #1
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003420:	685d      	ldr	r5, [r3, #4]
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003422:	68dc      	ldr	r4, [r3, #12]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003424:	600f      	str	r7, [r1, #0]
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003426:	f3c5 6544 	ubfx	r5, r5, #25, #5
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800342a:	68df      	ldr	r7, [r3, #12]
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800342c:	f3c4 2400 	ubfx	r4, r4, #8, #1
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003430:	634e      	str	r6, [r1, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003432:	f881 2032 	strb.w	r2, [r1, #50]	; 0x32
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003436:	f007 070f 	and.w	r7, r7, #15
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 800343a:	6f1e      	ldr	r6, [r3, #112]	; 0x70
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 800343c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 800343e:	63cd      	str	r5, [r1, #60]	; 0x3c
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003440:	f3c6 0640 	ubfx	r6, r6, #1, #1
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003444:	6f1d      	ldr	r5, [r3, #112]	; 0x70
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003446:	f082 0280 	eor.w	r2, r2, #128	; 0x80
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800344a:	f881 4040 	strb.w	r4, [r1, #64]	; 0x40
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800344e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003450:	f3c2 12c0 	ubfx	r2, r2, #7, #1
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003454:	f005 0570 	and.w	r5, r5, #112	; 0x70
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8003458:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800345c:	0c24      	lsrs	r4, r4, #16
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800345e:	644f      	str	r7, [r1, #68]	; 0x44
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003460:	f881 6054 	strb.w	r6, [r1, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003464:	f881 204c 	strb.w	r2, [r1, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003468:	650d      	str	r5, [r1, #80]	; 0x50
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800346a:	f881 8031 	strb.w	r8, [r1, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 800346e:	f881 e030 	strb.w	lr, [r1, #48]	; 0x30
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003472:	648c      	str	r4, [r1, #72]	; 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003474:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8003478:	f8d3 7090 	ldr.w	r7, [r3, #144]	; 0x90
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 800347c:	f002 0c01 	and.w	ip, r2, #1
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003480:	f8d3 6d00 	ldr.w	r6, [r3, #3328]	; 0xd00
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003484:	f8d3 5d30 	ldr.w	r5, [r3, #3376]	; 0xd30
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8003488:	f3c7 0740 	ubfx	r7, r7, #1, #1
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 800348c:	f8d3 4d30 	ldr.w	r4, [r3, #3376]	; 0xd30
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003490:	f006 0672 	and.w	r6, r6, #114	; 0x72
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8003494:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	; 0xd30
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003498:	f005 0523 	and.w	r5, r5, #35	; 0x23
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 800349c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80034a0:	f3c4 04c0 	ubfx	r4, r4, #3, #1
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80034a4:	f3c2 1200 	ubfx	r2, r2, #4, #1
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 80034a8:	f881 c056 	strb.w	ip, [r1, #86]	; 0x56
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80034ac:	f083 0340 	eor.w	r3, r3, #64	; 0x40
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 80034b0:	f881 7055 	strb.w	r7, [r1, #85]	; 0x55
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 80034b4:	658e      	str	r6, [r1, #88]	; 0x58
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80034b6:	f3c3 1380 	ubfx	r3, r3, #6, #1
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80034ba:	65cd      	str	r5, [r1, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80034bc:	f881 4062 	strb.w	r4, [r1, #98]	; 0x62
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80034c0:	f881 3060 	strb.w	r3, [r1, #96]	; 0x60
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80034c4:	f881 2061 	strb.w	r2, [r1, #97]	; 0x61
}
 80034c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80034cc:	2001      	movs	r0, #1
}
 80034ce:	4770      	bx	lr

080034d0 <HAL_ETH_SetMACConfig>:
  if(macconf == NULL)
 80034d0:	b129      	cbz	r1, 80034de <HAL_ETH_SetMACConfig+0xe>
{
 80034d2:	b508      	push	{r3, lr}
  if(heth->RxState == HAL_ETH_STATE_READY)
 80034d4:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80034d6:	2b10      	cmp	r3, #16
 80034d8:	d003      	beq.n	80034e2 <HAL_ETH_SetMACConfig+0x12>
    return HAL_ERROR;
 80034da:	2001      	movs	r0, #1
}
 80034dc:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 80034de:	2001      	movs	r0, #1
}
 80034e0:	4770      	bx	lr
    ETH_SetMACConfig(heth, macconf);
 80034e2:	f7ff f91b 	bl	800271c <ETH_SetMACConfig>
    return HAL_OK;
 80034e6:	2000      	movs	r0, #0
}
 80034e8:	bd08      	pop	{r3, pc}
 80034ea:	bf00      	nop

080034ec <HAL_ETH_SetMDIOClockRange>:
{
 80034ec:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (heth->Instance)->MACMDIOAR;
 80034ee:	6803      	ldr	r3, [r0, #0]
{
 80034f0:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 80034f2:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
  hclk = HAL_RCC_GetHCLKFreq();
 80034f6:	f001 fe1b 	bl	8005130 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80034fa:	4b15      	ldr	r3, [pc, #84]	; (8003550 <HAL_ETH_SetMDIOClockRange+0x64>)
 80034fc:	4a15      	ldr	r2, [pc, #84]	; (8003554 <HAL_ETH_SetMDIOClockRange+0x68>)
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80034fe:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8003502:	4403      	add	r3, r0
 8003504:	4293      	cmp	r3, r2
 8003506:	d91c      	bls.n	8003542 <HAL_ETH_SetMDIOClockRange+0x56>
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003508:	4b13      	ldr	r3, [pc, #76]	; (8003558 <HAL_ETH_SetMDIOClockRange+0x6c>)
 800350a:	4a14      	ldr	r2, [pc, #80]	; (800355c <HAL_ETH_SetMDIOClockRange+0x70>)
 800350c:	4403      	add	r3, r0
 800350e:	4293      	cmp	r3, r2
 8003510:	d911      	bls.n	8003536 <HAL_ETH_SetMDIOClockRange+0x4a>
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8003512:	4b13      	ldr	r3, [pc, #76]	; (8003560 <HAL_ETH_SetMDIOClockRange+0x74>)
 8003514:	4a13      	ldr	r2, [pc, #76]	; (8003564 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003516:	4403      	add	r3, r0
 8003518:	4293      	cmp	r3, r2
 800351a:	d90e      	bls.n	800353a <HAL_ETH_SetMDIOClockRange+0x4e>
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800351c:	4b12      	ldr	r3, [pc, #72]	; (8003568 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800351e:	4a13      	ldr	r2, [pc, #76]	; (800356c <HAL_ETH_SetMDIOClockRange+0x80>)
 8003520:	4403      	add	r3, r0
 8003522:	4293      	cmp	r3, r2
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003524:	682b      	ldr	r3, [r5, #0]
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003526:	bf94      	ite	ls
 8003528:	f444 7480 	orrls.w	r4, r4, #256	; 0x100
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800352c:	f444 6480 	orrhi.w	r4, r4, #1024	; 0x400
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003530:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
 8003534:	bd38      	pop	{r3, r4, r5, pc}
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003536:	f444 7440 	orr.w	r4, r4, #768	; 0x300
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800353a:	682b      	ldr	r3, [r5, #0]
 800353c:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
 8003540:	bd38      	pop	{r3, r4, r5, pc}
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003542:	f444 7400 	orr.w	r4, r4, #512	; 0x200
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003546:	682b      	ldr	r3, [r5, #0]
 8003548:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
 800354c:	bd38      	pop	{r3, r4, r5, pc}
 800354e:	bf00      	nop
 8003550:	feced300 	.word	0xfeced300
 8003554:	00e4e1bf 	.word	0x00e4e1bf
 8003558:	fde9f140 	.word	0xfde9f140
 800355c:	017d783f 	.word	0x017d783f
 8003560:	fc6c7900 	.word	0xfc6c7900
 8003564:	026259ff 	.word	0x026259ff
 8003568:	fa0a1f00 	.word	0xfa0a1f00
 800356c:	02faf07f 	.word	0x02faf07f

08003570 <HAL_ETH_Init>:
  if(heth == NULL)
 8003570:	2800      	cmp	r0, #0
 8003572:	f000 811d 	beq.w	80037b0 <HAL_ETH_Init+0x240>
  if(heth->gState == HAL_ETH_STATE_RESET)
 8003576:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
{
 8003578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800357a:	4605      	mov	r5, r0
 800357c:	b0a5      	sub	sp, #148	; 0x94
  if(heth->gState == HAL_ETH_STATE_RESET)
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 810c 	beq.w	800379c <HAL_ETH_Init+0x22c>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003584:	4b8e      	ldr	r3, [pc, #568]	; (80037c0 <HAL_ETH_Init+0x250>)
  heth->gState = HAL_ETH_STATE_BUSY;
 8003586:	2223      	movs	r2, #35	; 0x23
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003588:	7a28      	ldrb	r0, [r5, #8]
  heth->gState = HAL_ETH_STATE_BUSY;
 800358a:	66ea      	str	r2, [r5, #108]	; 0x6c
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003590:	f042 0202 	orr.w	r2, r2, #2
 8003594:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003598:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	9301      	str	r3, [sp, #4]
 80035a2:	9b01      	ldr	r3, [sp, #4]
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80035a4:	2800      	cmp	r0, #0
 80035a6:	f040 80f6 	bne.w	8003796 <HAL_ETH_Init+0x226>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80035aa:	f7fe f887 	bl	80016bc <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80035ae:	682b      	ldr	r3, [r5, #0]
 80035b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	f042 0201 	orr.w	r2, r2, #1
 80035ba:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80035bc:	f7fe f860 	bl	8001680 <HAL_GetTick>
 80035c0:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80035c2:	e006      	b.n	80035d2 <HAL_ETH_Init+0x62>
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80035c4:	f7fe f85c 	bl	8001680 <HAL_GetTick>
 80035c8:	1b80      	subs	r0, r0, r6
 80035ca:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80035ce:	f200 80e8 	bhi.w	80037a2 <HAL_ETH_Init+0x232>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80035d2:	682b      	ldr	r3, [r5, #0]
 80035d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035d8:	681c      	ldr	r4, [r3, #0]
 80035da:	f014 0401 	ands.w	r4, r4, #1
 80035de:	d1f1      	bne.n	80035c4 <HAL_ETH_Init+0x54>
  ETH_MAC_MDIO_ClkConfig(heth);
 80035e0:	4628      	mov	r0, r5
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80035e2:	2601      	movs	r6, #1
  ETH_MAC_MDIO_ClkConfig(heth);
 80035e4:	f7ff ff82 	bl	80034ec <HAL_ETH_SetMDIOClockRange>
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80035e8:	f44f 67c3 	mov.w	r7, #1560	; 0x618
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80035ec:	f001 fda0 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 80035f0:	4b74      	ldr	r3, [pc, #464]	; (80037c4 <HAL_ETH_Init+0x254>)
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80035f2:	2120      	movs	r1, #32
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80035f4:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80035f8:	fba3 2300 	umull	r2, r3, r3, r0
 80035fc:	682a      	ldr	r2, [r5, #0]
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80035fe:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003602:	9122      	str	r1, [sp, #136]	; 0x88
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003604:	0c9b      	lsrs	r3, r3, #18
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003606:	a90b      	add	r1, sp, #44	; 0x2c
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003608:	900b      	str	r0, [sp, #44]	; 0x2c
  ETH_SetMACConfig(heth, &macDefaultConf);
 800360a:	4628      	mov	r0, r5
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800360c:	3b01      	subs	r3, #1
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800360e:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003612:	9414      	str	r4, [sp, #80]	; 0x50
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003614:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003618:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800361c:	2302      	movs	r3, #2
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800361e:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003622:	f88d 404b 	strb.w	r4, [sp, #75]	; 0x4b
  macDefaultConf.DeferralCheck = DISABLE;
 8003626:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800362a:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 800362e:	941a      	str	r4, [sp, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8003630:	f88d 408d 	strb.w	r4, [sp, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8003634:	f88d 408e 	strb.w	r4, [sp, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003638:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 800363c:	940d      	str	r4, [sp, #52]	; 0x34
  macDefaultConf.JumboPacket = DISABLE;
 800363e:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8003642:	f88d 4048 	strb.w	r4, [sp, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003646:	941f      	str	r4, [sp, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8003648:	941d      	str	r4, [sp, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800364a:	9416      	str	r4, [sp, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800364c:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003650:	f88d 4082 	strb.w	r4, [sp, #130]	; 0x82
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003654:	f88d 405d 	strb.w	r4, [sp, #93]	; 0x5d
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003658:	f88d 603b 	strb.w	r6, [sp, #59]	; 0x3b
  macDefaultConf.ChecksumOffload = ENABLE;
 800365c:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003660:	f88d 605e 	strb.w	r6, [sp, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003664:	f88d 603a 	strb.w	r6, [sp, #58]	; 0x3a
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8003668:	f88d 608c 	strb.w	r6, [sp, #140]	; 0x8c
  macDefaultConf.Jabber = ENABLE;
 800366c:	f88d 603d 	strb.w	r6, [sp, #61]	; 0x3d
  macDefaultConf.ReceiveOwn = ENABLE;
 8003670:	f88d 604a 	strb.w	r6, [sp, #74]	; 0x4a
  macDefaultConf.RetryTransmission = ENABLE;
 8003674:	f88d 604c 	strb.w	r6, [sp, #76]	; 0x4c
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8003678:	9718      	str	r7, [sp, #96]	; 0x60
  macDefaultConf.Speed = ETH_SPEED_100M;
 800367a:	9210      	str	r2, [sp, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800367c:	f88d 4039 	strb.w	r4, [sp, #57]	; 0x39
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003680:	f88d 4080 	strb.w	r4, [sp, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003684:	f88d 4081 	strb.w	r4, [sp, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003688:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800368c:	941c      	str	r4, [sp, #112]	; 0x70
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800368e:	9321      	str	r3, [sp, #132]	; 0x84
  macDefaultConf.Watchdog = ENABLE;
 8003690:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003694:	f88d 6078 	strb.w	r6, [sp, #120]	; 0x78
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003698:	f7ff f840 	bl	800271c <ETH_SetMACConfig>
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800369c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  dmaDefaultConf.MaximumSegmentSize = 536;
 80036a0:	f44f 7206 	mov.w	r2, #536	; 0x218
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80036a4:	a902      	add	r1, sp, #8
 80036a6:	4628      	mov	r0, r5
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80036a8:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80036aa:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80036ae:	f88d 4015 	strb.w	r4, [sp, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80036b2:	f88d 4014 	strb.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80036b6:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80036ba:	f88d 4025 	strb.w	r4, [sp, #37]	; 0x25
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80036be:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80036c0:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.MaximumSegmentSize = 536;
 80036c2:	920a      	str	r2, [sp, #40]	; 0x28
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80036c4:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80036c8:	9604      	str	r6, [sp, #16]
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80036ca:	f7ff f8eb 	bl	80028a4 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80036ce:	6829      	ldr	r1, [r5, #0]
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80036d0:	696c      	ldr	r4, [r5, #20]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80036d2:	f501 5288 	add.w	r2, r1, #4352	; 0x1100
 80036d6:	6813      	ldr	r3, [r2, #0]
 80036d8:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 80036dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80036e0:	6013      	str	r3, [r2, #0]
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80036e2:	f014 0203 	ands.w	r2, r4, #3
 80036e6:	d165      	bne.n	80037b4 <HAL_ETH_Init+0x244>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80036e8:	f241 1c08 	movw	ip, #4360	; 0x1108
 80036ec:	4b36      	ldr	r3, [pc, #216]	; (80037c8 <HAL_ETH_Init+0x258>)
 80036ee:	68ef      	ldr	r7, [r5, #12]
 80036f0:	f105 0018 	add.w	r0, r5, #24
 80036f4:	f851 600c 	ldr.w	r6, [r1, ip]
 80036f8:	4033      	ands	r3, r6
 80036fa:	f107 0660 	add.w	r6, r7, #96	; 0x60
 80036fe:	ea43 0444 	orr.w	r4, r3, r4, lsl #1
    dmatxdesc = heth->Init.TxDesc + i;
 8003702:	463b      	mov	r3, r7
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003704:	f841 400c 	str.w	r4, [r1, ip]
    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003708:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800370a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800370c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800370e:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003710:	f840 3b04 	str.w	r3, [r0], #4
 8003714:	3318      	adds	r3, #24
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003716:	42b3      	cmp	r3, r6
 8003718:	d1f6      	bne.n	8003708 <HAL_ETH_Init+0x198>
    dmarxdesc =  heth->Init.RxDesc + i;
 800371a:	f8d5 c010 	ldr.w	ip, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800371e:	f241 132c 	movw	r3, #4396	; 0x112c
 8003722:	2603      	movs	r6, #3
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003724:	f241 1014 	movw	r0, #4372	; 0x1114
  heth->TxDescList.CurTxDesc = 0;
 8003728:	62aa      	str	r2, [r5, #40]	; 0x28
 800372a:	f10c 0460 	add.w	r4, ip, #96	; 0x60
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800372e:	50ce      	str	r6, [r1, r3]
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003730:	2200      	movs	r2, #0
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003732:	500f      	str	r7, [r1, r0]
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003734:	f501 5689 	add.w	r6, r1, #4384	; 0x1120
    dmarxdesc =  heth->Init.RxDesc + i;
 8003738:	4663      	mov	r3, ip
 800373a:	f105 0044 	add.w	r0, r5, #68	; 0x44
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800373e:	6037      	str	r7, [r6, #0]
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003740:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003742:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003744:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003746:	615a      	str	r2, [r3, #20]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003748:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800374a:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800374c:	f840 3b04 	str.w	r3, [r0], #4
 8003750:	3318      	adds	r3, #24
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003752:	42a3      	cmp	r3, r4
 8003754:	d1f4      	bne.n	8003740 <HAL_ETH_Init+0x1d0>
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8003756:	f241 1430 	movw	r4, #4400	; 0x1130
 800375a:	2703      	movs	r7, #3
  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 800375c:	656a      	str	r2, [r5, #84]	; 0x54
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 800375e:	f10c 0648 	add.w	r6, ip, #72	; 0x48
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003762:	f241 131c 	movw	r3, #4380	; 0x111c
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8003766:	f241 1028 	movw	r0, #4392	; 0x1128
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800376a:	e9c5 2216 	strd	r2, r2, [r5, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 800376e:	e9c5 2218 	strd	r2, r2, [r5, #96]	; 0x60
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8003772:	510f      	str	r7, [r1, r4]
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003774:	686c      	ldr	r4, [r5, #4]
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003776:	f841 c003 	str.w	ip, [r1, r3]
  heth->gState = HAL_ETH_STATE_READY;
 800377a:	2310      	movs	r3, #16
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 800377c:	500e      	str	r6, [r1, r0]
  return HAL_OK;
 800377e:	2000      	movs	r0, #0
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003780:	88a6      	ldrh	r6, [r4, #4]
 8003782:	f8c1 6300 	str.w	r6, [r1, #768]	; 0x300
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003786:	6824      	ldr	r4, [r4, #0]
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003788:	f8c1 4304 	str.w	r4, [r1, #772]	; 0x304
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800378c:	676a      	str	r2, [r5, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 800378e:	66eb      	str	r3, [r5, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8003790:	672b      	str	r3, [r5, #112]	; 0x70
}
 8003792:	b025      	add	sp, #148	; 0x94
 8003794:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003796:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800379a:	e706      	b.n	80035aa <HAL_ETH_Init+0x3a>
    HAL_ETH_MspInit(heth);
 800379c:	f004 fd28 	bl	80081f0 <HAL_ETH_MspInit>
 80037a0:	e6f0      	b.n	8003584 <HAL_ETH_Init+0x14>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80037a2:	2204      	movs	r2, #4
      heth->gState = HAL_ETH_STATE_ERROR;
 80037a4:	23e0      	movs	r3, #224	; 0xe0
      return HAL_ERROR;
 80037a6:	2001      	movs	r0, #1
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80037a8:	676a      	str	r2, [r5, #116]	; 0x74
      heth->gState = HAL_ETH_STATE_ERROR;
 80037aa:	66eb      	str	r3, [r5, #108]	; 0x6c
}
 80037ac:	b025      	add	sp, #148	; 0x94
 80037ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80037b0:	2001      	movs	r0, #1
}
 80037b2:	4770      	bx	lr
    heth->gState = HAL_ETH_STATE_ERROR;
 80037b4:	23e0      	movs	r3, #224	; 0xe0
    return HAL_ERROR;
 80037b6:	4630      	mov	r0, r6
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80037b8:	676e      	str	r6, [r5, #116]	; 0x74
    heth->gState = HAL_ETH_STATE_ERROR;
 80037ba:	66eb      	str	r3, [r5, #108]	; 0x6c
}
 80037bc:	b025      	add	sp, #148	; 0x94
 80037be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037c0:	58024400 	.word	0x58024400
 80037c4:	431bde83 	.word	0x431bde83
 80037c8:	ffff8001 	.word	0xffff8001

080037cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037d0:	468e      	mov	lr, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037d2:	6809      	ldr	r1, [r1, #0]
{
 80037d4:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037d6:	2900      	cmp	r1, #0
 80037d8:	f000 80cd 	beq.w	8003976 <HAL_GPIO_Init+0x1aa>
  uint32_t position = 0x00U;
 80037dc:	2600      	movs	r6, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80037de:	f8df 8214 	ldr.w	r8, [pc, #532]	; 80039f4 <HAL_GPIO_Init+0x228>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037e2:	2301      	movs	r3, #1
 80037e4:	40b3      	lsls	r3, r6
    if (iocurrent != 0x00U)
 80037e6:	ea13 0501 	ands.w	r5, r3, r1
 80037ea:	f000 80bf 	beq.w	800396c <HAL_GPIO_Init+0x1a0>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037ee:	f8de 2004 	ldr.w	r2, [lr, #4]
 80037f2:	0077      	lsls	r7, r6, #1
 80037f4:	f04f 0c03 	mov.w	ip, #3
 80037f8:	f022 0910 	bic.w	r9, r2, #16
 80037fc:	fa0c fc07 	lsl.w	ip, ip, r7
 8003800:	f109 34ff 	add.w	r4, r9, #4294967295
 8003804:	ea6f 0c0c 	mvn.w	ip, ip
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003808:	2c01      	cmp	r4, #1
 800380a:	d812      	bhi.n	8003832 <HAL_GPIO_Init+0x66>
        temp = GPIOx->OSPEEDR;
 800380c:	6884      	ldr	r4, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800380e:	f3c2 1a00 	ubfx	sl, r2, #4, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003812:	ea04 0b0c 	and.w	fp, r4, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003816:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800381a:	fa0a fa06 	lsl.w	sl, sl, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800381e:	40bc      	lsls	r4, r7
 8003820:	ea44 040b 	orr.w	r4, r4, fp
        GPIOx->OSPEEDR = temp;
 8003824:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003826:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003828:	ea24 0303 	bic.w	r3, r4, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800382c:	ea4a 0303 	orr.w	r3, sl, r3
        GPIOx->OTYPER = temp;
 8003830:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8003832:	68c3      	ldr	r3, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003834:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003838:	f8de 4008 	ldr.w	r4, [lr, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800383c:	ea03 030c 	and.w	r3, r3, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003840:	fa04 f407 	lsl.w	r4, r4, r7
 8003844:	ea44 0403 	orr.w	r4, r4, r3
      GPIOx->PUPDR = temp;
 8003848:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800384a:	d115      	bne.n	8003878 <HAL_GPIO_Init+0xac>
        temp = GPIOx->AFR[position >> 3U];
 800384c:	08f3      	lsrs	r3, r6, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800384e:	f006 0907 	and.w	r9, r6, #7
 8003852:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003856:	f8de 4010 	ldr.w	r4, [lr, #16]
 800385a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800385e:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8003862:	f8d3 a020 	ldr.w	sl, [r3, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003866:	fa0b fb09 	lsl.w	fp, fp, r9
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800386a:	fa04 f409 	lsl.w	r4, r4, r9
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800386e:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003872:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8003876:	621c      	str	r4, [r3, #32]
      temp = GPIOx->MODER;
 8003878:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800387a:	f002 0303 	and.w	r3, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800387e:	ea04 0c0c 	and.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003882:	40bb      	lsls	r3, r7
 8003884:	ea43 030c 	orr.w	r3, r3, ip
      GPIOx->MODER = temp;
 8003888:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800388a:	00d3      	lsls	r3, r2, #3
 800388c:	d56e      	bpl.n	800396c <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800388e:	4b53      	ldr	r3, [pc, #332]	; (80039dc <HAL_GPIO_Init+0x210>)
 8003890:	f026 0903 	bic.w	r9, r6, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003894:	240f      	movs	r4, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003896:	f8d3 70f4 	ldr.w	r7, [r3, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800389a:	f006 0303 	and.w	r3, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389e:	f047 0c02 	orr.w	ip, r7, #2
 80038a2:	4f4f      	ldr	r7, [pc, #316]	; (80039e0 <HAL_GPIO_Init+0x214>)
 80038a4:	444f      	add	r7, r9
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038a6:	ea4f 0983 	mov.w	r9, r3, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038aa:	4b4c      	ldr	r3, [pc, #304]	; (80039dc <HAL_GPIO_Init+0x210>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038ac:	fa04 f409 	lsl.w	r4, r4, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038b0:	f8c3 c0f4 	str.w	ip, [r3, #244]	; 0xf4
 80038b4:	f8d3 c0f4 	ldr.w	ip, [r3, #244]	; 0xf4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038b8:	f5a3 4388 	sub.w	r3, r3, #17408	; 0x4400
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038bc:	f00c 0c02 	and.w	ip, ip, #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038c0:	4298      	cmp	r0, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c2:	f8cd c004 	str.w	ip, [sp, #4]
 80038c6:	f8dd c004 	ldr.w	ip, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80038ca:	f8d7 c008 	ldr.w	ip, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038ce:	ea2c 0404 	bic.w	r4, ip, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038d2:	d026      	beq.n	8003922 <HAL_GPIO_Init+0x156>
 80038d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038d8:	4298      	cmp	r0, r3
 80038da:	d055      	beq.n	8003988 <HAL_GPIO_Init+0x1bc>
 80038dc:	4b41      	ldr	r3, [pc, #260]	; (80039e4 <HAL_GPIO_Init+0x218>)
 80038de:	4298      	cmp	r0, r3
 80038e0:	d04c      	beq.n	800397c <HAL_GPIO_Init+0x1b0>
 80038e2:	4b41      	ldr	r3, [pc, #260]	; (80039e8 <HAL_GPIO_Init+0x21c>)
 80038e4:	4298      	cmp	r0, r3
 80038e6:	d05b      	beq.n	80039a0 <HAL_GPIO_Init+0x1d4>
 80038e8:	4b40      	ldr	r3, [pc, #256]	; (80039ec <HAL_GPIO_Init+0x220>)
 80038ea:	4298      	cmp	r0, r3
 80038ec:	d05e      	beq.n	80039ac <HAL_GPIO_Init+0x1e0>
 80038ee:	4b40      	ldr	r3, [pc, #256]	; (80039f0 <HAL_GPIO_Init+0x224>)
 80038f0:	4298      	cmp	r0, r3
 80038f2:	d04f      	beq.n	8003994 <HAL_GPIO_Init+0x1c8>
 80038f4:	f8df c100 	ldr.w	ip, [pc, #256]	; 80039f8 <HAL_GPIO_Init+0x22c>
 80038f8:	4560      	cmp	r0, ip
 80038fa:	d05d      	beq.n	80039b8 <HAL_GPIO_Init+0x1ec>
 80038fc:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 80039fc <HAL_GPIO_Init+0x230>
 8003900:	4560      	cmp	r0, ip
 8003902:	d05f      	beq.n	80039c4 <HAL_GPIO_Init+0x1f8>
 8003904:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8003a00 <HAL_GPIO_Init+0x234>
 8003908:	4560      	cmp	r0, ip
 800390a:	d061      	beq.n	80039d0 <HAL_GPIO_Init+0x204>
 800390c:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 8003a04 <HAL_GPIO_Init+0x238>
 8003910:	4560      	cmp	r0, ip
 8003912:	bf0c      	ite	eq
 8003914:	f04f 0c09 	moveq.w	ip, #9
 8003918:	f04f 0c0a 	movne.w	ip, #10
 800391c:	fa0c f309 	lsl.w	r3, ip, r9
 8003920:	431c      	orrs	r4, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003922:	60bc      	str	r4, [r7, #8]
        temp &= ~(iocurrent);
 8003924:	43ec      	mvns	r4, r5
        temp = EXTI_CurrentCPU->IMR1;
 8003926:	f8d8 3000 	ldr.w	r3, [r8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800392a:	03d7      	lsls	r7, r2, #15
        {
          temp |= iocurrent;
 800392c:	bf4c      	ite	mi
 800392e:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8003930:	4023      	andpl	r3, r4
        }
        EXTI_CurrentCPU->IMR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003932:	0397      	lsls	r7, r2, #14
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003934:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->IMR1 = temp;
 8003938:	f8c8 3000 	str.w	r3, [r8]
        temp = EXTI_CurrentCPU->EMR1;
 800393c:	f8d8 3004 	ldr.w	r3, [r8, #4]
          temp |= iocurrent;
 8003940:	bf4c      	ite	mi
 8003942:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8003944:	4023      	andpl	r3, r4
        EXTI_CurrentCPU->EMR1 = temp;
 8003946:	f8c8 3004 	str.w	r3, [r8, #4]
        temp = EXTI->RTSR1;
 800394a:	683b      	ldr	r3, [r7, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800394c:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800394e:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
          temp |= iocurrent;
 8003952:	bf4c      	ite	mi
 8003954:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8003956:	4023      	andpl	r3, r4

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003958:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 800395a:	603b      	str	r3, [r7, #0]
        temp = EXTI->FTSR1;
 800395c:	687b      	ldr	r3, [r7, #4]
        temp &= ~(iocurrent);
 800395e:	bf54      	ite	pl
 8003960:	ea04 0503 	andpl.w	r5, r4, r3
        {
          temp |= iocurrent;
 8003964:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR1 = temp;
 8003966:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800396a:	605d      	str	r5, [r3, #4]
      }
    }

    position++;
 800396c:	3601      	adds	r6, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800396e:	fa31 f306 	lsrs.w	r3, r1, r6
 8003972:	f47f af36 	bne.w	80037e2 <HAL_GPIO_Init+0x16>
  }
}
 8003976:	b003      	add	sp, #12
 8003978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800397c:	f04f 0c02 	mov.w	ip, #2
 8003980:	fa0c f309 	lsl.w	r3, ip, r9
 8003984:	431c      	orrs	r4, r3
 8003986:	e7cc      	b.n	8003922 <HAL_GPIO_Init+0x156>
 8003988:	f04f 0c01 	mov.w	ip, #1
 800398c:	fa0c f309 	lsl.w	r3, ip, r9
 8003990:	431c      	orrs	r4, r3
 8003992:	e7c6      	b.n	8003922 <HAL_GPIO_Init+0x156>
 8003994:	f04f 0c05 	mov.w	ip, #5
 8003998:	fa0c f309 	lsl.w	r3, ip, r9
 800399c:	431c      	orrs	r4, r3
 800399e:	e7c0      	b.n	8003922 <HAL_GPIO_Init+0x156>
 80039a0:	f04f 0c03 	mov.w	ip, #3
 80039a4:	fa0c f309 	lsl.w	r3, ip, r9
 80039a8:	431c      	orrs	r4, r3
 80039aa:	e7ba      	b.n	8003922 <HAL_GPIO_Init+0x156>
 80039ac:	f04f 0c04 	mov.w	ip, #4
 80039b0:	fa0c f309 	lsl.w	r3, ip, r9
 80039b4:	431c      	orrs	r4, r3
 80039b6:	e7b4      	b.n	8003922 <HAL_GPIO_Init+0x156>
 80039b8:	f04f 0c06 	mov.w	ip, #6
 80039bc:	fa0c f309 	lsl.w	r3, ip, r9
 80039c0:	431c      	orrs	r4, r3
 80039c2:	e7ae      	b.n	8003922 <HAL_GPIO_Init+0x156>
 80039c4:	f04f 0c07 	mov.w	ip, #7
 80039c8:	fa0c f309 	lsl.w	r3, ip, r9
 80039cc:	431c      	orrs	r4, r3
 80039ce:	e7a8      	b.n	8003922 <HAL_GPIO_Init+0x156>
 80039d0:	f04f 0c08 	mov.w	ip, #8
 80039d4:	fa0c f309 	lsl.w	r3, ip, r9
 80039d8:	431c      	orrs	r4, r3
 80039da:	e7a2      	b.n	8003922 <HAL_GPIO_Init+0x156>
 80039dc:	58024400 	.word	0x58024400
 80039e0:	58000400 	.word	0x58000400
 80039e4:	58020800 	.word	0x58020800
 80039e8:	58020c00 	.word	0x58020c00
 80039ec:	58021000 	.word	0x58021000
 80039f0:	58021400 	.word	0x58021400
 80039f4:	58000080 	.word	0x58000080
 80039f8:	58021800 	.word	0x58021800
 80039fc:	58021c00 	.word	0x58021c00
 8003a00:	58022000 	.word	0x58022000
 8003a04:	58022400 	.word	0x58022400

08003a08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a08:	b902      	cbnz	r2, 8003a0c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a0a:	0409      	lsls	r1, r1, #16
 8003a0c:	6181      	str	r1, [r0, #24]
  }
}
 8003a0e:	4770      	bx	lr

08003a10 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a10:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a12:	ea01 0203 	and.w	r2, r1, r3
 8003a16:	ea21 0103 	bic.w	r1, r1, r3
 8003a1a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003a1e:	6181      	str	r1, [r0, #24]
}
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop

08003a24 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d04d      	beq.n	8003ac4 <HAL_I2C_Init+0xa0>
{
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a2a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003a2e:	4604      	mov	r4, r0
 8003a30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d040      	beq.n	8003aba <HAL_I2C_Init+0x96>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a38:	2124      	movs	r1, #36	; 0x24
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a3a:	68e5      	ldr	r5, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a3c:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a40:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a44:	2d01      	cmp	r5, #1
  __HAL_I2C_DISABLE(hi2c);
 8003a46:	6818      	ldr	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a48:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
 8003a4c:	68a2      	ldr	r2, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003a4e:	f020 0001 	bic.w	r0, r0, #1
 8003a52:	6018      	str	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a54:	6119      	str	r1, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a56:	6899      	ldr	r1, [r3, #8]
 8003a58:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8003a5c:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a5e:	d028      	beq.n	8003ab2 <HAL_I2C_Init+0x8e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a60:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a64:	2d02      	cmp	r5, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a66:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a68:	d102      	bne.n	8003a70 <HAL_I2C_Init+0x4c>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003a6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a6e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a70:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a72:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a74:	4814      	ldr	r0, [pc, #80]	; (8003ac8 <HAL_I2C_Init+0xa4>)
  hi2c->State = HAL_I2C_STATE_READY;
 8003a76:	2720      	movs	r7, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003a78:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a7a:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003a7c:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a80:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003a82:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a84:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a86:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003a88:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a8c:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a8e:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a92:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a94:	60d8      	str	r0, [r3, #12]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8003a96:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003a98:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a9a:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	f042 0201 	orr.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa4:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003aa6:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aaa:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8003ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ab2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ab6:	609a      	str	r2, [r3, #8]
 8003ab8:	e7da      	b.n	8003a70 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 8003aba:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8003abe:	f7fc ffd7 	bl	8000a70 <HAL_I2C_MspInit>
 8003ac2:	e7b9      	b.n	8003a38 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 8003ac4:	2001      	movs	r0, #1
}
 8003ac6:	4770      	bx	lr
 8003ac8:	02008000 	.word	0x02008000

08003acc <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003acc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b20      	cmp	r3, #32
{
 8003ad4:	b470      	push	{r4, r5, r6}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad6:	d11f      	bne.n	8003b18 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ad8:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8003adc:	2a01      	cmp	r2, #1
 8003ade:	d01b      	beq.n	8003b18 <HAL_I2CEx_ConfigAnalogFilter+0x4c>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ae0:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae2:	2424      	movs	r4, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae4:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae6:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8003aea:	6815      	ldr	r5, [r2, #0]

    return HAL_OK;
 8003aec:	4634      	mov	r4, r6
    __HAL_I2C_DISABLE(hi2c);
 8003aee:	f025 0501 	bic.w	r5, r5, #1
 8003af2:	6015      	str	r5, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003af4:	6815      	ldr	r5, [r2, #0]
 8003af6:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8003afa:	6015      	str	r5, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003afc:	6815      	ldr	r5, [r2, #0]
 8003afe:	4329      	orrs	r1, r5
 8003b00:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003b02:	6811      	ldr	r1, [r2, #0]
 8003b04:	f041 0101 	orr.w	r1, r1, #1
 8003b08:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003b0a:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003b0e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003b12:	4620      	mov	r0, r4
 8003b14:	bc70      	pop	{r4, r5, r6}
 8003b16:	4770      	bx	lr
    return HAL_BUSY;
 8003b18:	2402      	movs	r4, #2
}
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	bc70      	pop	{r4, r5, r6}
 8003b1e:	4770      	bx	lr

08003b20 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b20:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b20      	cmp	r3, #32
{
 8003b28:	b470      	push	{r4, r5, r6}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b2a:	d11e      	bne.n	8003b6a <HAL_I2CEx_ConfigDigitalFilter+0x4a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b2c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8003b30:	2a01      	cmp	r2, #1
 8003b32:	d01a      	beq.n	8003b6a <HAL_I2CEx_ConfigDigitalFilter+0x4a>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b34:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b36:	2424      	movs	r4, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b38:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8003b3e:	6814      	ldr	r4, [r2, #0]

    return HAL_OK;
 8003b40:	4635      	mov	r5, r6
    __HAL_I2C_DISABLE(hi2c);
 8003b42:	f024 0401 	bic.w	r4, r4, #1
 8003b46:	6014      	str	r4, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8003b48:	6814      	ldr	r4, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8003b4a:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8003b4e:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8003b52:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003b54:	6811      	ldr	r1, [r2, #0]
 8003b56:	f041 0101 	orr.w	r1, r1, #1
 8003b5a:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003b5c:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003b60:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003b64:	4628      	mov	r0, r5
 8003b66:	bc70      	pop	{r4, r5, r6}
 8003b68:	4770      	bx	lr
    return HAL_BUSY;
 8003b6a:	2502      	movs	r5, #2
}
 8003b6c:	4628      	mov	r0, r5
 8003b6e:	bc70      	pop	{r4, r5, r6}
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop

08003b74 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b76:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	f000 808a 	beq.w	8003c92 <HAL_PCD_Init+0x11e>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b7e:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8003b82:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 8003b84:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b8a:	b343      	cbz	r3, 8003bde <HAL_PCD_Init+0x6a>
 8003b8c:	4628      	mov	r0, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b8e:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b90:	466f      	mov	r7, sp
 8003b92:	1d26      	adds	r6, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b94:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003b98:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b9a:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003b9c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8003ba0:	bf08      	it	eq
 8003ba2:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8003ba4:	f003 fd44 	bl	8007630 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ba8:	f855 eb10 	ldr.w	lr, [r5], #16
 8003bac:	46ac      	mov	ip, r5
 8003bae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003bb2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003bb4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003bb8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003bba:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8003bbe:	e887 0003 	stmia.w	r7, {r0, r1}
 8003bc2:	4670      	mov	r0, lr
 8003bc4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003bc8:	f003 fc5c 	bl	8007484 <USB_CoreInit>
 8003bcc:	4607      	mov	r7, r0
 8003bce:	b160      	cbz	r0, 8003bea <HAL_PCD_Init+0x76>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8003bd0:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bd2:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8003bd4:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bd6:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
}
 8003bda:	b00b      	add	sp, #44	; 0x2c
 8003bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8003bde:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8003be2:	f00f fdd7 	bl	8013794 <HAL_PCD_MspInit>
 8003be6:	6820      	ldr	r0, [r4, #0]
 8003be8:	e7d1      	b.n	8003b8e <HAL_PCD_Init+0x1a>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003bea:	4601      	mov	r1, r0
 8003bec:	6820      	ldr	r0, [r4, #0]
 8003bee:	f003 fd27 	bl	8007640 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf2:	6860      	ldr	r0, [r4, #4]
 8003bf4:	b360      	cbz	r0, 8003c50 <HAL_PCD_Init+0xdc>
 8003bf6:	4639      	mov	r1, r7
    hpcd->IN_ep[i].is_in = 1U;
 8003bf8:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003bfc:	463a      	mov	r2, r7
    hpcd->IN_ep[i].is_in = 1U;
 8003bfe:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c02:	1c4f      	adds	r7, r1, #1
    hpcd->IN_ep[i].is_in = 1U;
 8003c04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8003c08:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c0c:	f8a3 1042 	strh.w	r1, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c10:	b2f9      	uxtb	r1, r7
    hpcd->IN_ep[i].is_in = 1U;
 8003c12:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c16:	4281      	cmp	r1, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c1c:	651a      	str	r2, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c1e:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c22:	d3ec      	bcc.n	8003bfe <HAL_PCD_Init+0x8a>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c24:	2200      	movs	r2, #0
    hpcd->OUT_ep[i].is_in = 0U;
 8003c26:	4611      	mov	r1, r2
 8003c28:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c2c:	1c57      	adds	r7, r2, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8003c2e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8003c32:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c36:	b2fa      	uxtb	r2, r7
    hpcd->OUT_ep[i].is_in = 0U;
 8003c38:	f883 11fd 	strb.w	r1, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c3c:	4282      	cmp	r2, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c3e:	f883 11ff 	strb.w	r1, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c42:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c46:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c4a:	f8c3 1210 	str.w	r1, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c4e:	d3eb      	bcc.n	8003c28 <HAL_PCD_Init+0xb4>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c50:	466f      	mov	r7, sp
 8003c52:	f8d4 c000 	ldr.w	ip, [r4]
 8003c56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c58:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003c5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c5c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003c5e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003c62:	e887 0003 	stmia.w	r7, {r0, r1}
 8003c66:	4660      	mov	r0, ip
 8003c68:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003c6c:	f003 fd00 	bl	8007670 <USB_DevInit>
 8003c70:	4605      	mov	r5, r0
 8003c72:	2800      	cmp	r0, #0
 8003c74:	d1ac      	bne.n	8003bd0 <HAL_PCD_Init+0x5c>
  hpcd->State = HAL_PCD_STATE_READY;
 8003c76:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8003c78:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8003c7a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8003c7e:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8003c80:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8003c84:	d009      	beq.n	8003c9a <HAL_PCD_Init+0x126>
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c86:	6820      	ldr	r0, [r4, #0]
 8003c88:	f004 f8d8 	bl	8007e3c <USB_DevDisconnect>
}
 8003c8c:	4628      	mov	r0, r5
 8003c8e:	b00b      	add	sp, #44	; 0x2c
 8003c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003c92:	2501      	movs	r5, #1
}
 8003c94:	4628      	mov	r0, r5
 8003c96:	b00b      	add	sp, #44	; 0x2c
 8003c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	f000 fcdc 	bl	8004658 <HAL_PCDEx_ActivateLPM>
 8003ca0:	e7f1      	b.n	8003c86 <HAL_PCD_Init+0x112>
 8003ca2:	bf00      	nop

08003ca4 <HAL_PCD_Start>:
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8003ca4:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d01a      	beq.n	8003ce2 <HAL_PCD_Start+0x3e>
 8003cac:	2101      	movs	r1, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003cae:	6a82      	ldr	r2, [r0, #40]	; 0x28
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cb0:	6803      	ldr	r3, [r0, #0]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003cb2:	428a      	cmp	r2, r1
{
 8003cb4:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8003cb6:	f880 13bc 	strb.w	r1, [r0, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003cba:	d00a      	beq.n	8003cd2 <HAL_PCD_Start+0x2e>
 8003cbc:	4604      	mov	r4, r0
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f003 fcae 	bl	8007620 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003cc4:	6820      	ldr	r0, [r4, #0]
 8003cc6:	f004 f8a9 	bl	8007e1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003cca:	2000      	movs	r0, #0
 8003ccc:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 8003cd0:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003cd2:	6982      	ldr	r2, [r0, #24]
 8003cd4:	428a      	cmp	r2, r1
 8003cd6:	d0f1      	beq.n	8003cbc <HAL_PCD_Start+0x18>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003cd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003cde:	639a      	str	r2, [r3, #56]	; 0x38
 8003ce0:	e7ec      	b.n	8003cbc <HAL_PCD_Start+0x18>
  __HAL_LOCK(hpcd);
 8003ce2:	2002      	movs	r0, #2
}
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cec:	6806      	ldr	r6, [r0, #0]
{
 8003cee:	b089      	sub	sp, #36	; 0x24
 8003cf0:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003cf2:	4630      	mov	r0, r6
 8003cf4:	f004 f8e4 	bl	8007ec0 <USB_GetMode>
 8003cf8:	b110      	cbz	r0, 8003d00 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 8003cfa:	b009      	add	sp, #36	; 0x24
 8003cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d00:	4605      	mov	r5, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d02:	6820      	ldr	r0, [r4, #0]
 8003d04:	f004 f8aa 	bl	8007e5c <USB_ReadInterrupts>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d0f6      	beq.n	8003cfa <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003d0c:	6820      	ldr	r0, [r4, #0]
 8003d0e:	f004 f8a5 	bl	8007e5c <USB_ReadInterrupts>
 8003d12:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003d16:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003d18:	d003      	beq.n	8003d22 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003d1a:	6943      	ldr	r3, [r0, #20]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003d22:	f004 f89b 	bl	8007e5c <USB_ReadInterrupts>
 8003d26:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d2a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003d2c:	d011      	beq.n	8003d52 <HAL_PCD_IRQHandler+0x6a>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d2e:	6983      	ldr	r3, [r0, #24]
 8003d30:	f023 0310 	bic.w	r3, r3, #16
 8003d34:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8003d36:	6a37      	ldr	r7, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003d38:	f3c7 4343 	ubfx	r3, r7, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003d3c:	f007 080f 	and.w	r8, r7, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d07d      	beq.n	8003e40 <HAL_PCD_IRQHandler+0x158>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003d44:	2b06      	cmp	r3, #6
 8003d46:	f000 82ae 	beq.w	80042a6 <HAL_PCD_IRQHandler+0x5be>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d4a:	6983      	ldr	r3, [r0, #24]
 8003d4c:	f043 0310 	orr.w	r3, r3, #16
 8003d50:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d52:	f004 f883 	bl	8007e5c <USB_ReadInterrupts>
 8003d56:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d5a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d5c:	f040 8169 	bne.w	8004032 <HAL_PCD_IRQHandler+0x34a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d60:	f004 f87c 	bl	8007e5c <USB_ReadInterrupts>
 8003d64:	0347      	lsls	r7, r0, #13
 8003d66:	f100 80a8 	bmi.w	8003eba <HAL_PCD_IRQHandler+0x1d2>
 8003d6a:	f8d4 b000 	ldr.w	fp, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003d6e:	4658      	mov	r0, fp
 8003d70:	f004 f874 	bl	8007e5c <USB_ReadInterrupts>
 8003d74:	2800      	cmp	r0, #0
 8003d76:	f2c0 8083 	blt.w	8003e80 <HAL_PCD_IRQHandler+0x198>
 8003d7a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d7c:	f004 f86e 	bl	8007e5c <USB_ReadInterrupts>
 8003d80:	0500      	lsls	r0, r0, #20
 8003d82:	d44a      	bmi.n	8003e1a <HAL_PCD_IRQHandler+0x132>
 8003d84:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003d86:	f004 f869 	bl	8007e5c <USB_ReadInterrupts>
 8003d8a:	0102      	lsls	r2, r0, #4
 8003d8c:	d513      	bpl.n	8003db6 <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003d8e:	6822      	ldr	r2, [r4, #0]
      if (hpcd->LPM_State == LPM_L0)
 8003d90:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003d94:	6953      	ldr	r3, [r2, #20]
 8003d96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d9a:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8003d9c:	2900      	cmp	r1, #0
 8003d9e:	d146      	bne.n	8003e2e <HAL_PCD_IRQHandler+0x146>
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003da0:	6d53      	ldr	r3, [r2, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8003da2:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003da4:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003da6:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 8003daa:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003dae:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003db2:	f000 fc67 	bl	8004684 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003db6:	6820      	ldr	r0, [r4, #0]
 8003db8:	f004 f850 	bl	8007e5c <USB_ReadInterrupts>
 8003dbc:	04c3      	lsls	r3, r0, #19
 8003dbe:	f100 8191 	bmi.w	80040e4 <HAL_PCD_IRQHandler+0x3fc>
 8003dc2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003dc4:	f004 f84a 	bl	8007e5c <USB_ReadInterrupts>
 8003dc8:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8003dcc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003dce:	f040 8172 	bne.w	80040b6 <HAL_PCD_IRQHandler+0x3ce>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003dd2:	f004 f843 	bl	8007e5c <USB_ReadInterrupts>
 8003dd6:	0707      	lsls	r7, r0, #28
 8003dd8:	f100 8164 	bmi.w	80040a4 <HAL_PCD_IRQHandler+0x3bc>
 8003ddc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dde:	f004 f83d 	bl	8007e5c <USB_ReadInterrupts>
 8003de2:	02c6      	lsls	r6, r0, #11
 8003de4:	f100 81d9 	bmi.w	800419a <HAL_PCD_IRQHandler+0x4b2>
 8003de8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003dea:	f004 f837 	bl	8007e5c <USB_ReadInterrupts>
 8003dee:	0285      	lsls	r5, r0, #10
 8003df0:	f100 81c9 	bmi.w	8004186 <HAL_PCD_IRQHandler+0x49e>
 8003df4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003df6:	f004 f831 	bl	8007e5c <USB_ReadInterrupts>
 8003dfa:	0040      	lsls	r0, r0, #1
 8003dfc:	d454      	bmi.n	8003ea8 <HAL_PCD_IRQHandler+0x1c0>
 8003dfe:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003e00:	f004 f82c 	bl	8007e5c <USB_ReadInterrupts>
 8003e04:	0741      	lsls	r1, r0, #29
 8003e06:	f57f af78 	bpl.w	8003cfa <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003e0e:	076a      	lsls	r2, r5, #29
 8003e10:	d411      	bmi.n	8003e36 <HAL_PCD_IRQHandler+0x14e>
      hpcd->Instance->GOTGINT |= temp;
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	432a      	orrs	r2, r5
 8003e16:	605a      	str	r2, [r3, #4]
 8003e18:	e76f      	b.n	8003cfa <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003e1a:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8003e1e:	07d9      	lsls	r1, r3, #31
 8003e20:	d42a      	bmi.n	8003e78 <HAL_PCD_IRQHandler+0x190>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003e22:	6820      	ldr	r0, [r4, #0]
 8003e24:	6943      	ldr	r3, [r0, #20]
 8003e26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e2a:	6143      	str	r3, [r0, #20]
 8003e2c:	e7ab      	b.n	8003d86 <HAL_PCD_IRQHandler+0x9e>
        HAL_PCD_SuspendCallback(hpcd);
 8003e2e:	4620      	mov	r0, r4
 8003e30:	f00f fd54 	bl	80138dc <HAL_PCD_SuspendCallback>
 8003e34:	e7bf      	b.n	8003db6 <HAL_PCD_IRQHandler+0xce>
        HAL_PCD_DisconnectCallback(hpcd);
 8003e36:	4620      	mov	r0, r4
 8003e38:	f00f fd78 	bl	801392c <HAL_PCD_DisconnectCallback>
 8003e3c:	6823      	ldr	r3, [r4, #0]
 8003e3e:	e7e8      	b.n	8003e12 <HAL_PCD_IRQHandler+0x12a>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003e40:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003e44:	421f      	tst	r7, r3
 8003e46:	d080      	beq.n	8003d4a <HAL_PCD_IRQHandler+0x62>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e48:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8003e4c:	f3c7 170a 	ubfx	r7, r7, #4, #11
 8003e50:	4630      	mov	r0, r6
 8003e52:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8003e56:	463a      	mov	r2, r7
 8003e58:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 8003e5c:	f003 ff4a 	bl	8007cf4 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e60:	f8d8 2208 	ldr.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e64:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e68:	443a      	add	r2, r7
 8003e6a:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e6c:	441f      	add	r7, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e6e:	f8c8 2208 	str.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e72:	f8c8 7214 	str.w	r7, [r8, #532]	; 0x214
 8003e76:	e768      	b.n	8003d4a <HAL_PCD_IRQHandler+0x62>
        HAL_PCD_SuspendCallback(hpcd);
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f00f fd2f 	bl	80138dc <HAL_PCD_SuspendCallback>
 8003e7e:	e7d0      	b.n	8003e22 <HAL_PCD_IRQHandler+0x13a>
      if (hpcd->LPM_State == LPM_L1)
 8003e80:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e84:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8003e88:	2901      	cmp	r1, #1
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	f8c6 2804 	str.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8003e92:	f000 81dc 	beq.w	800424e <HAL_PCD_IRQHandler+0x566>
        HAL_PCD_ResumeCallback(hpcd);
 8003e96:	4620      	mov	r0, r4
 8003e98:	f00f fd38 	bl	801390c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003e9c:	6820      	ldr	r0, [r4, #0]
 8003e9e:	6943      	ldr	r3, [r0, #20]
 8003ea0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ea4:	6143      	str	r3, [r0, #20]
 8003ea6:	e769      	b.n	8003d7c <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_ConnectCallback(hpcd);
 8003ea8:	4620      	mov	r0, r4
 8003eaa:	f00f fd3b 	bl	8013924 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003eae:	6820      	ldr	r0, [r4, #0]
 8003eb0:	6943      	ldr	r3, [r0, #20]
 8003eb2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003eb6:	6143      	str	r3, [r0, #20]
 8003eb8:	e7a2      	b.n	8003e00 <HAL_PCD_IRQHandler+0x118>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003eba:	6820      	ldr	r0, [r4, #0]
 8003ebc:	f003 ffda 	bl	8007e74 <USB_ReadDevAllInEpInterrupt>
 8003ec0:	f8d4 b000 	ldr.w	fp, [r4]
      while (ep_intr != 0U)
 8003ec4:	4681      	mov	r9, r0
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	f43f af51 	beq.w	8003d6e <HAL_PCD_IRQHandler+0x86>
 8003ecc:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8003ed0:	46a0      	mov	r8, r4
      epnum = 0U;
 8003ed2:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003ed6:	9505      	str	r5, [sp, #20]
 8003ed8:	e9cd 3603 	strd	r3, r6, [sp, #12]
 8003edc:	e007      	b.n	8003eee <HAL_PCD_IRQHandler+0x206>
      while (ep_intr != 0U)
 8003ede:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8003ee2:	f10a 0a01 	add.w	sl, sl, #1
 8003ee6:	f108 081c 	add.w	r8, r8, #28
      while (ep_intr != 0U)
 8003eea:	f000 8160 	beq.w	80041ae <HAL_PCD_IRQHandler+0x4c6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003eee:	f019 0f01 	tst.w	r9, #1
 8003ef2:	d0f4      	beq.n	8003ede <HAL_PCD_IRQHandler+0x1f6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003ef4:	fa5f f68a 	uxtb.w	r6, sl
 8003ef8:	4658      	mov	r0, fp
 8003efa:	4631      	mov	r1, r6
 8003efc:	f003 ffcc 	bl	8007e98 <USB_ReadDevInEPInterrupt>
 8003f00:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003f02:	07e8      	lsls	r0, r5, #31
 8003f04:	d518      	bpl.n	8003f38 <HAL_PCD_IRQHandler+0x250>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f06:	9b04      	ldr	r3, [sp, #16]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f08:	2701      	movs	r7, #1
 8003f0a:	f00a 010f 	and.w	r1, sl, #15
 8003f0e:	9a03      	ldr	r2, [sp, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f10:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f14:	fa07 f101 	lsl.w	r1, r7, r1
 8003f18:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f1c:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8003f20:	6921      	ldr	r1, [r4, #16]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f22:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            if (hpcd->Init.dma_enable == 1U)
 8003f26:	42b9      	cmp	r1, r7
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f28:	4613      	mov	r3, r2
 8003f2a:	609f      	str	r7, [r3, #8]
            if (hpcd->Init.dma_enable == 1U)
 8003f2c:	f000 8196 	beq.w	800425c <HAL_PCD_IRQHandler+0x574>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003f30:	4631      	mov	r1, r6
 8003f32:	4620      	mov	r0, r4
 8003f34:	f00f fcae 	bl	8013894 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003f38:	0729      	lsls	r1, r5, #28
 8003f3a:	d504      	bpl.n	8003f46 <HAL_PCD_IRQHandler+0x25e>
 8003f3c:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003f3e:	2208      	movs	r2, #8
 8003f40:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8003f44:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003f46:	06ea      	lsls	r2, r5, #27
 8003f48:	d504      	bpl.n	8003f54 <HAL_PCD_IRQHandler+0x26c>
 8003f4a:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003f4c:	2210      	movs	r2, #16
 8003f4e:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8003f52:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003f54:	066b      	lsls	r3, r5, #25
 8003f56:	d504      	bpl.n	8003f62 <HAL_PCD_IRQHandler+0x27a>
 8003f58:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003f5a:	2240      	movs	r2, #64	; 0x40
 8003f5c:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8003f60:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003f62:	07af      	lsls	r7, r5, #30
 8003f64:	d504      	bpl.n	8003f70 <HAL_PCD_IRQHandler+0x288>
 8003f66:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003f68:	2202      	movs	r2, #2
 8003f6a:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8003f6e:	609a      	str	r2, [r3, #8]
 8003f70:	6827      	ldr	r7, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003f72:	062d      	lsls	r5, r5, #24
 8003f74:	46bb      	mov	fp, r7
 8003f76:	d5b2      	bpl.n	8003ede <HAL_PCD_IRQHandler+0x1f6>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8003f78:	e9d8 2314 	ldrd	r2, r3, [r8, #80]	; 0x50
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d8ae      	bhi.n	8003ede <HAL_PCD_IRQHandler+0x1f6>
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8003f80:	1ad5      	subs	r5, r2, r3

  if (len > ep->maxpacket)
 8003f82:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f86:	f507 6110 	add.w	r1, r7, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8003f8a:	4285      	cmp	r5, r0
 8003f8c:	46ac      	mov	ip, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f8e:	eb01 114a 	add.w	r1, r1, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8003f92:	bf28      	it	cs
 8003f94:	4684      	movcs	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f96:	9106      	str	r1, [sp, #24]
 8003f98:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 8003f9a:	f10c 0c03 	add.w	ip, ip, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f9e:	b289      	uxth	r1, r1
 8003fa0:	ebb1 0f9c 	cmp.w	r1, ip, lsr #2
 8003fa4:	d335      	bcc.n	8004012 <HAL_PCD_IRQHandler+0x32a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fa6:	b3a2      	cbz	r2, 8004012 <HAL_PCD_IRQHandler+0x32a>
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d232      	bcs.n	8004012 <HAL_PCD_IRQHandler+0x32a>
 8003fac:	f8cd a01c 	str.w	sl, [sp, #28]
 8003fb0:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
 8003fb4:	f8dd a018 	ldr.w	sl, [sp, #24]
 8003fb8:	e00b      	b.n	8003fd2 <HAL_PCD_IRQHandler+0x2ea>
 8003fba:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	eba2 0503 	sub.w	r5, r2, r3
 8003fc4:	f240 8182 	bls.w	80042cc <HAL_PCD_IRQHandler+0x5e4>
 8003fc8:	2a00      	cmp	r2, #0
 8003fca:	f000 817f 	beq.w	80042cc <HAL_PCD_IRQHandler+0x5e4>
 8003fce:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
 8003fd2:	4285      	cmp	r5, r0
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003fd4:	4632      	mov	r2, r6
 8003fd6:	bf28      	it	cs
 8003fd8:	4605      	movcs	r5, r0
 8003fda:	7c20      	ldrb	r0, [r4, #16]
 8003fdc:	b2ab      	uxth	r3, r5
 8003fde:	9000      	str	r0, [sp, #0]
 8003fe0:	4638      	mov	r0, r7
 8003fe2:	f003 fe71 	bl	8007cc8 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fe6:	f8da 2018 	ldr.w	r2, [sl, #24]
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8003fea:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 8003fee:	1ce8      	adds	r0, r5, #3
    ep->xfer_count += len;
 8003ff0:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ff4:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 8003ff6:	4429      	add	r1, r5
    ep->xfer_count += len;
 8003ff8:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ffa:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 8003ffe:	f8c8 1048 	str.w	r1, [r8, #72]	; 0x48
    ep->xfer_count += len;
 8004002:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004006:	d2d8      	bcs.n	8003fba <HAL_PCD_IRQHandler+0x2d2>
 8004008:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800400c:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8004010:	6827      	ldr	r7, [r4, #0]
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004012:	4293      	cmp	r3, r2
 8004014:	f0c0 815e 	bcc.w	80042d4 <HAL_PCD_IRQHandler+0x5ec>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004018:	f50b 6100 	add.w	r1, fp, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800401c:	f00a 020f 	and.w	r2, sl, #15
 8004020:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004022:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8004024:	46bb      	mov	fp, r7
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004026:	fa00 f202 	lsl.w	r2, r0, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800402a:	ea23 0302 	bic.w	r3, r3, r2
 800402e:	634b      	str	r3, [r1, #52]	; 0x34
 8004030:	e755      	b.n	8003ede <HAL_PCD_IRQHandler+0x1f6>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004032:	f003 ff17 	bl	8007e64 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8004036:	4607      	mov	r7, r0
 8004038:	6820      	ldr	r0, [r4, #0]
 800403a:	2f00      	cmp	r7, #0
 800403c:	f43f ae90 	beq.w	8003d60 <HAL_PCD_IRQHandler+0x78>
      epnum = 0U;
 8004040:	f04f 0800 	mov.w	r8, #0
 8004044:	f506 6a30 	add.w	sl, r6, #2816	; 0xb00
 8004048:	e004      	b.n	8004054 <HAL_PCD_IRQHandler+0x36c>
      while (ep_intr != 0U)
 800404a:	087f      	lsrs	r7, r7, #1
        epnum++;
 800404c:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 8004050:	f43f ae86 	beq.w	8003d60 <HAL_PCD_IRQHandler+0x78>
        if ((ep_intr & 0x1U) != 0U)
 8004054:	07f9      	lsls	r1, r7, #31
 8004056:	d5f8      	bpl.n	800404a <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004058:	fa5f fb88 	uxtb.w	fp, r8
 800405c:	4659      	mov	r1, fp
 800405e:	f003 ff11 	bl	8007e84 <USB_ReadDevOutEPInterrupt>
 8004062:	4681      	mov	r9, r0
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004064:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004066:	f019 0f01 	tst.w	r9, #1
 800406a:	f040 80a3 	bne.w	80041b4 <HAL_PCD_IRQHandler+0x4cc>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800406e:	f019 0f08 	tst.w	r9, #8
 8004072:	f040 80c4 	bne.w	80041fe <HAL_PCD_IRQHandler+0x516>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004076:	f019 0f10 	tst.w	r9, #16
 800407a:	d003      	beq.n	8004084 <HAL_PCD_IRQHandler+0x39c>
 800407c:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004080:	2210      	movs	r2, #16
 8004082:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004084:	f019 0f20 	tst.w	r9, #32
 8004088:	d003      	beq.n	8004092 <HAL_PCD_IRQHandler+0x3aa>
 800408a:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800408e:	2220      	movs	r2, #32
 8004090:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004092:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 8004096:	d0d8      	beq.n	800404a <HAL_PCD_IRQHandler+0x362>
 8004098:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800409c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040a0:	609a      	str	r2, [r3, #8]
 80040a2:	e7d2      	b.n	800404a <HAL_PCD_IRQHandler+0x362>
      HAL_PCD_SOFCallback(hpcd);
 80040a4:	4620      	mov	r0, r4
 80040a6:	f00f fbff 	bl	80138a8 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80040aa:	6820      	ldr	r0, [r4, #0]
 80040ac:	6943      	ldr	r3, [r0, #20]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	6143      	str	r3, [r0, #20]
 80040b4:	e693      	b.n	8003dde <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 80040b6:	f003 ff07 	bl	8007ec8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80040ba:	6820      	ldr	r0, [r4, #0]
 80040bc:	f003 fbba 	bl	8007834 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040c0:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80040c2:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040c4:	f001 f834 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 80040c8:	7b22      	ldrb	r2, [r4, #12]
 80040ca:	4601      	mov	r1, r0
 80040cc:	4628      	mov	r0, r5
 80040ce:	f003 fa27 	bl	8007520 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80040d2:	4620      	mov	r0, r4
 80040d4:	f00f fbec 	bl	80138b0 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80040d8:	6820      	ldr	r0, [r4, #0]
 80040da:	6943      	ldr	r3, [r0, #20]
 80040dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040e0:	6143      	str	r3, [r0, #20]
 80040e2:	e676      	b.n	8003dd2 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80040e4:	f506 6700 	add.w	r7, r6, #2048	; 0x800
 80040e8:	687b      	ldr	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80040ea:	6820      	ldr	r0, [r4, #0]
 80040ec:	2110      	movs	r1, #16
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80040f4:	f003 fb8c 	bl	8007810 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040f8:	6860      	ldr	r0, [r4, #4]
 80040fa:	b308      	cbz	r0, 8004140 <HAL_PCD_IRQHandler+0x458>
 80040fc:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004100:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8004104:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004106:	3501      	adds	r5, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800410c:	4285      	cmp	r5, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800410e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8004112:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004116:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800411a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800411e:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004122:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004126:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800412a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800412e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004132:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8004136:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800413a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800413e:	d1e1      	bne.n	8004104 <HAL_PCD_IRQHandler+0x41c>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004140:	69fb      	ldr	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004142:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004144:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004148:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800414a:	2a00      	cmp	r2, #0
 800414c:	d075      	beq.n	800423a <HAL_PCD_IRQHandler+0x552>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800414e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004152:	f043 030b 	orr.w	r3, r3, #11
 8004156:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800415a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800415c:	f043 030b 	orr.w	r3, r3, #11
 8004160:	647b      	str	r3, [r7, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004162:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004166:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800416a:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800416c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004170:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004172:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004176:	f003 febd 	bl	8007ef4 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800417a:	6820      	ldr	r0, [r4, #0]
 800417c:	6943      	ldr	r3, [r0, #20]
 800417e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004182:	6143      	str	r3, [r0, #20]
 8004184:	e61e      	b.n	8003dc4 <HAL_PCD_IRQHandler+0xdc>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004186:	4620      	mov	r0, r4
 8004188:	2100      	movs	r1, #0
 800418a:	f00f fbc3 	bl	8013914 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800418e:	6820      	ldr	r0, [r4, #0]
 8004190:	6943      	ldr	r3, [r0, #20]
 8004192:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004196:	6143      	str	r3, [r0, #20]
 8004198:	e62d      	b.n	8003df6 <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800419a:	4620      	mov	r0, r4
 800419c:	2100      	movs	r1, #0
 800419e:	f00f fbbd 	bl	801391c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80041a2:	6820      	ldr	r0, [r4, #0]
 80041a4:	6943      	ldr	r3, [r0, #20]
 80041a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041aa:	6143      	str	r3, [r0, #20]
 80041ac:	e61d      	b.n	8003dea <HAL_PCD_IRQHandler+0x102>
 80041ae:	e9dd 6504 	ldrd	r6, r5, [sp, #16]
 80041b2:	e5dc      	b.n	8003d6e <HAL_PCD_IRQHandler+0x86>
 80041b4:	ea4f 1348 	mov.w	r3, r8, lsl #5
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 80041b8:	6922      	ldr	r2, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80041ba:	f500 6e30 	add.w	lr, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80041be:	f04f 0c01 	mov.w	ip, #1
 80041c2:	eb0a 0103 	add.w	r1, sl, r3
  if (hpcd->Init.dma_enable == 1U)
 80041c6:	2a01      	cmp	r2, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80041c8:	4473      	add	r3, lr
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80041ca:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80041ce:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80041d2:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 80041d4:	d05a      	beq.n	800428c <HAL_PCD_IRQHandler+0x5a4>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80041d6:	4a5e      	ldr	r2, [pc, #376]	; (8004350 <HAL_PCD_IRQHandler+0x668>)
 80041d8:	4594      	cmp	ip, r2
 80041da:	d07d      	beq.n	80042d8 <HAL_PCD_IRQHandler+0x5f0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80041dc:	f1b8 0f00 	cmp.w	r8, #0
 80041e0:	d107      	bne.n	80041f2 <HAL_PCD_IRQHandler+0x50a>
 80041e2:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 80041e6:	b923      	cbnz	r3, 80041f2 <HAL_PCD_IRQHandler+0x50a>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80041e8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80041ec:	4641      	mov	r1, r8
 80041ee:	f003 fe81 	bl	8007ef4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041f2:	4620      	mov	r0, r4
 80041f4:	4659      	mov	r1, fp
 80041f6:	f00f fb43 	bl	8013880 <HAL_PCD_DataOutStageCallback>
 80041fa:	6820      	ldr	r0, [r4, #0]
 80041fc:	e737      	b.n	800406e <HAL_PCD_IRQHandler+0x386>
 80041fe:	ea4f 1348 	mov.w	r3, r8, lsl #5
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004202:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004206:	f04f 0c08 	mov.w	ip, #8
 800420a:	eb0a 0103 	add.w	r1, sl, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800420e:	4413      	add	r3, r2
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004210:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004214:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004216:	484f      	ldr	r0, [pc, #316]	; (8004354 <HAL_PCD_IRQHandler+0x66c>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004218:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800421a:	4282      	cmp	r2, r0
 800421c:	d931      	bls.n	8004282 <HAL_PCD_IRQHandler+0x59a>
 800421e:	040a      	lsls	r2, r1, #16
 8004220:	d502      	bpl.n	8004228 <HAL_PCD_IRQHandler+0x540>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004222:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004226:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004228:	4620      	mov	r0, r4
 800422a:	f00f fb23 	bl	8013874 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800422e:	6921      	ldr	r1, [r4, #16]
 8004230:	2901      	cmp	r1, #1
 8004232:	f000 8084 	beq.w	800433e <HAL_PCD_IRQHandler+0x656>
 8004236:	6820      	ldr	r0, [r4, #0]
 8004238:	e71d      	b.n	8004076 <HAL_PCD_IRQHandler+0x38e>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	f242 032b 	movw	r3, #8235	; 0x202b
 8004240:	4313      	orrs	r3, r2
 8004242:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	f043 030b 	orr.w	r3, r3, #11
 800424a:	613b      	str	r3, [r7, #16]
 800424c:	e789      	b.n	8004162 <HAL_PCD_IRQHandler+0x47a>
        hpcd->LPM_State = LPM_L0;
 800424e:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004250:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8004252:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004256:	f000 fa15 	bl	8004684 <HAL_PCDEx_LPM_Callback>
 800425a:	e61f      	b.n	8003e9c <HAL_PCD_IRQHandler+0x1b4>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800425c:	e9d8 2311 	ldrd	r2, r3, [r8, #68]	; 0x44
 8004260:	4413      	add	r3, r2
 8004262:	f8c8 3048 	str.w	r3, [r8, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004266:	f1ba 0f00 	cmp.w	sl, #0
 800426a:	f47f ae61 	bne.w	8003f30 <HAL_PCD_IRQHandler+0x248>
 800426e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004270:	2b00      	cmp	r3, #0
 8004272:	f47f ae5d 	bne.w	8003f30 <HAL_PCD_IRQHandler+0x248>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004276:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800427a:	6820      	ldr	r0, [r4, #0]
 800427c:	f003 fe3a 	bl	8007ef4 <USB_EP0_OutStart>
 8004280:	e656      	b.n	8003f30 <HAL_PCD_IRQHandler+0x248>
  HAL_PCD_SetupStageCallback(hpcd);
 8004282:	4620      	mov	r0, r4
 8004284:	f00f faf6 	bl	8013874 <HAL_PCD_SetupStageCallback>
 8004288:	6820      	ldr	r0, [r4, #0]
 800428a:	e6f4      	b.n	8004076 <HAL_PCD_IRQHandler+0x38e>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800428c:	070a      	lsls	r2, r1, #28
 800428e:	d52a      	bpl.n	80042e6 <HAL_PCD_IRQHandler+0x5fe>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004290:	4a30      	ldr	r2, [pc, #192]	; (8004354 <HAL_PCD_IRQHandler+0x66c>)
 8004292:	4594      	cmp	ip, r2
 8004294:	f67f aeeb 	bls.w	800406e <HAL_PCD_IRQHandler+0x386>
 8004298:	0409      	lsls	r1, r1, #16
 800429a:	f57f aee8 	bpl.w	800406e <HAL_PCD_IRQHandler+0x386>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800429e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	e6e3      	b.n	800406e <HAL_PCD_IRQHandler+0x386>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042a6:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80042aa:	2208      	movs	r2, #8
 80042ac:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 80042b0:	4630      	mov	r0, r6
 80042b2:	f003 fd1f 	bl	8007cf4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042b6:	f3c7 130a 	ubfx	r3, r7, #4, #11
 80042ba:	eb04 0288 	add.w	r2, r4, r8, lsl #2
 80042be:	6820      	ldr	r0, [r4, #0]
 80042c0:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 80042c4:	440b      	add	r3, r1
 80042c6:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 80042ca:	e53e      	b.n	8003d4a <HAL_PCD_IRQHandler+0x62>
 80042cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80042d0:	6827      	ldr	r7, [r4, #0]
 80042d2:	e69e      	b.n	8004012 <HAL_PCD_IRQHandler+0x32a>
 80042d4:	46bb      	mov	fp, r7
 80042d6:	e602      	b.n	8003ede <HAL_PCD_IRQHandler+0x1f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80042d8:	040a      	lsls	r2, r1, #16
 80042da:	d4e0      	bmi.n	800429e <HAL_PCD_IRQHandler+0x5b6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80042dc:	0689      	lsls	r1, r1, #26
 80042de:	d588      	bpl.n	80041f2 <HAL_PCD_IRQHandler+0x50a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042e0:	2220      	movs	r2, #32
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	e785      	b.n	80041f2 <HAL_PCD_IRQHandler+0x50a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80042e6:	068a      	lsls	r2, r1, #26
 80042e8:	d42f      	bmi.n	800434a <HAL_PCD_IRQHandler+0x662>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80042ea:	f011 0f28 	tst.w	r1, #40	; 0x28
 80042ee:	f47f aebe 	bne.w	800406e <HAL_PCD_IRQHandler+0x386>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042f2:	4a18      	ldr	r2, [pc, #96]	; (8004354 <HAL_PCD_IRQHandler+0x66c>)
 80042f4:	4594      	cmp	ip, r2
 80042f6:	d901      	bls.n	80042fc <HAL_PCD_IRQHandler+0x614>
 80042f8:	0409      	lsls	r1, r1, #16
 80042fa:	d4d0      	bmi.n	800429e <HAL_PCD_IRQHandler+0x5b6>
 80042fc:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004300:	6919      	ldr	r1, [r3, #16]
 8004302:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004306:	f3c1 0112 	ubfx	r1, r1, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800430a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800430e:	eba2 0c01 	sub.w	ip, r2, r1
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004312:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8004316:	440a      	add	r2, r1
        hpcd->OUT_ep[epnum].xfer_count =
 8004318:	f8c3 c214 	str.w	ip, [r3, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800431c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004320:	f1b8 0f00 	cmp.w	r8, #0
 8004324:	f47f af65 	bne.w	80041f2 <HAL_PCD_IRQHandler+0x50a>
 8004328:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 800432c:	2b00      	cmp	r3, #0
 800432e:	f47f af60 	bne.w	80041f2 <HAL_PCD_IRQHandler+0x50a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004332:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8004336:	2101      	movs	r1, #1
 8004338:	f003 fddc 	bl	8007ef4 <USB_EP0_OutStart>
 800433c:	e759      	b.n	80041f2 <HAL_PCD_IRQHandler+0x50a>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800433e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8004342:	6820      	ldr	r0, [r4, #0]
 8004344:	f003 fdd6 	bl	8007ef4 <USB_EP0_OutStart>
 8004348:	e775      	b.n	8004236 <HAL_PCD_IRQHandler+0x54e>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800434a:	2220      	movs	r2, #32
 800434c:	609a      	str	r2, [r3, #8]
 800434e:	e68e      	b.n	800406e <HAL_PCD_IRQHandler+0x386>
 8004350:	4f54310a 	.word	0x4f54310a
 8004354:	4f54300a 	.word	0x4f54300a

08004358 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8004358:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800435c:	2a01      	cmp	r2, #1
 800435e:	d00d      	beq.n	800437c <HAL_PCD_SetAddress+0x24>
 8004360:	2201      	movs	r2, #1
{
 8004362:	b510      	push	{r4, lr}
 8004364:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8004366:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800436a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800436c:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004370:	f003 fd42 	bl	8007df8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004374:	2000      	movs	r0, #0
 8004376:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800437a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800437c:	2002      	movs	r0, #2
}
 800437e:	4770      	bx	lr

08004380 <HAL_PCD_EP_Open>:
{
 8004380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004382:	f001 040f 	and.w	r4, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8004386:	0609      	lsls	r1, r1, #24
 8004388:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 800438c:	ea4f 0585 	mov.w	r5, r5, lsl #2
 8004390:	d422      	bmi.n	80043d8 <HAL_PCD_EP_Open+0x58>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004392:	f505 71fe 	add.w	r1, r5, #508	; 0x1fc
    ep->is_in = 0U;
 8004396:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 800439a:	2600      	movs	r6, #0
 800439c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043a0:	4401      	add	r1, r0
    ep->is_in = 0U;
 80043a2:	f885 61fd 	strb.w	r6, [r5, #509]	; 0x1fd
  if (ep->is_in != 0U)
 80043a6:	784d      	ldrb	r5, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043a8:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 80043aa:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 80043ac:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 80043ae:	b105      	cbz	r5, 80043b2 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 80043b0:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d101      	bne.n	80043ba <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 80043ba:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d015      	beq.n	80043ee <HAL_PCD_EP_Open+0x6e>
 80043c2:	4604      	mov	r4, r0
 80043c4:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80043c6:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80043c8:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80043cc:	f003 fa3e 	bl	800784c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043d0:	2000      	movs	r0, #0
 80043d2:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80043d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 80043d8:	ebc4 06c4 	rsb	r6, r4, r4, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043dc:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    ep->is_in = 1U;
 80043e0:	2701      	movs	r7, #1
 80043e2:	eb00 0586 	add.w	r5, r0, r6, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043e6:	4401      	add	r1, r0
    ep->is_in = 1U;
 80043e8:	f885 703d 	strb.w	r7, [r5, #61]	; 0x3d
 80043ec:	e7db      	b.n	80043a6 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 80043ee:	2002      	movs	r0, #2
}
 80043f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043f2:	bf00      	nop

080043f4 <HAL_PCD_EP_Close>:
{
 80043f4:	f001 020f 	and.w	r2, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 80043f8:	0609      	lsls	r1, r1, #24
{
 80043fa:	b538      	push	{r3, r4, r5, lr}
 80043fc:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8004400:	ea4f 0383 	mov.w	r3, r3, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8004404:	d419      	bmi.n	800443a <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004406:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 800440a:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 800440e:	2400      	movs	r4, #0
 8004410:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004414:	4401      	add	r1, r0
    ep->is_in = 0U;
 8004416:	f883 41fd 	strb.w	r4, [r3, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800441a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800441c:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8004420:	2b01      	cmp	r3, #1
 8004422:	d019      	beq.n	8004458 <HAL_PCD_EP_Close+0x64>
 8004424:	4604      	mov	r4, r0
 8004426:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004428:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800442a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800442e:	f003 fa4f 	bl	80078d0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004432:	2000      	movs	r0, #0
 8004434:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8004438:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800443a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 800443e:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 8004442:	2501      	movs	r5, #1
 8004444:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004448:	4401      	add	r1, r0
    ep->is_in = 1U;
 800444a:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800444e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004450:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8004454:	2b01      	cmp	r3, #1
 8004456:	d1e5      	bne.n	8004424 <HAL_PCD_EP_Close+0x30>
 8004458:	2002      	movs	r0, #2
}
 800445a:	bd38      	pop	{r3, r4, r5, pc}

0800445c <HAL_PCD_EP_Receive>:
{
 800445c:	b570      	push	{r4, r5, r6, lr}
 800445e:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 8004462:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004464:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8004466:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800446a:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800446e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004472:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 8004476:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 800447a:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 800447e:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8004482:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8004486:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800448a:	6903      	ldr	r3, [r0, #16]
 800448c:	6800      	ldr	r0, [r0, #0]
 800448e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8004490:	bf08      	it	eq
 8004492:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 8004496:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004498:	b11d      	cbz	r5, 80044a2 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800449a:	f003 fa79 	bl	8007990 <USB_EPStartXfer>
}
 800449e:	2000      	movs	r0, #0
 80044a0:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044a2:	f003 fb89 	bl	8007bb8 <USB_EP0StartXfer>
}
 80044a6:	2000      	movs	r0, #0
 80044a8:	bd70      	pop	{r4, r5, r6, pc}
 80044aa:	bf00      	nop

080044ac <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80044ac:	f001 010f 	and.w	r1, r1, #15
 80044b0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80044b4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 80044b8:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop

080044c0 <HAL_PCD_EP_Transmit>:
{
 80044c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c2:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 80044c6:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 80044c8:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044ca:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80044cc:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044d0:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 80044d4:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044d8:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 80044da:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 80044dc:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 80044de:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 80044e2:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 80044e4:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 80044e8:	6903      	ldr	r3, [r0, #16]
 80044ea:	6800      	ldr	r0, [r0, #0]
 80044ec:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 80044ee:	bf08      	it	eq
 80044f0:	64e2      	streq	r2, [r4, #76]	; 0x4c
 80044f2:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044f4:	b11d      	cbz	r5, 80044fe <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044f6:	f003 fa4b 	bl	8007990 <USB_EPStartXfer>
}
 80044fa:	2000      	movs	r0, #0
 80044fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044fe:	f003 fb5b 	bl	8007bb8 <USB_EP0StartXfer>
}
 8004502:	2000      	movs	r0, #0
 8004504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004506:	bf00      	nop

08004508 <HAL_PCD_EP_SetStall>:
{
 8004508:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800450a:	6843      	ldr	r3, [r0, #4]
 800450c:	f001 050f 	and.w	r5, r1, #15
 8004510:	429d      	cmp	r5, r3
 8004512:	d81f      	bhi.n	8004554 <HAL_PCD_EP_SetStall+0x4c>
  if ((0x80U & ep_addr) == 0x80U)
 8004514:	060b      	lsls	r3, r1, #24
 8004516:	d41f      	bmi.n	8004558 <HAL_PCD_EP_SetStall+0x50>
    ep->is_in = 0U;
 8004518:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800451c:	241c      	movs	r4, #28
    ep->is_in = 0U;
 800451e:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8004520:	fb04 0101 	mla	r1, r4, r1, r0
    ep->is_in = 0U;
 8004524:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8004528:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800452c:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8004530:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8004532:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8004534:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8004536:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800453a:	429a      	cmp	r2, r3
 800453c:	d01e      	beq.n	800457c <HAL_PCD_EP_SetStall+0x74>
 800453e:	4604      	mov	r4, r0
 8004540:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004544:	6800      	ldr	r0, [r0, #0]
 8004546:	f003 fbfb 	bl	8007d40 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800454a:	b1cd      	cbz	r5, 8004580 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 800454c:	2000      	movs	r0, #0
 800454e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8004552:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004554:	2001      	movs	r0, #1
}
 8004556:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004558:	211c      	movs	r1, #28
    ep->is_in = 1U;
 800455a:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800455e:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004560:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8004564:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004568:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800456a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800456e:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8004570:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8004572:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8004574:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8004578:	429a      	cmp	r2, r3
 800457a:	d1e0      	bne.n	800453e <HAL_PCD_EP_SetStall+0x36>
 800457c:	2002      	movs	r0, #2
}
 800457e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004580:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8004584:	7c21      	ldrb	r1, [r4, #16]
 8004586:	6820      	ldr	r0, [r4, #0]
 8004588:	f003 fcb4 	bl	8007ef4 <USB_EP0_OutStart>
 800458c:	e7de      	b.n	800454c <HAL_PCD_EP_SetStall+0x44>
 800458e:	bf00      	nop

08004590 <HAL_PCD_EP_ClrStall>:
{
 8004590:	b538      	push	{r3, r4, r5, lr}
 8004592:	f001 020f 	and.w	r2, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004596:	6843      	ldr	r3, [r0, #4]
 8004598:	429a      	cmp	r2, r3
 800459a:	d821      	bhi.n	80045e0 <HAL_PCD_EP_ClrStall+0x50>
 800459c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 80045a0:	0609      	lsls	r1, r1, #24
 80045a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80045a6:	d41d      	bmi.n	80045e4 <HAL_PCD_EP_ClrStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045a8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 80045ac:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 80045b0:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045b2:	18c1      	adds	r1, r0, r3
    ep->is_in = 0U;
 80045b4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 80045b8:	f883 51fd 	strb.w	r5, [r3, #509]	; 0x1fd
  ep->is_stall = 0U;
 80045bc:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80045be:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 80045c0:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80045c2:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d01c      	beq.n	8004604 <HAL_PCD_EP_ClrStall+0x74>
 80045ca:	4604      	mov	r4, r0
 80045cc:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80045ce:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80045d0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80045d4:	f003 fbe4 	bl	8007da0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80045d8:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
  return HAL_OK;
 80045dc:	4628      	mov	r0, r5
}
 80045de:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80045e0:	2001      	movs	r0, #1
}
 80045e2:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 80045e4:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045e8:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 80045ea:	2501      	movs	r5, #1
 80045ec:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045f0:	18c1      	adds	r1, r0, r3
    ep->is_in = 1U;
 80045f2:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  ep->is_stall = 0U;
 80045f6:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80045f8:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 80045fa:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80045fc:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8004600:	2b01      	cmp	r3, #1
 8004602:	d1e2      	bne.n	80045ca <HAL_PCD_EP_ClrStall+0x3a>
 8004604:	2002      	movs	r0, #2
}
 8004606:	bd38      	pop	{r3, r4, r5, pc}

08004608 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004608:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800460a:	6805      	ldr	r5, [r0, #0]
 800460c:	0412      	lsls	r2, r2, #16
 800460e:	6a6c      	ldr	r4, [r5, #36]	; 0x24

  if (fifo == 0U)
 8004610:	b1c1      	cbz	r1, 8004644 <HAL_PCDEx_SetTxFiFo+0x3c>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004612:	6aab      	ldr	r3, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8004614:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004616:	eb04 4413 	add.w	r4, r4, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800461a:	d00b      	beq.n	8004634 <HAL_PCDEx_SetTxFiFo+0x2c>
 800461c:	2300      	movs	r3, #0
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800461e:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8004622:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004624:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8004628:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800462a:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800462c:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800462e:	eb04 4410 	add.w	r4, r4, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8004632:	d3f4      	bcc.n	800461e <HAL_PCDEx_SetTxFiFo+0x16>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004634:	3140      	adds	r1, #64	; 0x40
 8004636:	4314      	orrs	r4, r2
  }

  return HAL_OK;
}
 8004638:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800463a:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 800463e:	604c      	str	r4, [r1, #4]
}
 8004640:	bc30      	pop	{r4, r5}
 8004642:	4770      	bx	lr
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004644:	4314      	orrs	r4, r2
}
 8004646:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004648:	62ac      	str	r4, [r5, #40]	; 0x28
}
 800464a:	bc30      	pop	{r4, r5}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop

08004650 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8004650:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8004652:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8004654:	6259      	str	r1, [r3, #36]	; 0x24
}
 8004656:	4770      	bx	lr

08004658 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004658:	6803      	ldr	r3, [r0, #0]

  hpcd->lpm_active = 1U;
 800465a:	2101      	movs	r1, #1
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800465c:	4a08      	ldr	r2, [pc, #32]	; (8004680 <HAL_PCDEx_ActivateLPM+0x28>)
{
 800465e:	b430      	push	{r4, r5}
  hpcd->lpm_active = 1U;
 8004660:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
{
 8004664:	4604      	mov	r4, r0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004666:	6999      	ldr	r1, [r3, #24]
  hpcd->LPM_State = LPM_L0;
 8004668:	2500      	movs	r5, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800466a:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  hpcd->LPM_State = LPM_L0;
 800466e:	f884 53f4 	strb.w	r5, [r4, #1012]	; 0x3f4

  return HAL_OK;
}
 8004672:	4628      	mov	r0, r5
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004674:	6199      	str	r1, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004676:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004678:	430a      	orrs	r2, r1
}
 800467a:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800467c:	655a      	str	r2, [r3, #84]	; 0x54
}
 800467e:	4770      	bx	lr
 8004680:	10000003 	.word	0x10000003

08004684 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop

08004688 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004688:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800468a:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <HAL_PWREx_ConfigSupply+0x48>)
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	0752      	lsls	r2, r2, #29
 8004690:	d406      	bmi.n	80046a0 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004698:	1a18      	subs	r0, r3, r0
 800469a:	bf18      	it	ne
 800469c:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800469e:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80046a0:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80046a2:	461c      	mov	r4, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80046a4:	f022 0207 	bic.w	r2, r2, #7
 80046a8:	4310      	orrs	r0, r2
 80046aa:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 80046ac:	f7fc ffe8 	bl	8001680 <HAL_GetTick>
 80046b0:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80046b2:	e005      	b.n	80046c0 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80046b4:	f7fc ffe4 	bl	8001680 <HAL_GetTick>
 80046b8:	1b40      	subs	r0, r0, r5
 80046ba:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80046be:	d804      	bhi.n	80046ca <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80046c0:	6863      	ldr	r3, [r4, #4]
 80046c2:	049b      	lsls	r3, r3, #18
 80046c4:	d5f6      	bpl.n	80046b4 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 80046c6:	2000      	movs	r0, #0
}
 80046c8:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80046ca:	2001      	movs	r0, #1
}
 80046cc:	bd38      	pop	{r3, r4, r5, pc}
 80046ce:	bf00      	nop
 80046d0:	58024800 	.word	0x58024800

080046d4 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80046d4:	4a02      	ldr	r2, [pc, #8]	; (80046e0 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80046d6:	68d3      	ldr	r3, [r2, #12]
 80046d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046dc:	60d3      	str	r3, [r2, #12]
}
 80046de:	4770      	bx	lr
 80046e0:	58024800 	.word	0x58024800

080046e4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80046e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046e8:	9d08      	ldr	r5, [sp, #32]
 80046ea:	4680      	mov	r8, r0
 80046ec:	460f      	mov	r7, r1
 80046ee:	4616      	mov	r6, r2
 80046f0:	4699      	mov	r9, r3
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80046f2:	f8d8 4000 	ldr.w	r4, [r8]
 80046f6:	e001      	b.n	80046fc <QSPI_WaitFlagStateUntilTimeout+0x18>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046f8:	1c6b      	adds	r3, r5, #1
 80046fa:	d109      	bne.n	8004710 <QSPI_WaitFlagStateUntilTimeout+0x2c>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80046fc:	68a0      	ldr	r0, [r4, #8]
 80046fe:	4238      	tst	r0, r7
 8004700:	bf14      	ite	ne
 8004702:	2001      	movne	r0, #1
 8004704:	2000      	moveq	r0, #0
 8004706:	42b0      	cmp	r0, r6
 8004708:	d1f6      	bne.n	80046f8 <QSPI_WaitFlagStateUntilTimeout+0x14>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800470a:	2000      	movs	r0, #0
}
 800470c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004710:	f7fc ffb6 	bl	8001680 <HAL_GetTick>
 8004714:	eba0 0009 	sub.w	r0, r0, r9
 8004718:	42a8      	cmp	r0, r5
 800471a:	d801      	bhi.n	8004720 <QSPI_WaitFlagStateUntilTimeout+0x3c>
 800471c:	2d00      	cmp	r5, #0
 800471e:	d1e8      	bne.n	80046f2 <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004720:	2304      	movs	r3, #4
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004722:	2001      	movs	r0, #1
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004724:	f888 3041 	strb.w	r3, [r8, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004728:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800472c:	4303      	orrs	r3, r0
 800472e:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 8004732:	e7eb      	b.n	800470c <QSPI_WaitFlagStateUntilTimeout+0x28>

08004734 <HAL_QSPI_Init>:
{
 8004734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004736:	4604      	mov	r4, r0
 8004738:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 800473a:	f7fc ffa1 	bl	8001680 <HAL_GetTick>
  if(hqspi == NULL)
 800473e:	2c00      	cmp	r4, #0
 8004740:	d041      	beq.n	80047c6 <HAL_QSPI_Init+0x92>
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004742:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004746:	4605      	mov	r5, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d034      	beq.n	80047b6 <HAL_QSPI_Init+0x82>
 800474c:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800474e:	6826      	ldr	r6, [r4, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004750:	462b      	mov	r3, r5
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004752:	68a1      	ldr	r1, [r4, #8]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004754:	2200      	movs	r2, #0
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004756:	6835      	ldr	r5, [r6, #0]
 8004758:	1e48      	subs	r0, r1, #1
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800475a:	2120      	movs	r1, #32
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800475c:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
 8004760:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004764:	4620      	mov	r0, r4
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004766:	6035      	str	r5, [r6, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004768:	9700      	str	r7, [sp, #0]
 800476a:	f7ff ffbb 	bl	80046e4 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 800476e:	bb00      	cbnz	r0, 80047b2 <HAL_QSPI_Init+0x7e>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004770:	68e3      	ldr	r3, [r4, #12]
    hqspi->State = HAL_QSPI_STATE_READY;
 8004772:	2501      	movs	r5, #1
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004774:	e9d4 2607 	ldrd	r2, r6, [r4, #28]
 8004778:	4313      	orrs	r3, r2
 800477a:	e9d4 1200 	ldrd	r1, r2, [r4]
 800477e:	4333      	orrs	r3, r6
 8004780:	4e12      	ldr	r6, [pc, #72]	; (80047cc <HAL_QSPI_Init+0x98>)
 8004782:	680f      	ldr	r7, [r1, #0]
 8004784:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004788:	6962      	ldr	r2, [r4, #20]
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800478a:	403e      	ands	r6, r7
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800478c:	69a7      	ldr	r7, [r4, #24]
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800478e:	4333      	orrs	r3, r6
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004790:	4e0f      	ldr	r6, [pc, #60]	; (80047d0 <HAL_QSPI_Init+0x9c>)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004792:	600b      	str	r3, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004794:	ea42 0307 	orr.w	r3, r2, r7
 8004798:	684f      	ldr	r7, [r1, #4]
 800479a:	6922      	ldr	r2, [r4, #16]
 800479c:	403e      	ands	r6, r7
 800479e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047a2:	4333      	orrs	r3, r6
 80047a4:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 80047a6:	680b      	ldr	r3, [r1, #0]
 80047a8:	432b      	orrs	r3, r5
 80047aa:	600b      	str	r3, [r1, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80047ac:	6460      	str	r0, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 80047ae:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
}
 80047b2:	b003      	add	sp, #12
 80047b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_QSPI_MspInit(hqspi);
 80047b6:	4620      	mov	r0, r4
 80047b8:	f7fc face 	bl	8000d58 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 80047bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80047c0:	461f      	mov	r7, r3
 80047c2:	64a3      	str	r3, [r4, #72]	; 0x48
 80047c4:	e7c3      	b.n	800474e <HAL_QSPI_Init+0x1a>
    return HAL_ERROR;
 80047c6:	2001      	movs	r0, #1
}
 80047c8:	b003      	add	sp, #12
 80047ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047cc:	00ffff2f 	.word	0x00ffff2f
 80047d0:	ffe0f8fe 	.word	0xffe0f8fe

080047d4 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047d4:	2800      	cmp	r0, #0
 80047d6:	f000 819d 	beq.w	8004b14 <HAL_RCC_OscConfig+0x340>
{
 80047da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047dc:	6803      	ldr	r3, [r0, #0]
 80047de:	4604      	mov	r4, r0
 80047e0:	07d9      	lsls	r1, r3, #31
 80047e2:	d533      	bpl.n	800484c <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047e4:	49a7      	ldr	r1, [pc, #668]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 80047e6:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80047e8:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047ea:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80047ee:	2a10      	cmp	r2, #16
 80047f0:	f000 8112 	beq.w	8004a18 <HAL_RCC_OscConfig+0x244>
 80047f4:	2a18      	cmp	r2, #24
 80047f6:	f000 810a 	beq.w	8004a0e <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047fa:	6863      	ldr	r3, [r4, #4]
 80047fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004800:	d010      	beq.n	8004824 <HAL_RCC_OscConfig+0x50>
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 816f 	beq.w	8004ae6 <HAL_RCC_OscConfig+0x312>
 8004808:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800480c:	4b9d      	ldr	r3, [pc, #628]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	f000 81e4 	beq.w	8004bdc <HAL_RCC_OscConfig+0x408>
 8004814:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	e004      	b.n	800482e <HAL_RCC_OscConfig+0x5a>
 8004824:	4a97      	ldr	r2, [pc, #604]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004826:	6813      	ldr	r3, [r2, #0]
 8004828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800482c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482e:	f7fc ff27 	bl	8001680 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004832:	4d94      	ldr	r5, [pc, #592]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8004834:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004836:	e005      	b.n	8004844 <HAL_RCC_OscConfig+0x70>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004838:	f7fc ff22 	bl	8001680 <HAL_GetTick>
 800483c:	1b80      	subs	r0, r0, r6
 800483e:	2864      	cmp	r0, #100	; 0x64
 8004840:	f200 814f 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	039f      	lsls	r7, r3, #14
 8004848:	d5f6      	bpl.n	8004838 <HAL_RCC_OscConfig+0x64>
 800484a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800484c:	0799      	lsls	r1, r3, #30
 800484e:	f100 808e 	bmi.w	800496e <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004852:	06d9      	lsls	r1, r3, #27
 8004854:	d534      	bpl.n	80048c0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004856:	4a8b      	ldr	r2, [pc, #556]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004858:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800485a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800485c:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004860:	2b08      	cmp	r3, #8
 8004862:	f000 80e9 	beq.w	8004a38 <HAL_RCC_OscConfig+0x264>
 8004866:	2b18      	cmp	r3, #24
 8004868:	f000 80e1 	beq.w	8004a2e <HAL_RCC_OscConfig+0x25a>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800486c:	69e3      	ldr	r3, [r4, #28]
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 8178 	beq.w	8004b64 <HAL_RCC_OscConfig+0x390>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004874:	4b83      	ldr	r3, [pc, #524]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004876:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004878:	461d      	mov	r5, r3
        __HAL_RCC_CSI_ENABLE();
 800487a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800487e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004880:	f7fc fefe 	bl	8001680 <HAL_GetTick>
 8004884:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004886:	e005      	b.n	8004894 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004888:	f7fc fefa 	bl	8001680 <HAL_GetTick>
 800488c:	1b80      	subs	r0, r0, r6
 800488e:	2802      	cmp	r0, #2
 8004890:	f200 8127 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004894:	682b      	ldr	r3, [r5, #0]
 8004896:	05db      	lsls	r3, r3, #23
 8004898:	d5f6      	bpl.n	8004888 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800489a:	f7fc ff09 	bl	80016b0 <HAL_GetREVID>
 800489e:	f241 0303 	movw	r3, #4099	; 0x1003
 80048a2:	4298      	cmp	r0, r3
 80048a4:	f200 825d 	bhi.w	8004d62 <HAL_RCC_OscConfig+0x58e>
 80048a8:	6a22      	ldr	r2, [r4, #32]
 80048aa:	686b      	ldr	r3, [r5, #4]
 80048ac:	2a20      	cmp	r2, #32
 80048ae:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80048b2:	bf0c      	ite	eq
 80048b4:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80048b8:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 80048bc:	606b      	str	r3, [r5, #4]
 80048be:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048c0:	071d      	lsls	r5, r3, #28
 80048c2:	d517      	bpl.n	80048f4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048c4:	6963      	ldr	r3, [r4, #20]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 8126 	beq.w	8004b18 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048cc:	4b6d      	ldr	r3, [pc, #436]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 80048ce:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80048d0:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 80048d2:	f042 0201 	orr.w	r2, r2, #1
 80048d6:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80048d8:	f7fc fed2 	bl	8001680 <HAL_GetTick>
 80048dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80048de:	e005      	b.n	80048ec <HAL_RCC_OscConfig+0x118>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048e0:	f7fc fece 	bl	8001680 <HAL_GetTick>
 80048e4:	1b80      	subs	r0, r0, r6
 80048e6:	2802      	cmp	r0, #2
 80048e8:	f200 80fb 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80048ec:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80048ee:	0798      	lsls	r0, r3, #30
 80048f0:	d5f6      	bpl.n	80048e0 <HAL_RCC_OscConfig+0x10c>
 80048f2:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048f4:	069a      	lsls	r2, r3, #26
 80048f6:	d517      	bpl.n	8004928 <HAL_RCC_OscConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80048f8:	69a3      	ldr	r3, [r4, #24]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 811f 	beq.w	8004b3e <HAL_RCC_OscConfig+0x36a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004900:	4b60      	ldr	r3, [pc, #384]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004902:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004904:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_ENABLE();
 8004906:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800490a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800490c:	f7fc feb8 	bl	8001680 <HAL_GetTick>
 8004910:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004912:	e005      	b.n	8004920 <HAL_RCC_OscConfig+0x14c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004914:	f7fc feb4 	bl	8001680 <HAL_GetTick>
 8004918:	1b80      	subs	r0, r0, r6
 800491a:	2802      	cmp	r0, #2
 800491c:	f200 80e1 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004920:	682b      	ldr	r3, [r5, #0]
 8004922:	049f      	lsls	r7, r3, #18
 8004924:	d5f6      	bpl.n	8004914 <HAL_RCC_OscConfig+0x140>
 8004926:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004928:	0759      	lsls	r1, r3, #29
 800492a:	f100 80a0 	bmi.w	8004a6e <HAL_RCC_OscConfig+0x29a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800492e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004930:	b1d8      	cbz	r0, 800496a <HAL_RCC_OscConfig+0x196>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004932:	4b54      	ldr	r3, [pc, #336]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004934:	691a      	ldr	r2, [r3, #16]
 8004936:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800493a:	2a18      	cmp	r2, #24
 800493c:	f000 81c9 	beq.w	8004cd2 <HAL_RCC_OscConfig+0x4fe>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004940:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004942:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004944:	f000 815b 	beq.w	8004bfe <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004948:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800494c:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 800494e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004950:	f7fc fe96 	bl	8001680 <HAL_GetTick>
 8004954:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004956:	e005      	b.n	8004964 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004958:	f7fc fe92 	bl	8001680 <HAL_GetTick>
 800495c:	1b40      	subs	r0, r0, r5
 800495e:	2802      	cmp	r0, #2
 8004960:	f200 80bf 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	019b      	lsls	r3, r3, #6
 8004968:	d4f6      	bmi.n	8004958 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800496a:	2000      	movs	r0, #0
}
 800496c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800496e:	4a45      	ldr	r2, [pc, #276]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004970:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004972:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004974:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8004978:	d02f      	beq.n	80049da <HAL_RCC_OscConfig+0x206>
 800497a:	2b18      	cmp	r3, #24
 800497c:	d02b      	beq.n	80049d6 <HAL_RCC_OscConfig+0x202>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800497e:	68e2      	ldr	r2, [r4, #12]
 8004980:	2a00      	cmp	r2, #0
 8004982:	f000 8103 	beq.w	8004b8c <HAL_RCC_OscConfig+0x3b8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004986:	493f      	ldr	r1, [pc, #252]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004988:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800498a:	460d      	mov	r5, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800498c:	f023 0319 	bic.w	r3, r3, #25
 8004990:	4313      	orrs	r3, r2
 8004992:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8004994:	f7fc fe74 	bl	8001680 <HAL_GetTick>
 8004998:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800499a:	e005      	b.n	80049a8 <HAL_RCC_OscConfig+0x1d4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800499c:	f7fc fe70 	bl	8001680 <HAL_GetTick>
 80049a0:	1b80      	subs	r0, r0, r6
 80049a2:	2802      	cmp	r0, #2
 80049a4:	f200 809d 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049a8:	682b      	ldr	r3, [r5, #0]
 80049aa:	075f      	lsls	r7, r3, #29
 80049ac:	d5f6      	bpl.n	800499c <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ae:	f7fc fe7f 	bl	80016b0 <HAL_GetREVID>
 80049b2:	f241 0303 	movw	r3, #4099	; 0x1003
 80049b6:	4298      	cmp	r0, r3
 80049b8:	f200 81e2 	bhi.w	8004d80 <HAL_RCC_OscConfig+0x5ac>
 80049bc:	6922      	ldr	r2, [r4, #16]
 80049be:	686b      	ldr	r3, [r5, #4]
 80049c0:	2a40      	cmp	r2, #64	; 0x40
 80049c2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80049c6:	bf0c      	ite	eq
 80049c8:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 80049cc:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80049d0:	606b      	str	r3, [r5, #4]
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	e73d      	b.n	8004852 <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80049d6:	0792      	lsls	r2, r2, #30
 80049d8:	d1d1      	bne.n	800497e <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049da:	4b2a      	ldr	r3, [pc, #168]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	075b      	lsls	r3, r3, #29
 80049e0:	d501      	bpl.n	80049e6 <HAL_RCC_OscConfig+0x212>
 80049e2:	68e3      	ldr	r3, [r4, #12]
 80049e4:	b30b      	cbz	r3, 8004a2a <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e6:	f7fc fe63 	bl	80016b0 <HAL_GetREVID>
 80049ea:	f241 0303 	movw	r3, #4099	; 0x1003
 80049ee:	4298      	cmp	r0, r3
 80049f0:	f200 80e0 	bhi.w	8004bb4 <HAL_RCC_OscConfig+0x3e0>
 80049f4:	6922      	ldr	r2, [r4, #16]
 80049f6:	2a40      	cmp	r2, #64	; 0x40
 80049f8:	f000 80f8 	beq.w	8004bec <HAL_RCC_OscConfig+0x418>
 80049fc:	4921      	ldr	r1, [pc, #132]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 80049fe:	684b      	ldr	r3, [r1, #4]
 8004a00:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004a04:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004a08:	604b      	str	r3, [r1, #4]
 8004a0a:	6823      	ldr	r3, [r4, #0]
 8004a0c:	e721      	b.n	8004852 <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004a0e:	f001 0103 	and.w	r1, r1, #3
 8004a12:	2902      	cmp	r1, #2
 8004a14:	f47f aef1 	bne.w	80047fa <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a18:	4a1a      	ldr	r2, [pc, #104]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	0392      	lsls	r2, r2, #14
 8004a1e:	f57f af15 	bpl.w	800484c <HAL_RCC_OscConfig+0x78>
 8004a22:	6862      	ldr	r2, [r4, #4]
 8004a24:	2a00      	cmp	r2, #0
 8004a26:	f47f af11 	bne.w	800484c <HAL_RCC_OscConfig+0x78>
        return HAL_ERROR;
 8004a2a:	2001      	movs	r0, #1
}
 8004a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004a2e:	f002 0203 	and.w	r2, r2, #3
 8004a32:	2a01      	cmp	r2, #1
 8004a34:	f47f af1a 	bne.w	800486c <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a38:	4b12      	ldr	r3, [pc, #72]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	05da      	lsls	r2, r3, #23
 8004a3e:	d502      	bpl.n	8004a46 <HAL_RCC_OscConfig+0x272>
 8004a40:	69e3      	ldr	r3, [r4, #28]
 8004a42:	2b80      	cmp	r3, #128	; 0x80
 8004a44:	d1f1      	bne.n	8004a2a <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a46:	f7fc fe33 	bl	80016b0 <HAL_GetREVID>
 8004a4a:	f241 0303 	movw	r3, #4099	; 0x1003
 8004a4e:	4298      	cmp	r0, r3
 8004a50:	f200 80ba 	bhi.w	8004bc8 <HAL_RCC_OscConfig+0x3f4>
 8004a54:	6a22      	ldr	r2, [r4, #32]
 8004a56:	2a20      	cmp	r2, #32
 8004a58:	f000 81a1 	beq.w	8004d9e <HAL_RCC_OscConfig+0x5ca>
 8004a5c:	4909      	ldr	r1, [pc, #36]	; (8004a84 <HAL_RCC_OscConfig+0x2b0>)
 8004a5e:	684b      	ldr	r3, [r1, #4]
 8004a60:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004a64:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8004a68:	604b      	str	r3, [r1, #4]
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	e728      	b.n	80048c0 <HAL_RCC_OscConfig+0xec>
    PWR->CR1 |= PWR_CR1_DBP;
 8004a6e:	4b06      	ldr	r3, [pc, #24]	; (8004a88 <HAL_RCC_OscConfig+0x2b4>)
 8004a70:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a72:	461d      	mov	r5, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8004a74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a78:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004a7a:	f7fc fe01 	bl	8001680 <HAL_GetTick>
 8004a7e:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a80:	e009      	b.n	8004a96 <HAL_RCC_OscConfig+0x2c2>
 8004a82:	bf00      	nop
 8004a84:	58024400 	.word	0x58024400
 8004a88:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004a8c:	f7fc fdf8 	bl	8001680 <HAL_GetTick>
 8004a90:	1b80      	subs	r0, r0, r6
 8004a92:	2864      	cmp	r0, #100	; 0x64
 8004a94:	d825      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a96:	682b      	ldr	r3, [r5, #0]
 8004a98:	05da      	lsls	r2, r3, #23
 8004a9a:	d5f7      	bpl.n	8004a8c <HAL_RCC_OscConfig+0x2b8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a9c:	68a3      	ldr	r3, [r4, #8]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	f000 8177 	beq.w	8004d92 <HAL_RCC_OscConfig+0x5be>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 8142 	beq.w	8004d2e <HAL_RCC_OscConfig+0x55a>
 8004aaa:	2b05      	cmp	r3, #5
 8004aac:	4bb1      	ldr	r3, [pc, #708]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004aae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ab0:	f000 817e 	beq.w	8004db0 <HAL_RCC_OscConfig+0x5dc>
 8004ab4:	f022 0201 	bic.w	r2, r2, #1
 8004ab8:	671a      	str	r2, [r3, #112]	; 0x70
 8004aba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004abc:	f022 0204 	bic.w	r2, r2, #4
 8004ac0:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004ac2:	f7fc fddd 	bl	8001680 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ac6:	4dab      	ldr	r5, [pc, #684]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
      tickstart = HAL_GetTick();
 8004ac8:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aca:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ace:	e004      	b.n	8004ada <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ad0:	f7fc fdd6 	bl	8001680 <HAL_GetTick>
 8004ad4:	1bc0      	subs	r0, r0, r7
 8004ad6:	42b0      	cmp	r0, r6
 8004ad8:	d803      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ada:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004adc:	079b      	lsls	r3, r3, #30
 8004ade:	d5f7      	bpl.n	8004ad0 <HAL_RCC_OscConfig+0x2fc>
 8004ae0:	e725      	b.n	800492e <HAL_RCC_OscConfig+0x15a>
            return HAL_TIMEOUT;
 8004ae2:	2003      	movs	r0, #3
}
 8004ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ae6:	4ba3      	ldr	r3, [pc, #652]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004aea:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004af8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004afa:	f7fc fdc1 	bl	8001680 <HAL_GetTick>
 8004afe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b00:	e004      	b.n	8004b0c <HAL_RCC_OscConfig+0x338>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b02:	f7fc fdbd 	bl	8001680 <HAL_GetTick>
 8004b06:	1b80      	subs	r0, r0, r6
 8004b08:	2864      	cmp	r0, #100	; 0x64
 8004b0a:	d8ea      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b0c:	682b      	ldr	r3, [r5, #0]
 8004b0e:	0398      	lsls	r0, r3, #14
 8004b10:	d4f7      	bmi.n	8004b02 <HAL_RCC_OscConfig+0x32e>
 8004b12:	e69a      	b.n	800484a <HAL_RCC_OscConfig+0x76>
    return HAL_ERROR;
 8004b14:	2001      	movs	r0, #1
}
 8004b16:	4770      	bx	lr
      __HAL_RCC_LSI_DISABLE();
 8004b18:	4b96      	ldr	r3, [pc, #600]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004b1a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b1c:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8004b1e:	f022 0201 	bic.w	r2, r2, #1
 8004b22:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8004b24:	f7fc fdac 	bl	8001680 <HAL_GetTick>
 8004b28:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b2a:	e004      	b.n	8004b36 <HAL_RCC_OscConfig+0x362>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b2c:	f7fc fda8 	bl	8001680 <HAL_GetTick>
 8004b30:	1b80      	subs	r0, r0, r6
 8004b32:	2802      	cmp	r0, #2
 8004b34:	d8d5      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b36:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004b38:	0799      	lsls	r1, r3, #30
 8004b3a:	d4f7      	bmi.n	8004b2c <HAL_RCC_OscConfig+0x358>
 8004b3c:	e6d9      	b.n	80048f2 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSI48_DISABLE();
 8004b3e:	4b8d      	ldr	r3, [pc, #564]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004b40:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004b42:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_DISABLE();
 8004b44:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b48:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004b4a:	f7fc fd99 	bl	8001680 <HAL_GetTick>
 8004b4e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004b50:	e004      	b.n	8004b5c <HAL_RCC_OscConfig+0x388>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004b52:	f7fc fd95 	bl	8001680 <HAL_GetTick>
 8004b56:	1b80      	subs	r0, r0, r6
 8004b58:	2802      	cmp	r0, #2
 8004b5a:	d8c2      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004b5c:	682b      	ldr	r3, [r5, #0]
 8004b5e:	0498      	lsls	r0, r3, #18
 8004b60:	d4f7      	bmi.n	8004b52 <HAL_RCC_OscConfig+0x37e>
 8004b62:	e6e0      	b.n	8004926 <HAL_RCC_OscConfig+0x152>
        __HAL_RCC_CSI_DISABLE();
 8004b64:	4b83      	ldr	r3, [pc, #524]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004b66:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b68:	461d      	mov	r5, r3
        __HAL_RCC_CSI_DISABLE();
 8004b6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b6e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004b70:	f7fc fd86 	bl	8001680 <HAL_GetTick>
 8004b74:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b76:	e004      	b.n	8004b82 <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004b78:	f7fc fd82 	bl	8001680 <HAL_GetTick>
 8004b7c:	1b80      	subs	r0, r0, r6
 8004b7e:	2802      	cmp	r0, #2
 8004b80:	d8af      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b82:	682b      	ldr	r3, [r5, #0]
 8004b84:	05df      	lsls	r7, r3, #23
 8004b86:	d4f7      	bmi.n	8004b78 <HAL_RCC_OscConfig+0x3a4>
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	e699      	b.n	80048c0 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8004b8c:	4b79      	ldr	r3, [pc, #484]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b90:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004b98:	f7fc fd72 	bl	8001680 <HAL_GetTick>
 8004b9c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b9e:	e004      	b.n	8004baa <HAL_RCC_OscConfig+0x3d6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ba0:	f7fc fd6e 	bl	8001680 <HAL_GetTick>
 8004ba4:	1b80      	subs	r0, r0, r6
 8004ba6:	2802      	cmp	r0, #2
 8004ba8:	d89b      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004baa:	682b      	ldr	r3, [r5, #0]
 8004bac:	0758      	lsls	r0, r3, #29
 8004bae:	d4f7      	bmi.n	8004ba0 <HAL_RCC_OscConfig+0x3cc>
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	e64e      	b.n	8004852 <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb4:	4a6f      	ldr	r2, [pc, #444]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004bb6:	6921      	ldr	r1, [r4, #16]
 8004bb8:	6853      	ldr	r3, [r2, #4]
 8004bba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004bbe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004bc2:	6053      	str	r3, [r2, #4]
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	e644      	b.n	8004852 <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bc8:	4a6a      	ldr	r2, [pc, #424]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004bca:	6a21      	ldr	r1, [r4, #32]
 8004bcc:	68d3      	ldr	r3, [r2, #12]
 8004bce:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8004bd2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004bd6:	60d3      	str	r3, [r2, #12]
 8004bd8:	6823      	ldr	r3, [r4, #0]
 8004bda:	e671      	b.n	80048c0 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bdc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	e620      	b.n	800482e <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bec:	4a61      	ldr	r2, [pc, #388]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
 8004bee:	6853      	ldr	r3, [r2, #4]
 8004bf0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bf8:	6053      	str	r3, [r2, #4]
 8004bfa:	6823      	ldr	r3, [r4, #0]
 8004bfc:	e629      	b.n	8004852 <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_PLL_DISABLE();
 8004bfe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004c02:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8004c04:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004c06:	f7fc fd3b 	bl	8001680 <HAL_GetTick>
 8004c0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004c0c:	e005      	b.n	8004c1a <HAL_RCC_OscConfig+0x446>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c0e:	f7fc fd37 	bl	8001680 <HAL_GetTick>
 8004c12:	1b80      	subs	r0, r0, r6
 8004c14:	2802      	cmp	r0, #2
 8004c16:	f63f af64 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004c1a:	682b      	ldr	r3, [r5, #0]
 8004c1c:	0199      	lsls	r1, r3, #6
 8004c1e:	d4f6      	bmi.n	8004c0e <HAL_RCC_OscConfig+0x43a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c20:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8004c22:	4b55      	ldr	r3, [pc, #340]	; (8004d78 <HAL_RCC_OscConfig+0x5a4>)
 8004c24:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004c26:	4013      	ands	r3, r2
 8004c28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004c2a:	4954      	ldr	r1, [pc, #336]	; (8004d7c <HAL_RCC_OscConfig+0x5a8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c2c:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c2e:	4e51      	ldr	r6, [pc, #324]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c30:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004c34:	62ab      	str	r3, [r5, #40]	; 0x28
 8004c36:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8004c38:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8004c3c:	3f01      	subs	r7, #1
 8004c3e:	1e50      	subs	r0, r2, #1
 8004c40:	3b01      	subs	r3, #1
 8004c42:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c44:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8004c48:	025b      	lsls	r3, r3, #9
 8004c4a:	0400      	lsls	r0, r0, #16
 8004c4c:	3a01      	subs	r2, #1
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8004c54:	0612      	lsls	r2, r2, #24
 8004c56:	4303      	orrs	r3, r0
 8004c58:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004c5c:	433b      	orrs	r3, r7
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8004c62:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004c64:	f023 0301 	bic.w	r3, r3, #1
 8004c68:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004c6a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004c6c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004c6e:	4011      	ands	r1, r2
 8004c70:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8004c74:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004c76:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004c78:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004c7a:	f023 030c 	bic.w	r3, r3, #12
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004c82:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004c84:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004c86:	f023 0302 	bic.w	r3, r3, #2
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004c8e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c94:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c96:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c9c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004c9e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004ca0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ca4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8004ca6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004ca8:	f043 0301 	orr.w	r3, r3, #1
 8004cac:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8004cae:	682b      	ldr	r3, [r5, #0]
 8004cb0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cb4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004cb6:	f7fc fce3 	bl	8001680 <HAL_GetTick>
 8004cba:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004cbc:	e005      	b.n	8004cca <HAL_RCC_OscConfig+0x4f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cbe:	f7fc fcdf 	bl	8001680 <HAL_GetTick>
 8004cc2:	1b00      	subs	r0, r0, r4
 8004cc4:	2802      	cmp	r0, #2
 8004cc6:	f63f af0c 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004cca:	6833      	ldr	r3, [r6, #0]
 8004ccc:	019a      	lsls	r2, r3, #6
 8004cce:	d5f6      	bpl.n	8004cbe <HAL_RCC_OscConfig+0x4ea>
 8004cd0:	e64b      	b.n	800496a <HAL_RCC_OscConfig+0x196>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cd2:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004cd6:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cd8:	f43f ae48 	beq.w	800496c <HAL_RCC_OscConfig+0x198>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cdc:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ce0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004ce2:	428b      	cmp	r3, r1
 8004ce4:	f47f aea1 	bne.w	8004a2a <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ce8:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	f47f ae9b 	bne.w	8004a2a <HAL_RCC_OscConfig+0x256>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004cf4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004cf6:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8004cfa:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	f47f ae94 	bne.w	8004a2a <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d04:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8004d08:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	f47f ae8d 	bne.w	8004a2a <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d12:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8004d16:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	f47f ae86 	bne.w	8004a2a <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004d1e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004d20:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8004d24:	3801      	subs	r0, #1
    return HAL_ERROR;
 8004d26:	1a28      	subs	r0, r5, r0
 8004d28:	bf18      	it	ne
 8004d2a:	2001      	movne	r0, #1
 8004d2c:	e61e      	b.n	800496c <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d2e:	4b11      	ldr	r3, [pc, #68]	; (8004d74 <HAL_RCC_OscConfig+0x5a0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d30:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d34:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d36:	461d      	mov	r5, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d38:	f022 0201 	bic.w	r2, r2, #1
 8004d3c:	671a      	str	r2, [r3, #112]	; 0x70
 8004d3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d40:	f022 0204 	bic.w	r2, r2, #4
 8004d44:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004d46:	f7fc fc9b 	bl	8001680 <HAL_GetTick>
 8004d4a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d4c:	e005      	b.n	8004d5a <HAL_RCC_OscConfig+0x586>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d4e:	f7fc fc97 	bl	8001680 <HAL_GetTick>
 8004d52:	1b80      	subs	r0, r0, r6
 8004d54:	42b8      	cmp	r0, r7
 8004d56:	f63f aec4 	bhi.w	8004ae2 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d5a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004d5c:	0798      	lsls	r0, r3, #30
 8004d5e:	d4f6      	bmi.n	8004d4e <HAL_RCC_OscConfig+0x57a>
 8004d60:	e5e5      	b.n	800492e <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d62:	68eb      	ldr	r3, [r5, #12]
 8004d64:	6a22      	ldr	r2, [r4, #32]
 8004d66:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8004d6a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004d6e:	60eb      	str	r3, [r5, #12]
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	e5a5      	b.n	80048c0 <HAL_RCC_OscConfig+0xec>
 8004d74:	58024400 	.word	0x58024400
 8004d78:	fffffc0c 	.word	0xfffffc0c
 8004d7c:	ffff0007 	.word	0xffff0007
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d80:	686b      	ldr	r3, [r5, #4]
 8004d82:	6922      	ldr	r2, [r4, #16]
 8004d84:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004d88:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004d8c:	606b      	str	r3, [r5, #4]
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	e55f      	b.n	8004852 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d92:	4a0b      	ldr	r2, [pc, #44]	; (8004dc0 <HAL_RCC_OscConfig+0x5ec>)
 8004d94:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004d96:	f043 0301 	orr.w	r3, r3, #1
 8004d9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d9c:	e691      	b.n	8004ac2 <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d9e:	4a08      	ldr	r2, [pc, #32]	; (8004dc0 <HAL_RCC_OscConfig+0x5ec>)
 8004da0:	6853      	ldr	r3, [r2, #4]
 8004da2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004da6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004daa:	6053      	str	r3, [r2, #4]
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	e587      	b.n	80048c0 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004db0:	f042 0204 	orr.w	r2, r2, #4
 8004db4:	671a      	str	r2, [r3, #112]	; 0x70
 8004db6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004db8:	f042 0201 	orr.w	r2, r2, #1
 8004dbc:	671a      	str	r2, [r3, #112]	; 0x70
 8004dbe:	e680      	b.n	8004ac2 <HAL_RCC_OscConfig+0x2ee>
 8004dc0:	58024400 	.word	0x58024400

08004dc4 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dc4:	4a3e      	ldr	r2, [pc, #248]	; (8004ec0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004dc6:	6913      	ldr	r3, [r2, #16]
 8004dc8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004dcc:	2b10      	cmp	r3, #16
 8004dce:	d04f      	beq.n	8004e70 <HAL_RCC_GetSysClockFreq+0xac>
 8004dd0:	2b18      	cmp	r3, #24
 8004dd2:	d00b      	beq.n	8004dec <HAL_RCC_GetSysClockFreq+0x28>
 8004dd4:	b10b      	cbz	r3, 8004dda <HAL_RCC_GetSysClockFreq+0x16>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004dd6:	483b      	ldr	r0, [pc, #236]	; (8004ec4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004dd8:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dda:	6813      	ldr	r3, [r2, #0]
 8004ddc:	0699      	lsls	r1, r3, #26
 8004dde:	d549      	bpl.n	8004e74 <HAL_RCC_GetSysClockFreq+0xb0>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004de0:	6813      	ldr	r3, [r2, #0]
 8004de2:	4839      	ldr	r0, [pc, #228]	; (8004ec8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004de4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004de8:	40d8      	lsrs	r0, r3
 8004dea:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004dec:	6a91      	ldr	r1, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004dee:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004df0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004df2:	f3c0 1005 	ubfx	r0, r0, #4, #6
{
 8004df6:	b410      	push	{r4}
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004df8:	6b54      	ldr	r4, [r2, #52]	; 0x34

    if (pllm != 0U)
 8004dfa:	b3b0      	cbz	r0, 8004e6a <HAL_RCC_GetSysClockFreq+0xa6>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004dfc:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004e00:	f003 0301 	and.w	r3, r3, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e04:	f001 0103 	and.w	r1, r1, #3
 8004e08:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004e0c:	fb03 f304 	mul.w	r3, r3, r4
    {
      switch (pllsource)
 8004e10:	2901      	cmp	r1, #1
 8004e12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004e16:	ee07 3a10 	vmov	s14, r3
 8004e1a:	eeba 7ae9 	vcvt.f32.s32	s14, s14, #13
      switch (pllsource)
 8004e1e:	d002      	beq.n	8004e26 <HAL_RCC_GetSysClockFreq+0x62>
 8004e20:	d32d      	bcc.n	8004e7e <HAL_RCC_GetSysClockFreq+0xba>
 8004e22:	2902      	cmp	r1, #2
 8004e24:	d028      	beq.n	8004e78 <HAL_RCC_GetSysClockFreq+0xb4>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e26:	eddf 5a29 	vldr	s11, [pc, #164]	; 8004ecc <HAL_RCC_GetSysClockFreq+0x108>
 8004e2a:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8004e2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e34:	ee07 3a90 	vmov	s15, r3
 8004e38:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004e3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e44:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004e48:	ee27 7a26 	vmul.f32	s14, s14, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004e4c:	4b1c      	ldr	r3, [pc, #112]	; (8004ec0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e50:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004e54:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004e56:	ee07 3a90 	vmov	s15, r3
 8004e5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e66:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8004e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e6e:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8004e70:	4817      	ldr	r0, [pc, #92]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e72:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004e74:	4814      	ldr	r0, [pc, #80]	; (8004ec8 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8004e76:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e78:	eddf 5a16 	vldr	s11, [pc, #88]	; 8004ed4 <HAL_RCC_GetSysClockFreq+0x110>
 8004e7c:	e7d5      	b.n	8004e2a <HAL_RCC_GetSysClockFreq+0x66>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e7e:	6813      	ldr	r3, [r2, #0]
 8004e80:	069b      	lsls	r3, r3, #26
 8004e82:	d51a      	bpl.n	8004eba <HAL_RCC_GetSysClockFreq+0xf6>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004e84:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e86:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004e8a:	490f      	ldr	r1, [pc, #60]	; (8004ec8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e8c:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e90:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004e92:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e98:	ee06 1a90 	vmov	s13, r1
 8004e9c:	eef8 5ae6 	vcvt.f32.s32	s11, s13
 8004ea0:	ee06 3a90 	vmov	s13, r3
 8004ea4:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8004ea8:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8004eac:	ee36 7a07 	vadd.f32	s14, s12, s14
 8004eb0:	ee37 7a05 	vadd.f32	s14, s14, s10
 8004eb4:	ee26 7a87 	vmul.f32	s14, s13, s14
 8004eb8:	e7c8      	b.n	8004e4c <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004eba:	eddf 5a07 	vldr	s11, [pc, #28]	; 8004ed8 <HAL_RCC_GetSysClockFreq+0x114>
 8004ebe:	e7b4      	b.n	8004e2a <HAL_RCC_GetSysClockFreq+0x66>
 8004ec0:	58024400 	.word	0x58024400
 8004ec4:	003d0900 	.word	0x003d0900
 8004ec8:	03d09000 	.word	0x03d09000
 8004ecc:	4a742400 	.word	0x4a742400
 8004ed0:	007a1200 	.word	0x007a1200
 8004ed4:	4af42400 	.word	0x4af42400
 8004ed8:	4c742400 	.word	0x4c742400

08004edc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004edc:	b178      	cbz	r0, 8004efe <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ede:	4a8e      	ldr	r2, [pc, #568]	; (8005118 <HAL_RCC_ClockConfig+0x23c>)
 8004ee0:	6813      	ldr	r3, [r2, #0]
 8004ee2:	f003 030f 	and.w	r3, r3, #15
 8004ee6:	428b      	cmp	r3, r1
 8004ee8:	d20b      	bcs.n	8004f02 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eea:	6813      	ldr	r3, [r2, #0]
 8004eec:	f023 030f 	bic.w	r3, r3, #15
 8004ef0:	430b      	orrs	r3, r1
 8004ef2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ef4:	6813      	ldr	r3, [r2, #0]
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	428b      	cmp	r3, r1
 8004efc:	d001      	beq.n	8004f02 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8004efe:	2001      	movs	r0, #1
}
 8004f00:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004f02:	6803      	ldr	r3, [r0, #0]
{
 8004f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004f08:	075d      	lsls	r5, r3, #29
 8004f0a:	d50b      	bpl.n	8004f24 <HAL_RCC_ClockConfig+0x48>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004f0c:	4c83      	ldr	r4, [pc, #524]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8004f0e:	6905      	ldr	r5, [r0, #16]
 8004f10:	69a2      	ldr	r2, [r4, #24]
 8004f12:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004f16:	4295      	cmp	r5, r2
 8004f18:	d904      	bls.n	8004f24 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004f1a:	69a2      	ldr	r2, [r4, #24]
 8004f1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004f20:	432a      	orrs	r2, r5
 8004f22:	61a2      	str	r2, [r4, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f24:	071c      	lsls	r4, r3, #28
 8004f26:	d50b      	bpl.n	8004f40 <HAL_RCC_ClockConfig+0x64>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004f28:	4c7c      	ldr	r4, [pc, #496]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8004f2a:	6945      	ldr	r5, [r0, #20]
 8004f2c:	69e2      	ldr	r2, [r4, #28]
 8004f2e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004f32:	4295      	cmp	r5, r2
 8004f34:	d904      	bls.n	8004f40 <HAL_RCC_ClockConfig+0x64>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004f36:	69e2      	ldr	r2, [r4, #28]
 8004f38:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004f3c:	432a      	orrs	r2, r5
 8004f3e:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f40:	06da      	lsls	r2, r3, #27
 8004f42:	d50b      	bpl.n	8004f5c <HAL_RCC_ClockConfig+0x80>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004f44:	4c75      	ldr	r4, [pc, #468]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8004f46:	6985      	ldr	r5, [r0, #24]
 8004f48:	69e2      	ldr	r2, [r4, #28]
 8004f4a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004f4e:	4295      	cmp	r5, r2
 8004f50:	d904      	bls.n	8004f5c <HAL_RCC_ClockConfig+0x80>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004f52:	69e2      	ldr	r2, [r4, #28]
 8004f54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f58:	432a      	orrs	r2, r5
 8004f5a:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004f5c:	069f      	lsls	r7, r3, #26
 8004f5e:	d50b      	bpl.n	8004f78 <HAL_RCC_ClockConfig+0x9c>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004f60:	4c6e      	ldr	r4, [pc, #440]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8004f62:	69c5      	ldr	r5, [r0, #28]
 8004f64:	6a22      	ldr	r2, [r4, #32]
 8004f66:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004f6a:	4295      	cmp	r5, r2
 8004f6c:	d904      	bls.n	8004f78 <HAL_RCC_ClockConfig+0x9c>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004f6e:	6a22      	ldr	r2, [r4, #32]
 8004f70:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004f74:	432a      	orrs	r2, r5
 8004f76:	6222      	str	r2, [r4, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f78:	079e      	lsls	r6, r3, #30
 8004f7a:	4604      	mov	r4, r0
 8004f7c:	460d      	mov	r5, r1
 8004f7e:	f003 0201 	and.w	r2, r3, #1
 8004f82:	d55d      	bpl.n	8005040 <HAL_RCC_ClockConfig+0x164>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004f84:	4e65      	ldr	r6, [pc, #404]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8004f86:	68c0      	ldr	r0, [r0, #12]
 8004f88:	69b1      	ldr	r1, [r6, #24]
 8004f8a:	f001 010f 	and.w	r1, r1, #15
 8004f8e:	4288      	cmp	r0, r1
 8004f90:	d904      	bls.n	8004f9c <HAL_RCC_ClockConfig+0xc0>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f92:	69b1      	ldr	r1, [r6, #24]
 8004f94:	f021 010f 	bic.w	r1, r1, #15
 8004f98:	4301      	orrs	r1, r0
 8004f9a:	61b1      	str	r1, [r6, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f9c:	2a00      	cmp	r2, #0
 8004f9e:	d031      	beq.n	8005004 <HAL_RCC_ClockConfig+0x128>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004fa0:	4a5e      	ldr	r2, [pc, #376]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8004fa2:	68a1      	ldr	r1, [r4, #8]
 8004fa4:	6993      	ldr	r3, [r2, #24]
 8004fa6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004faa:	430b      	orrs	r3, r1
 8004fac:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fae:	6863      	ldr	r3, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fb0:	6812      	ldr	r2, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	f000 80a2 	beq.w	80050fc <HAL_RCC_ClockConfig+0x220>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fb8:	2b03      	cmp	r3, #3
 8004fba:	f000 80a5 	beq.w	8005108 <HAL_RCC_ClockConfig+0x22c>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	f000 80a6 	beq.w	8005110 <HAL_RCC_ClockConfig+0x234>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fc4:	0757      	lsls	r7, r2, #29
 8004fc6:	d538      	bpl.n	800503a <HAL_RCC_ClockConfig+0x15e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fc8:	4954      	ldr	r1, [pc, #336]	; (800511c <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fca:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fce:	690a      	ldr	r2, [r1, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd0:	460e      	mov	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fd2:	f022 0207 	bic.w	r2, r2, #7
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 8004fda:	f7fc fb51 	bl	8001680 <HAL_GetTick>
 8004fde:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fe0:	e005      	b.n	8004fee <HAL_RCC_ClockConfig+0x112>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fe2:	f7fc fb4d 	bl	8001680 <HAL_GetTick>
 8004fe6:	1bc0      	subs	r0, r0, r7
 8004fe8:	4540      	cmp	r0, r8
 8004fea:	f200 808b 	bhi.w	8005104 <HAL_RCC_ClockConfig+0x228>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fee:	6933      	ldr	r3, [r6, #16]
 8004ff0:	6862      	ldr	r2, [r4, #4]
 8004ff2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ff6:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004ffa:	d1f2      	bne.n	8004fe2 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	079e      	lsls	r6, r3, #30
 8005000:	d50b      	bpl.n	800501a <HAL_RCC_ClockConfig+0x13e>
 8005002:	68e0      	ldr	r0, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005004:	4945      	ldr	r1, [pc, #276]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8005006:	698a      	ldr	r2, [r1, #24]
 8005008:	f002 020f 	and.w	r2, r2, #15
 800500c:	4282      	cmp	r2, r0
 800500e:	d904      	bls.n	800501a <HAL_RCC_ClockConfig+0x13e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005010:	698a      	ldr	r2, [r1, #24]
 8005012:	f022 020f 	bic.w	r2, r2, #15
 8005016:	4310      	orrs	r0, r2
 8005018:	6188      	str	r0, [r1, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800501a:	493f      	ldr	r1, [pc, #252]	; (8005118 <HAL_RCC_ClockConfig+0x23c>)
 800501c:	680a      	ldr	r2, [r1, #0]
 800501e:	f002 020f 	and.w	r2, r2, #15
 8005022:	42aa      	cmp	r2, r5
 8005024:	d914      	bls.n	8005050 <HAL_RCC_ClockConfig+0x174>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005026:	680a      	ldr	r2, [r1, #0]
 8005028:	f022 020f 	bic.w	r2, r2, #15
 800502c:	432a      	orrs	r2, r5
 800502e:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005030:	680a      	ldr	r2, [r1, #0]
 8005032:	f002 020f 	and.w	r2, r2, #15
 8005036:	42aa      	cmp	r2, r5
 8005038:	d00a      	beq.n	8005050 <HAL_RCC_ClockConfig+0x174>
    return HAL_ERROR;
 800503a:	2001      	movs	r0, #1
}
 800503c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005040:	2a00      	cmp	r2, #0
 8005042:	d1ad      	bne.n	8004fa0 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005044:	4934      	ldr	r1, [pc, #208]	; (8005118 <HAL_RCC_ClockConfig+0x23c>)
 8005046:	680a      	ldr	r2, [r1, #0]
 8005048:	f002 020f 	and.w	r2, r2, #15
 800504c:	42aa      	cmp	r2, r5
 800504e:	d8ea      	bhi.n	8005026 <HAL_RCC_ClockConfig+0x14a>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005050:	0758      	lsls	r0, r3, #29
 8005052:	d50b      	bpl.n	800506c <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005054:	4931      	ldr	r1, [pc, #196]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8005056:	6920      	ldr	r0, [r4, #16]
 8005058:	698a      	ldr	r2, [r1, #24]
 800505a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800505e:	4290      	cmp	r0, r2
 8005060:	d204      	bcs.n	800506c <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005062:	698a      	ldr	r2, [r1, #24]
 8005064:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005068:	4302      	orrs	r2, r0
 800506a:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800506c:	0719      	lsls	r1, r3, #28
 800506e:	d50b      	bpl.n	8005088 <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005070:	492a      	ldr	r1, [pc, #168]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 8005072:	6960      	ldr	r0, [r4, #20]
 8005074:	69ca      	ldr	r2, [r1, #28]
 8005076:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800507a:	4290      	cmp	r0, r2
 800507c:	d204      	bcs.n	8005088 <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800507e:	69ca      	ldr	r2, [r1, #28]
 8005080:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005084:	4302      	orrs	r2, r0
 8005086:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005088:	06da      	lsls	r2, r3, #27
 800508a:	d50b      	bpl.n	80050a4 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800508c:	4923      	ldr	r1, [pc, #140]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 800508e:	69a0      	ldr	r0, [r4, #24]
 8005090:	69ca      	ldr	r2, [r1, #28]
 8005092:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8005096:	4290      	cmp	r0, r2
 8005098:	d204      	bcs.n	80050a4 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800509a:	69ca      	ldr	r2, [r1, #28]
 800509c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050a0:	4302      	orrs	r2, r0
 80050a2:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80050a4:	069b      	lsls	r3, r3, #26
 80050a6:	d50b      	bpl.n	80050c0 <HAL_RCC_ClockConfig+0x1e4>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80050a8:	4a1c      	ldr	r2, [pc, #112]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 80050aa:	69e1      	ldr	r1, [r4, #28]
 80050ac:	6a13      	ldr	r3, [r2, #32]
 80050ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80050b2:	4299      	cmp	r1, r3
 80050b4:	d204      	bcs.n	80050c0 <HAL_RCC_ClockConfig+0x1e4>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80050b6:	6a13      	ldr	r3, [r2, #32]
 80050b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050bc:	430b      	orrs	r3, r1
 80050be:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050c0:	f7ff fe80 	bl	8004dc4 <HAL_RCC_GetSysClockFreq>
 80050c4:	4a15      	ldr	r2, [pc, #84]	; (800511c <HAL_RCC_ClockConfig+0x240>)
 80050c6:	4916      	ldr	r1, [pc, #88]	; (8005120 <HAL_RCC_ClockConfig+0x244>)
 80050c8:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050ca:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050cc:	f3c3 2303 	ubfx	r3, r3, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 80050d0:	4d14      	ldr	r5, [pc, #80]	; (8005124 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050d2:	f002 020f 	and.w	r2, r2, #15
 80050d6:	4c14      	ldr	r4, [pc, #80]	; (8005128 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050d8:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050da:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050dc:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 80050e0:	4912      	ldr	r1, [pc, #72]	; (800512c <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050e2:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050e6:	fa20 f303 	lsr.w	r3, r0, r3
  halstatus = HAL_InitTick (uwTickPrio);
 80050ea:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050ec:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 80050f0:	600b      	str	r3, [r1, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050f2:	6022      	str	r2, [r4, #0]
}
 80050f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80050f8:	f7fb bfd2 	b.w	80010a0 <HAL_InitTick>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80050fc:	0390      	lsls	r0, r2, #14
 80050fe:	f53f af63 	bmi.w	8004fc8 <HAL_RCC_ClockConfig+0xec>
 8005102:	e79a      	b.n	800503a <HAL_RCC_ClockConfig+0x15e>
            return HAL_TIMEOUT;
 8005104:	2003      	movs	r0, #3
 8005106:	e799      	b.n	800503c <HAL_RCC_ClockConfig+0x160>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005108:	0191      	lsls	r1, r2, #6
 800510a:	f53f af5d 	bmi.w	8004fc8 <HAL_RCC_ClockConfig+0xec>
 800510e:	e794      	b.n	800503a <HAL_RCC_ClockConfig+0x15e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005110:	05d2      	lsls	r2, r2, #23
 8005112:	f53f af59 	bmi.w	8004fc8 <HAL_RCC_ClockConfig+0xec>
 8005116:	e790      	b.n	800503a <HAL_RCC_ClockConfig+0x15e>
 8005118:	52002000 	.word	0x52002000
 800511c:	58024400 	.word	0x58024400
 8005120:	08014a34 	.word	0x08014a34
 8005124:	2400000c 	.word	0x2400000c
 8005128:	24000004 	.word	0x24000004
 800512c:	24000000 	.word	0x24000000

08005130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005130:	b538      	push	{r3, r4, r5, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005132:	f7ff fe47 	bl	8004dc4 <HAL_RCC_GetSysClockFreq>
 8005136:	4b0b      	ldr	r3, [pc, #44]	; (8005164 <HAL_RCC_GetHCLKFreq+0x34>)
 8005138:	490b      	ldr	r1, [pc, #44]	; (8005168 <HAL_RCC_GetHCLKFreq+0x38>)
 800513a:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800513c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800513e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005142:	4c0a      	ldr	r4, [pc, #40]	; (800516c <HAL_RCC_GetHCLKFreq+0x3c>)
 8005144:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005148:	4d09      	ldr	r5, [pc, #36]	; (8005170 <HAL_RCC_GetHCLKFreq+0x40>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800514a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800514c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800514e:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005152:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005156:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800515a:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 800515e:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005160:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	58024400 	.word	0x58024400
 8005168:	08014a34 	.word	0x08014a34
 800516c:	24000004 	.word	0x24000004
 8005170:	24000000 	.word	0x24000000

08005174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005174:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005176:	f7ff ffdb 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 800517a:	4b05      	ldr	r3, [pc, #20]	; (8005190 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800517c:	4a05      	ldr	r2, [pc, #20]	; (8005194 <HAL_RCC_GetPCLK1Freq+0x20>)
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005184:	5cd3      	ldrb	r3, [r2, r3]
 8005186:	f003 031f 	and.w	r3, r3, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800518a:	40d8      	lsrs	r0, r3
 800518c:	bd08      	pop	{r3, pc}
 800518e:	bf00      	nop
 8005190:	58024400 	.word	0x58024400
 8005194:	08014a34 	.word	0x08014a34

08005198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005198:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800519a:	f7ff ffc9 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 800519e:	4b05      	ldr	r3, [pc, #20]	; (80051b4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80051a0:	4a05      	ldr	r2, [pc, #20]	; (80051b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051a2:	69db      	ldr	r3, [r3, #28]
 80051a4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80051a8:	5cd3      	ldrb	r3, [r2, r3]
 80051aa:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80051ae:	40d8      	lsrs	r0, r3
 80051b0:	bd08      	pop	{r3, pc}
 80051b2:	bf00      	nop
 80051b4:	58024400 	.word	0x58024400
 80051b8:	08014a34 	.word	0x08014a34

080051bc <HAL_RCC_GetClockConfig>:
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051bc:	4b13      	ldr	r3, [pc, #76]	; (800520c <HAL_RCC_GetClockConfig+0x50>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80051be:	223f      	movs	r2, #63	; 0x3f
 80051c0:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051c2:	691a      	ldr	r2, [r3, #16]
 80051c4:	f002 0207 	and.w	r2, r2, #7
 80051c8:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80051ca:	699a      	ldr	r2, [r3, #24]
 80051cc:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 80051d0:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80051d2:	699a      	ldr	r2, [r3, #24]
 80051d4:	f002 020f 	and.w	r2, r2, #15
 80051d8:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80051da:	699a      	ldr	r2, [r3, #24]
 80051dc:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80051e0:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80051e2:	69da      	ldr	r2, [r3, #28]
 80051e4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80051e8:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80051ea:	69da      	ldr	r2, [r3, #28]
 80051ec:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80051f0:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80051f2:	6a1b      	ldr	r3, [r3, #32]
{
 80051f4:	b410      	push	{r4}
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80051f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80051fa:	4c05      	ldr	r4, [pc, #20]	; (8005210 <HAL_RCC_GetClockConfig+0x54>)
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80051fc:	61c3      	str	r3, [r0, #28]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80051fe:	6823      	ldr	r3, [r4, #0]
}
 8005200:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005204:	f003 030f 	and.w	r3, r3, #15
 8005208:	600b      	str	r3, [r1, #0]
}
 800520a:	4770      	bx	lr
 800520c:	58024400 	.word	0x58024400
 8005210:	52002000 	.word	0x52002000

08005214 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005214:	4a3b      	ldr	r2, [pc, #236]	; (8005304 <RCCEx_PLL2_Config+0xf0>)
{
 8005216:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005218:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800521a:	f003 0303 	and.w	r3, r3, #3
 800521e:	2b03      	cmp	r3, #3
 8005220:	d067      	beq.n	80052f2 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005222:	6813      	ldr	r3, [r2, #0]
 8005224:	460f      	mov	r7, r1
 8005226:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005228:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800522a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800522e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005230:	f7fc fa26 	bl	8001680 <HAL_GetTick>
 8005234:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005236:	e004      	b.n	8005242 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005238:	f7fc fa22 	bl	8001680 <HAL_GetTick>
 800523c:	1b80      	subs	r0, r0, r6
 800523e:	2802      	cmp	r0, #2
 8005240:	d859      	bhi.n	80052f6 <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005242:	6823      	ldr	r3, [r4, #0]
 8005244:	011a      	lsls	r2, r3, #4
 8005246:	d4f7      	bmi.n	8005238 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005248:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800524a:	682a      	ldr	r2, [r5, #0]
 800524c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005250:	492d      	ldr	r1, [pc, #180]	; (8005308 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005252:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8005256:	62a3      	str	r3, [r4, #40]	; 0x28
 8005258:	686e      	ldr	r6, [r5, #4]
 800525a:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 800525e:	3e01      	subs	r6, #1
 8005260:	1e50      	subs	r0, r2, #1
 8005262:	3b01      	subs	r3, #1
 8005264:	692a      	ldr	r2, [r5, #16]
 8005266:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800526a:	025b      	lsls	r3, r3, #9
 800526c:	0400      	lsls	r0, r0, #16
 800526e:	3a01      	subs	r2, #1
 8005270:	b29b      	uxth	r3, r3
 8005272:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8005276:	0612      	lsls	r2, r2, #24
 8005278:	4303      	orrs	r3, r0
 800527a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800527e:	4333      	orrs	r3, r6
 8005280:	4313      	orrs	r3, r2
 8005282:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005284:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005286:	696a      	ldr	r2, [r5, #20]
 8005288:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800528c:	4313      	orrs	r3, r2
 800528e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005290:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005292:	69aa      	ldr	r2, [r5, #24]
 8005294:	f023 0320 	bic.w	r3, r3, #32
 8005298:	4313      	orrs	r3, r2
 800529a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800529c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800529e:	f023 0310 	bic.w	r3, r3, #16
 80052a2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80052a4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80052a6:	69eb      	ldr	r3, [r5, #28]
 80052a8:	4011      	ands	r1, r2
 80052aa:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80052ae:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80052b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80052b2:	f043 0310 	orr.w	r3, r3, #16
 80052b6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80052b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80052ba:	b1f7      	cbz	r7, 80052fa <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80052bc:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80052be:	bf0c      	ite	eq
 80052c0:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80052c4:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80052c8:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80052ca:	4b0e      	ldr	r3, [pc, #56]	; (8005304 <RCCEx_PLL2_Config+0xf0>)
 80052cc:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80052ce:	461c      	mov	r4, r3
    __HAL_RCC_PLL2_ENABLE();
 80052d0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80052d4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80052d6:	f7fc f9d3 	bl	8001680 <HAL_GetTick>
 80052da:	4605      	mov	r5, r0
 80052dc:	e004      	b.n	80052e8 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80052de:	f7fc f9cf 	bl	8001680 <HAL_GetTick>
 80052e2:	1b40      	subs	r0, r0, r5
 80052e4:	2802      	cmp	r0, #2
 80052e6:	d806      	bhi.n	80052f6 <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	011b      	lsls	r3, r3, #4
 80052ec:	d5f7      	bpl.n	80052de <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 80052ee:	2000      	movs	r0, #0
}
 80052f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80052f2:	2001      	movs	r0, #1
}
 80052f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80052f6:	2003      	movs	r0, #3
}
 80052f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80052fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80052fe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005300:	e7e3      	b.n	80052ca <RCCEx_PLL2_Config+0xb6>
 8005302:	bf00      	nop
 8005304:	58024400 	.word	0x58024400
 8005308:	ffff0007 	.word	0xffff0007

0800530c <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800530c:	4a3b      	ldr	r2, [pc, #236]	; (80053fc <RCCEx_PLL3_Config+0xf0>)
{
 800530e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005310:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	2b03      	cmp	r3, #3
 8005318:	d067      	beq.n	80053ea <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800531a:	6813      	ldr	r3, [r2, #0]
 800531c:	460f      	mov	r7, r1
 800531e:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005320:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8005322:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005326:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005328:	f7fc f9aa 	bl	8001680 <HAL_GetTick>
 800532c:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800532e:	e004      	b.n	800533a <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005330:	f7fc f9a6 	bl	8001680 <HAL_GetTick>
 8005334:	1b80      	subs	r0, r0, r6
 8005336:	2802      	cmp	r0, #2
 8005338:	d859      	bhi.n	80053ee <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	009a      	lsls	r2, r3, #2
 800533e:	d4f7      	bmi.n	8005330 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005340:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005342:	682a      	ldr	r2, [r5, #0]
 8005344:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005348:	492d      	ldr	r1, [pc, #180]	; (8005400 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800534a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800534e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005350:	686e      	ldr	r6, [r5, #4]
 8005352:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8005356:	3e01      	subs	r6, #1
 8005358:	1e50      	subs	r0, r2, #1
 800535a:	3b01      	subs	r3, #1
 800535c:	692a      	ldr	r2, [r5, #16]
 800535e:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8005362:	025b      	lsls	r3, r3, #9
 8005364:	0400      	lsls	r0, r0, #16
 8005366:	3a01      	subs	r2, #1
 8005368:	b29b      	uxth	r3, r3
 800536a:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800536e:	0612      	lsls	r2, r2, #24
 8005370:	4303      	orrs	r3, r0
 8005372:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8005376:	4333      	orrs	r3, r6
 8005378:	4313      	orrs	r3, r2
 800537a:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800537c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800537e:	696a      	ldr	r2, [r5, #20]
 8005380:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005384:	4313      	orrs	r3, r2
 8005386:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005388:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800538a:	69aa      	ldr	r2, [r5, #24]
 800538c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005390:	4313      	orrs	r3, r2
 8005392:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005394:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005396:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800539a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800539c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800539e:	69eb      	ldr	r3, [r5, #28]
 80053a0:	4011      	ands	r1, r2
 80053a2:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80053a6:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80053a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80053aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ae:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80053b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80053b2:	b1f7      	cbz	r7, 80053f2 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80053b4:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80053b6:	bf0c      	ite	eq
 80053b8:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80053bc:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80053c0:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80053c2:	4b0e      	ldr	r3, [pc, #56]	; (80053fc <RCCEx_PLL3_Config+0xf0>)
 80053c4:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80053c6:	461c      	mov	r4, r3
    __HAL_RCC_PLL3_ENABLE();
 80053c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80053cc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80053ce:	f7fc f957 	bl	8001680 <HAL_GetTick>
 80053d2:	4605      	mov	r5, r0
 80053d4:	e004      	b.n	80053e0 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80053d6:	f7fc f953 	bl	8001680 <HAL_GetTick>
 80053da:	1b40      	subs	r0, r0, r5
 80053dc:	2802      	cmp	r0, #2
 80053de:	d806      	bhi.n	80053ee <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80053e0:	6823      	ldr	r3, [r4, #0]
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	d5f7      	bpl.n	80053d6 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 80053e6:	2000      	movs	r0, #0
}
 80053e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80053ea:	2001      	movs	r0, #1
}
 80053ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80053ee:	2003      	movs	r0, #3
}
 80053f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80053f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80053f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053f8:	e7e3      	b.n	80053c2 <RCCEx_PLL3_Config+0xb6>
 80053fa:	bf00      	nop
 80053fc:	58024400 	.word	0x58024400
 8005400:	ffff0007 	.word	0xffff0007

08005404 <HAL_RCCEx_PeriphCLKConfig>:
{
 8005404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005408:	6803      	ldr	r3, [r0, #0]
{
 800540a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800540c:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8005410:	d015      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8005412:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8005414:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8005418:	f000 845b 	beq.w	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 800541c:	f240 850e 	bls.w	8005e3c <HAL_RCCEx_PeriphCLKConfig+0xa38>
 8005420:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8005424:	f000 846e 	beq.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8005428:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800542c:	f040 851f 	bne.w	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005430:	48a2      	ldr	r0, [pc, #648]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005432:	2600      	movs	r6, #0
 8005434:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8005436:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800543a:	430a      	orrs	r2, r1
 800543c:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800543e:	05dd      	lsls	r5, r3, #23
 8005440:	d50a      	bpl.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005442:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005444:	2a04      	cmp	r2, #4
 8005446:	d806      	bhi.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005448:	e8df f012 	tbh	[pc, r2, lsl #1]
 800544c:	03f003e9 	.word	0x03f003e9
 8005450:	03aa03de 	.word	0x03aa03de
 8005454:	03aa      	.short	0x03aa
      ret = HAL_ERROR;
 8005456:	2601      	movs	r6, #1
 8005458:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800545a:	0598      	lsls	r0, r3, #22
 800545c:	d51b      	bpl.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->Sai23ClockSelection)
 800545e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005460:	2a80      	cmp	r2, #128	; 0x80
 8005462:	f000 8411 	beq.w	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8005466:	f200 84de 	bhi.w	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 800546a:	2a00      	cmp	r2, #0
 800546c:	f000 8450 	beq.w	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 8005470:	2a40      	cmp	r2, #64	; 0x40
 8005472:	f040 84df 	bne.w	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xa30>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005476:	2100      	movs	r1, #0
 8005478:	1d20      	adds	r0, r4, #4
 800547a:	f7ff fecb 	bl	8005214 <RCCEx_PLL2_Config>
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005482:	2d00      	cmp	r5, #0
 8005484:	f040 840a 	bne.w	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x898>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005488:	498c      	ldr	r1, [pc, #560]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800548a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800548c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800548e:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8005492:	4302      	orrs	r2, r0
 8005494:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005496:	0559      	lsls	r1, r3, #21
 8005498:	d51f      	bpl.n	80054da <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4AClockSelection)
 800549a:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800549e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80054a2:	f000 83e0 	beq.w	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x862>
 80054a6:	f200 84a6 	bhi.w	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80054aa:	2a00      	cmp	r2, #0
 80054ac:	f000 841d 	beq.w	8005cea <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 80054b0:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80054b4:	f040 84a7 	bne.w	8005e06 <HAL_RCCEx_PeriphCLKConfig+0xa02>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054b8:	2100      	movs	r1, #0
 80054ba:	1d20      	adds	r0, r4, #4
 80054bc:	f7ff feaa 	bl	8005214 <RCCEx_PLL2_Config>
 80054c0:	6823      	ldr	r3, [r4, #0]
 80054c2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80054c4:	2d00      	cmp	r5, #0
 80054c6:	f040 83d8 	bne.w	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x876>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80054ca:	497c      	ldr	r1, [pc, #496]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80054cc:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80054d0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80054d2:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 80054d6:	4302      	orrs	r2, r0
 80054d8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80054da:	051a      	lsls	r2, r3, #20
 80054dc:	d51f      	bpl.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai4BClockSelection)
 80054de:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 80054e2:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 80054e6:	f000 83dc 	beq.w	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
 80054ea:	f200 8490 	bhi.w	8005e0e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80054ee:	2a00      	cmp	r2, #0
 80054f0:	f000 8415 	beq.w	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x91a>
 80054f4:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80054f8:	f040 8491 	bne.w	8005e1e <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054fc:	2100      	movs	r1, #0
 80054fe:	1d20      	adds	r0, r4, #4
 8005500:	f7ff fe88 	bl	8005214 <RCCEx_PLL2_Config>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005508:	2d00      	cmp	r5, #0
 800550a:	f040 83d4 	bne.w	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800550e:	496b      	ldr	r1, [pc, #428]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005510:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8005514:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005516:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800551a:	4302      	orrs	r2, r0
 800551c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800551e:	019f      	lsls	r7, r3, #6
 8005520:	d50d      	bpl.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    switch(PeriphClkInit->QspiClockSelection)
 8005522:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005524:	2a10      	cmp	r2, #16
 8005526:	f000 8318 	beq.w	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x756>
 800552a:	f240 849b 	bls.w	8005e64 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800552e:	2a20      	cmp	r2, #32
 8005530:	f000 8355 	beq.w	8005bde <HAL_RCCEx_PeriphCLKConfig+0x7da>
 8005534:	2a30      	cmp	r2, #48	; 0x30
 8005536:	f000 8315 	beq.w	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x760>
      ret = HAL_ERROR;
 800553a:	2601      	movs	r6, #1
 800553c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800553e:	04d8      	lsls	r0, r3, #19
 8005540:	d51d      	bpl.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->Spi123ClockSelection)
 8005542:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005544:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005548:	f000 83b7 	beq.w	8005cba <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 800554c:	f200 847e 	bhi.w	8005e4c <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8005550:	2a00      	cmp	r2, #0
 8005552:	f000 83d1 	beq.w	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8005556:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800555a:	f040 847f 	bne.w	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xa58>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800555e:	2100      	movs	r1, #0
 8005560:	1d20      	adds	r0, r4, #4
 8005562:	f7ff fe57 	bl	8005214 <RCCEx_PLL2_Config>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800556a:	2d00      	cmp	r5, #0
 800556c:	f040 83af 	bne.w	8005cce <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005570:	4952      	ldr	r1, [pc, #328]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005572:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8005574:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005576:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800557a:	4302      	orrs	r2, r0
 800557c:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800557e:	0499      	lsls	r1, r3, #18
 8005580:	d51b      	bpl.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi45ClockSelection)
 8005582:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005584:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8005588:	f000 8315 	beq.w	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
 800558c:	f200 8414 	bhi.w	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8005590:	b14a      	cbz	r2, 80055a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8005592:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005596:	f040 841b 	bne.w	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800559a:	2101      	movs	r1, #1
 800559c:	1d20      	adds	r0, r4, #4
 800559e:	f7ff fe39 	bl	8005214 <RCCEx_PLL2_Config>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80055a6:	2d00      	cmp	r5, #0
 80055a8:	f040 827d 	bne.w	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80055ac:	4943      	ldr	r1, [pc, #268]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80055ae:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80055b0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80055b2:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80055b6:	4302      	orrs	r2, r0
 80055b8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80055ba:	045a      	lsls	r2, r3, #17
 80055bc:	d51d      	bpl.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Spi6ClockSelection)
 80055be:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 80055c2:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80055c6:	f000 82be 	beq.w	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x742>
 80055ca:	f200 8405 	bhi.w	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 80055ce:	b14a      	cbz	r2, 80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 80055d0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80055d4:	f040 840c 	bne.w	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80055d8:	2101      	movs	r1, #1
 80055da:	1d20      	adds	r0, r4, #4
 80055dc:	f7ff fe1a 	bl	8005214 <RCCEx_PLL2_Config>
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80055e4:	2d00      	cmp	r5, #0
 80055e6:	f040 825c 	bne.w	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80055ea:	4934      	ldr	r1, [pc, #208]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80055ec:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 80055f0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80055f2:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80055f6:	4302      	orrs	r2, r0
 80055f8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80055fa:	041f      	lsls	r7, r3, #16
 80055fc:	d50d      	bpl.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch(PeriphClkInit->FdcanClockSelection)
 80055fe:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8005600:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8005604:	f000 82e2 	beq.w	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8005608:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800560c:	f000 81b8 	beq.w	8005980 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005610:	2a00      	cmp	r2, #0
 8005612:	f000 81bb 	beq.w	800598c <HAL_RCCEx_PeriphCLKConfig+0x588>
      ret = HAL_ERROR;
 8005616:	2601      	movs	r6, #1
 8005618:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800561a:	01d8      	lsls	r0, r3, #7
 800561c:	d519      	bpl.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x24e>
    switch(PeriphClkInit->FmcClockSelection)
 800561e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005620:	2a03      	cmp	r2, #3
 8005622:	f200 844f 	bhi.w	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xac0>
 8005626:	e8df f012 	tbh	[pc, r2, lsl #1]
 800562a:	000a      	.short	0x000a
 800562c:	00040270 	.word	0x00040270
 8005630:	000a      	.short	0x000a
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005632:	2102      	movs	r1, #2
 8005634:	1d20      	adds	r0, r4, #4
 8005636:	f7ff fded 	bl	8005214 <RCCEx_PLL2_Config>
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800563e:	2d00      	cmp	r5, #0
 8005640:	f040 8227 	bne.w	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005644:	491d      	ldr	r1, [pc, #116]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005646:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005648:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800564a:	f022 0203 	bic.w	r2, r2, #3
 800564e:	4302      	orrs	r2, r0
 8005650:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005652:	0259      	lsls	r1, r3, #9
 8005654:	f100 81d7 	bmi.w	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x602>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005658:	07df      	lsls	r7, r3, #31
 800565a:	d542      	bpl.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch(PeriphClkInit->Usart16ClockSelection)
 800565c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800565e:	2a28      	cmp	r2, #40	; 0x28
 8005660:	f200 8376 	bhi.w	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8005664:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005668:	03740033 	.word	0x03740033
 800566c:	03740374 	.word	0x03740374
 8005670:	03740374 	.word	0x03740374
 8005674:	03740374 	.word	0x03740374
 8005678:	03740262 	.word	0x03740262
 800567c:	03740374 	.word	0x03740374
 8005680:	03740374 	.word	0x03740374
 8005684:	03740374 	.word	0x03740374
 8005688:	0374002c 	.word	0x0374002c
 800568c:	03740374 	.word	0x03740374
 8005690:	03740374 	.word	0x03740374
 8005694:	03740374 	.word	0x03740374
 8005698:	03740033 	.word	0x03740033
 800569c:	03740374 	.word	0x03740374
 80056a0:	03740374 	.word	0x03740374
 80056a4:	03740374 	.word	0x03740374
 80056a8:	03740033 	.word	0x03740033
 80056ac:	03740374 	.word	0x03740374
 80056b0:	03740374 	.word	0x03740374
 80056b4:	03740374 	.word	0x03740374
 80056b8:	0033      	.short	0x0033
 80056ba:	bf00      	nop
 80056bc:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80056c0:	2101      	movs	r1, #1
 80056c2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80056c6:	f7ff fe21 	bl	800530c <RCCEx_PLL3_Config>
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80056ce:	2d00      	cmp	r5, #0
 80056d0:	f040 81dd 	bne.w	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x68a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80056d4:	49b3      	ldr	r1, [pc, #716]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 80056d6:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80056d8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80056da:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 80056de:	4302      	orrs	r2, r0
 80056e0:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80056e2:	0798      	lsls	r0, r3, #30
 80056e4:	d51c      	bpl.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80056e6:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80056e8:	2a05      	cmp	r2, #5
 80056ea:	f200 83e5 	bhi.w	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80056ee:	e8df f012 	tbh	[pc, r2, lsl #1]
 80056f2:	000d      	.short	0x000d
 80056f4:	00060203 	.word	0x00060203
 80056f8:	000d000d 	.word	0x000d000d
 80056fc:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80056fe:	2101      	movs	r1, #1
 8005700:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005704:	f7ff fe02 	bl	800530c <RCCEx_PLL3_Config>
 8005708:	6823      	ldr	r3, [r4, #0]
 800570a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800570c:	2d00      	cmp	r5, #0
 800570e:	f040 81c2 	bne.w	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x692>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005712:	49a4      	ldr	r1, [pc, #656]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005714:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8005716:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005718:	f022 0207 	bic.w	r2, r2, #7
 800571c:	4302      	orrs	r2, r0
 800571e:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005720:	0759      	lsls	r1, r3, #29
 8005722:	d51e      	bpl.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x35e>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005724:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005728:	2a05      	cmp	r2, #5
 800572a:	f200 83c8 	bhi.w	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800572e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005732:	000d      	.short	0x000d
 8005734:	000601f4 	.word	0x000601f4
 8005738:	000d000d 	.word	0x000d000d
 800573c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800573e:	2101      	movs	r1, #1
 8005740:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005744:	f7ff fde2 	bl	800530c <RCCEx_PLL3_Config>
 8005748:	6823      	ldr	r3, [r4, #0]
 800574a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800574c:	2d00      	cmp	r5, #0
 800574e:	f040 81a4 	bne.w	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x696>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005752:	4994      	ldr	r1, [pc, #592]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005754:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8005758:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800575a:	f022 0207 	bic.w	r2, r2, #7
 800575e:	4302      	orrs	r2, r0
 8005760:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005762:	069a      	lsls	r2, r3, #26
 8005764:	d51d      	bpl.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005766:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800576a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800576e:	f000 8203 	beq.w	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x774>
 8005772:	f200 82f4 	bhi.w	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005776:	b14a      	cbz	r2, 800578c <HAL_RCCEx_PeriphCLKConfig+0x388>
 8005778:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800577c:	f040 82fb 	bne.w	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x972>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005780:	2100      	movs	r1, #0
 8005782:	1d20      	adds	r0, r4, #4
 8005784:	f7ff fd46 	bl	8005214 <RCCEx_PLL2_Config>
 8005788:	6823      	ldr	r3, [r4, #0]
 800578a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800578c:	2d00      	cmp	r5, #0
 800578e:	f040 8186 	bne.w	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x69a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005792:	4984      	ldr	r1, [pc, #528]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005794:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8005798:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800579a:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800579e:	4302      	orrs	r2, r0
 80057a0:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80057a2:	065f      	lsls	r7, r3, #25
 80057a4:	d51d      	bpl.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80057a6:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80057aa:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80057ae:	f000 81ed 	beq.w	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x788>
 80057b2:	f200 82e3 	bhi.w	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x978>
 80057b6:	b14a      	cbz	r2, 80057cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80057b8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80057bc:	f040 82ea 	bne.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x990>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80057c0:	2100      	movs	r1, #0
 80057c2:	1d20      	adds	r0, r4, #4
 80057c4:	f7ff fd26 	bl	8005214 <RCCEx_PLL2_Config>
 80057c8:	6823      	ldr	r3, [r4, #0]
 80057ca:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80057cc:	2d00      	cmp	r5, #0
 80057ce:	f040 816e 	bne.w	8005aae <HAL_RCCEx_PeriphCLKConfig+0x6aa>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057d2:	4974      	ldr	r1, [pc, #464]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 80057d4:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 80057d8:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80057da:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80057de:	4302      	orrs	r2, r0
 80057e0:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80057e2:	0618      	lsls	r0, r3, #24
 80057e4:	d51d      	bpl.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80057e6:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 80057ea:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80057ee:	f000 8200 	beq.w	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
 80057f2:	f200 82d2 	bhi.w	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x996>
 80057f6:	b14a      	cbz	r2, 800580c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80057f8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80057fc:	f040 82d9 	bne.w	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005800:	2100      	movs	r1, #0
 8005802:	1d20      	adds	r0, r4, #4
 8005804:	f7ff fd06 	bl	8005214 <RCCEx_PLL2_Config>
 8005808:	6823      	ldr	r3, [r4, #0]
 800580a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800580c:	2d00      	cmp	r5, #0
 800580e:	f040 8150 	bne.w	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005812:	4964      	ldr	r1, [pc, #400]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005814:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8005818:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800581a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800581e:	4302      	orrs	r2, r0
 8005820:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005822:	0719      	lsls	r1, r3, #28
 8005824:	d50b      	bpl.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005826:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800582a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800582e:	f000 8204 	beq.w	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005832:	485c      	ldr	r0, [pc, #368]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005834:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005836:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800583a:	430a      	orrs	r2, r1
 800583c:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800583e:	06da      	lsls	r2, r3, #27
 8005840:	d50b      	bpl.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x456>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005842:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8005846:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800584a:	f000 8201 	beq.w	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800584e:	4855      	ldr	r0, [pc, #340]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005850:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005852:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005856:	430a      	orrs	r2, r1
 8005858:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800585a:	031f      	lsls	r7, r3, #12
 800585c:	d50e      	bpl.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch(PeriphClkInit->AdcClockSelection)
 800585e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8005862:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8005866:	f000 809f 	beq.w	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
 800586a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800586e:	f000 80a2 	beq.w	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 8005872:	2900      	cmp	r1, #0
 8005874:	f000 825a 	beq.w	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x928>
      ret = HAL_ERROR;
 8005878:	2601      	movs	r6, #1
 800587a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800587c:	0358      	lsls	r0, r3, #13
 800587e:	d50f      	bpl.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    switch(PeriphClkInit->UsbClockSelection)
 8005880:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8005884:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8005888:	f000 80a0 	beq.w	80059cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800588c:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8005890:	f000 80a3 	beq.w	80059da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 8005894:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8005898:	f000 8251 	beq.w	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x93a>
      ret = HAL_ERROR;
 800589c:	2601      	movs	r6, #1
 800589e:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80058a0:	03d9      	lsls	r1, r3, #15
 80058a2:	d517      	bpl.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    switch(PeriphClkInit->SdmmcClockSelection)
 80058a4:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80058a6:	2a00      	cmp	r2, #0
 80058a8:	f000 811c 	beq.w	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
 80058ac:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80058b0:	f040 8103 	bne.w	8005aba <HAL_RCCEx_PeriphCLKConfig+0x6b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80058b4:	2102      	movs	r1, #2
 80058b6:	1d20      	adds	r0, r4, #4
 80058b8:	f7ff fcac 	bl	8005214 <RCCEx_PLL2_Config>
 80058bc:	4605      	mov	r5, r0
 80058be:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80058c0:	2d00      	cmp	r5, #0
 80058c2:	f040 8117 	bne.w	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80058c6:	4937      	ldr	r1, [pc, #220]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 80058c8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80058ca:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80058cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80058d0:	4302      	orrs	r2, r0
 80058d2:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80058d4:	009a      	lsls	r2, r3, #2
 80058d6:	f100 808b 	bmi.w	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80058da:	039f      	lsls	r7, r3, #14
 80058dc:	d43f      	bmi.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x55a>
 80058de:	1c30      	adds	r0, r6, #0
 80058e0:	bf18      	it	ne
 80058e2:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058e4:	02de      	lsls	r6, r3, #11
 80058e6:	d506      	bpl.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058e8:	492e      	ldr	r1, [pc, #184]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 80058ea:	6f25      	ldr	r5, [r4, #112]	; 0x70
 80058ec:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80058ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80058f2:	432a      	orrs	r2, r5
 80058f4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80058f6:	00dd      	lsls	r5, r3, #3
 80058f8:	d507      	bpl.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x506>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80058fa:	492a      	ldr	r1, [pc, #168]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 80058fc:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8005900:	690a      	ldr	r2, [r1, #16]
 8005902:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005906:	432a      	orrs	r2, r5
 8005908:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800590a:	0299      	lsls	r1, r3, #10
 800590c:	d506      	bpl.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x518>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800590e:	4925      	ldr	r1, [pc, #148]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005910:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8005912:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005914:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005918:	432a      	orrs	r2, r5
 800591a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800591c:	005a      	lsls	r2, r3, #1
 800591e:	d509      	bpl.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x530>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005920:	4a20      	ldr	r2, [pc, #128]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005922:	6911      	ldr	r1, [r2, #16]
 8005924:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8005928:	6111      	str	r1, [r2, #16]
 800592a:	6911      	ldr	r1, [r2, #16]
 800592c:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8005930:	4329      	orrs	r1, r5
 8005932:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005934:	2b00      	cmp	r3, #0
 8005936:	da06      	bge.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x542>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005938:	491a      	ldr	r1, [pc, #104]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 800593a:	6d25      	ldr	r5, [r4, #80]	; 0x50
 800593c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800593e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005942:	432a      	orrs	r2, r5
 8005944:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005946:	021b      	lsls	r3, r3, #8
 8005948:	d507      	bpl.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x556>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800594a:	4a16      	ldr	r2, [pc, #88]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 800594c:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8005950:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005952:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005956:	430b      	orrs	r3, r1
 8005958:	6553      	str	r3, [r2, #84]	; 0x54
}
 800595a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 800595e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005960:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005964:	f000 80ac 	beq.w	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8005968:	f240 80e9 	bls.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 800596c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005970:	f000 80ab 	beq.w	8005aca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 8005974:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005978:	f000 80a7 	beq.w	8005aca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 800597c:	2001      	movs	r0, #1
 800597e:	e7b1      	b.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005980:	2101      	movs	r1, #1
 8005982:	1d20      	adds	r0, r4, #4
 8005984:	f7ff fc46 	bl	8005214 <RCCEx_PLL2_Config>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800598c:	2d00      	cmp	r5, #0
 800598e:	f040 808c 	bne.w	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005992:	4904      	ldr	r1, [pc, #16]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8005994:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005996:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005998:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800599c:	4302      	orrs	r2, r0
 800599e:	650a      	str	r2, [r1, #80]	; 0x50
 80059a0:	e63b      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x216>
 80059a2:	bf00      	nop
 80059a4:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059a8:	2102      	movs	r1, #2
 80059aa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059ae:	f7ff fcad 	bl	800530c <RCCEx_PLL3_Config>
 80059b2:	6823      	ldr	r3, [r4, #0]
 80059b4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80059b6:	2d00      	cmp	r5, #0
 80059b8:	d17d      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059ba:	49b1      	ldr	r1, [pc, #708]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80059bc:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 80059c0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80059c2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80059c6:	4302      	orrs	r2, r0
 80059c8:	658a      	str	r2, [r1, #88]	; 0x58
 80059ca:	e757      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80059cc:	2101      	movs	r1, #1
 80059ce:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059d2:	f7ff fc9b 	bl	800530c <RCCEx_PLL3_Config>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80059da:	2d00      	cmp	r5, #0
 80059dc:	d155      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x686>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059de:	49a8      	ldr	r1, [pc, #672]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80059e0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80059e4:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80059e6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80059ea:	4302      	orrs	r2, r0
 80059ec:	654a      	str	r2, [r1, #84]	; 0x54
 80059ee:	e757      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80059f0:	2102      	movs	r1, #2
 80059f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059f6:	f7ff fc89 	bl	800530c <RCCEx_PLL3_Config>
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	2800      	cmp	r0, #0
 80059fe:	f43f af6c 	beq.w	80058da <HAL_RCCEx_PeriphCLKConfig+0x4d6>
      status=HAL_ERROR;
 8005a02:	2601      	movs	r6, #1
 8005a04:	e769      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x4d6>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a06:	4b9f      	ldr	r3, [pc, #636]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005a08:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a0a:	461f      	mov	r7, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a10:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8005a12:	f7fb fe35 	bl	8001680 <HAL_GetTick>
 8005a16:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a18:	e006      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x624>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a1a:	f7fb fe31 	bl	8001680 <HAL_GetTick>
 8005a1e:	eba0 0008 	sub.w	r0, r0, r8
 8005a22:	2864      	cmp	r0, #100	; 0x64
 8005a24:	f200 8197 	bhi.w	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x952>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	05da      	lsls	r2, r3, #23
 8005a2c:	d5f5      	bpl.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x616>
    if(ret == HAL_OK)
 8005a2e:	2d00      	cmp	r5, #0
 8005a30:	f040 823e 	bne.w	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a34:	4a92      	ldr	r2, [pc, #584]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005a36:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005a3a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005a3c:	4059      	eors	r1, r3
 8005a3e:	f411 7f40 	tst.w	r1, #768	; 0x300
 8005a42:	d00b      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x658>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a44:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a46:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a48:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a4c:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8005a50:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a52:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8005a54:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8005a58:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8005a5a:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005a5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a60:	f000 8208 	beq.w	8005e74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a64:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005a68:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005a6c:	f000 8216 	beq.w	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xa98>
 8005a70:	4983      	ldr	r1, [pc, #524]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005a72:	690a      	ldr	r2, [r1, #16]
 8005a74:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8005a78:	610a      	str	r2, [r1, #16]
 8005a7a:	4a81      	ldr	r2, [pc, #516]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a80:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005a82:	430b      	orrs	r3, r1
 8005a84:	6713      	str	r3, [r2, #112]	; 0x70
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	e5e6      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005a8a:	462e      	mov	r6, r5
 8005a8c:	e708      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8005a8e:	462e      	mov	r6, r5
 8005a90:	e627      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8005a92:	462e      	mov	r6, r5
 8005a94:	e5dd      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8005a96:	462e      	mov	r6, r5
 8005a98:	e642      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005a9a:	462e      	mov	r6, r5
 8005a9c:	e661      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8005a9e:	462e      	mov	r6, r5
 8005aa0:	e67f      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
 8005aa2:	462e      	mov	r6, r5
 8005aa4:	e5a9      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005aa6:	462e      	mov	r6, r5
 8005aa8:	e587      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005aaa:	462e      	mov	r6, r5
 8005aac:	e5b5      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x216>
 8005aae:	462e      	mov	r6, r5
 8005ab0:	e697      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8005ab2:	462e      	mov	r6, r5
 8005ab4:	e6b5      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x41e>
 8005ab6:	462e      	mov	r6, r5
 8005ab8:	e6e0      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = HAL_ERROR;
 8005aba:	2601      	movs	r6, #1
 8005abc:	4635      	mov	r5, r6
 8005abe:	e709      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ac0:	486f      	ldr	r0, [pc, #444]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005ac2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005ac4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005ac8:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8005aca:	2d00      	cmp	r5, #0
 8005acc:	f47f af56 	bne.w	800597c <HAL_RCCEx_PeriphCLKConfig+0x578>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ad0:	4d6b      	ldr	r5, [pc, #428]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005ad2:	1c30      	adds	r0, r6, #0
 8005ad4:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8005ad6:	bf18      	it	ne
 8005ad8:	2001      	movne	r0, #1
 8005ada:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	656a      	str	r2, [r5, #84]	; 0x54
 8005ae2:	e6ff      	b.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ae4:	4966      	ldr	r1, [pc, #408]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005ae6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005ae8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005aec:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005aee:	2d00      	cmp	r5, #0
 8005af0:	f43f aee9 	beq.w	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005af4:	462e      	mov	r6, r5
 8005af6:	e6ed      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005af8:	2101      	movs	r1, #1
 8005afa:	1d20      	adds	r0, r4, #4
 8005afc:	f7ff fb8a 	bl	8005214 <RCCEx_PLL2_Config>
 8005b00:	4605      	mov	r5, r0
 8005b02:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005b04:	2d00      	cmp	r5, #0
 8005b06:	d1c6      	bne.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x692>
 8005b08:	e603      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b0a:	495d      	ldr	r1, [pc, #372]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005b0c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005b0e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005b12:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005b14:	2d00      	cmp	r5, #0
 8005b16:	d1bc      	bne.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005b18:	e594      	b.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	1d20      	adds	r0, r4, #4
 8005b1e:	f7ff fb79 	bl	8005214 <RCCEx_PLL2_Config>
 8005b22:	4605      	mov	r5, r0
 8005b24:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005b26:	2d00      	cmp	r5, #0
 8005b28:	d1b7      	bne.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x696>
 8005b2a:	e612      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005b2c:	2101      	movs	r1, #1
 8005b2e:	1d20      	adds	r0, r4, #4
 8005b30:	f7ff fb70 	bl	8005214 <RCCEx_PLL2_Config>
 8005b34:	4605      	mov	r5, r0
 8005b36:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005b38:	2d00      	cmp	r5, #0
 8005b3a:	d1a8      	bne.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8005b3c:	e5ca      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    switch(PeriphClkInit->RngClockSelection)
 8005b3e:	2a00      	cmp	r2, #0
 8005b40:	f47f af1c 	bne.w	800597c <HAL_RCCEx_PeriphCLKConfig+0x578>
 8005b44:	e7c1      	b.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005b46:	2101      	movs	r1, #1
 8005b48:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005b4c:	f7ff fbde 	bl	800530c <RCCEx_PLL3_Config>
 8005b50:	4605      	mov	r5, r0
 8005b52:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005b54:	2d00      	cmp	r5, #0
 8005b56:	d1a4      	bne.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x69e>
 8005b58:	e547      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b5a:	4949      	ldr	r1, [pc, #292]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005b5c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005b5e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005b62:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005b64:	2d00      	cmp	r5, #0
 8005b66:	d142      	bne.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x7ea>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005b68:	4945      	ldr	r1, [pc, #276]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005b6a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005b6c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8005b6e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005b72:	4302      	orrs	r2, r0
 8005b74:	64ca      	str	r2, [r1, #76]	; 0x4c
 8005b76:	e4e2      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005b78:	2102      	movs	r1, #2
 8005b7a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005b7e:	f7ff fbc5 	bl	800530c <RCCEx_PLL3_Config>
 8005b82:	4605      	mov	r5, r0
 8005b84:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005b86:	2d00      	cmp	r5, #0
 8005b88:	d189      	bne.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x69a>
 8005b8a:	e602      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005b8c:	2102      	movs	r1, #2
 8005b8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005b92:	f7ff fbbb 	bl	800530c <RCCEx_PLL3_Config>
 8005b96:	4605      	mov	r5, r0
 8005b98:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005b9a:	2d00      	cmp	r5, #0
 8005b9c:	d187      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8005b9e:	e618      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005ba0:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8005ba2:	2d00      	cmp	r5, #0
 8005ba4:	d139      	bne.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ba6:	4936      	ldr	r1, [pc, #216]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005ba8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005baa:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005bac:	f022 0207 	bic.w	r2, r2, #7
 8005bb0:	4302      	orrs	r2, r0
 8005bb2:	650a      	str	r2, [r1, #80]	; 0x50
 8005bb4:	e451      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x56>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005bbc:	f7ff fba6 	bl	800530c <RCCEx_PLL3_Config>
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005bc4:	2d00      	cmp	r5, #0
 8005bc6:	f47f af6e 	bne.w	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
 8005bca:	e4ef      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bcc:	492c      	ldr	r1, [pc, #176]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005bce:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005bd0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005bd4:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005bd6:	2d00      	cmp	r5, #0
 8005bd8:	f47f af67 	bne.w	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8005bdc:	e6d9      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x58e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005bde:	2102      	movs	r1, #2
 8005be0:	1d20      	adds	r0, r4, #4
 8005be2:	f7ff fb17 	bl	8005214 <RCCEx_PLL2_Config>
 8005be6:	4605      	mov	r5, r0
 8005be8:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005bea:	2d00      	cmp	r5, #0
 8005bec:	d0bc      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8005bee:	462e      	mov	r6, r5
 8005bf0:	e4a5      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005bf2:	2102      	movs	r1, #2
 8005bf4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005bf8:	f7ff fb88 	bl	800530c <RCCEx_PLL3_Config>
 8005bfc:	4605      	mov	r5, r0
 8005bfe:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005c00:	2d00      	cmp	r5, #0
 8005c02:	f47f af56 	bne.w	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8005c06:	e604      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x40e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005c08:	2100      	movs	r1, #0
 8005c0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c0e:	f7ff fb7d 	bl	800530c <RCCEx_PLL3_Config>
 8005c12:	4605      	mov	r5, r0
 8005c14:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005c16:	2d00      	cmp	r5, #0
 8005c18:	d0c5      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x7a2>
 8005c1a:	462e      	mov	r6, r5
 8005c1c:	e41d      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c1e:	4918      	ldr	r1, [pc, #96]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
      break;
 8005c20:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c22:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005c24:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005c28:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005c2a:	e7ba      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	1d20      	adds	r0, r4, #4
 8005c30:	f7ff faf0 	bl	8005214 <RCCEx_PLL2_Config>
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	4605      	mov	r5, r0
      break;
 8005c38:	e7b3      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005c3a:	2102      	movs	r1, #2
 8005c3c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c40:	f7ff fb64 	bl	800530c <RCCEx_PLL3_Config>
 8005c44:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8005c48:	b100      	cbz	r0, 8005c4c <HAL_RCCEx_PeriphCLKConfig+0x848>
          status = HAL_ERROR;
 8005c4a:	2601      	movs	r6, #1
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	e5f0      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005c50:	2102      	movs	r1, #2
 8005c52:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c56:	f7ff fb59 	bl	800530c <RCCEx_PLL3_Config>
 8005c5a:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8005c5e:	b100      	cbz	r0, 8005c62 <HAL_RCCEx_PeriphCLKConfig+0x85e>
        status = HAL_ERROR;
 8005c60:	2601      	movs	r6, #1
 8005c62:	6823      	ldr	r3, [r4, #0]
 8005c64:	e5f3      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005c66:	2100      	movs	r1, #0
 8005c68:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c6c:	f7ff fb4e 	bl	800530c <RCCEx_PLL3_Config>
 8005c70:	4605      	mov	r5, r0
 8005c72:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005c74:	2d00      	cmp	r5, #0
 8005c76:	f43f ac28 	beq.w	80054ca <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8005c7a:	462e      	mov	r6, r5
 8005c7c:	e42d      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0xd6>
 8005c7e:	bf00      	nop
 8005c80:	58024400 	.word	0x58024400
 8005c84:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005c88:	2100      	movs	r1, #0
 8005c8a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c8e:	f7ff fb3d 	bl	800530c <RCCEx_PLL3_Config>
 8005c92:	4605      	mov	r5, r0
 8005c94:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005c96:	2d00      	cmp	r5, #0
 8005c98:	f43f abf6 	beq.w	8005488 <HAL_RCCEx_PeriphCLKConfig+0x84>
 8005c9c:	462e      	mov	r6, r5
 8005c9e:	f7ff bbfa 	b.w	8005496 <HAL_RCCEx_PeriphCLKConfig+0x92>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005ca8:	f7ff fb30 	bl	800530c <RCCEx_PLL3_Config>
 8005cac:	4605      	mov	r5, r0
 8005cae:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005cb0:	2d00      	cmp	r5, #0
 8005cb2:	f43f ac2c 	beq.w	800550e <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8005cb6:	462e      	mov	r6, r5
 8005cb8:	e431      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x11a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005cba:	2100      	movs	r1, #0
 8005cbc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005cc0:	f7ff fb24 	bl	800530c <RCCEx_PLL3_Config>
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	f43f ac51 	beq.w	8005570 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005cce:	462e      	mov	r6, r5
 8005cd0:	e455      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005cd2:	2102      	movs	r1, #2
 8005cd4:	3004      	adds	r0, #4
 8005cd6:	f7ff fa9d 	bl	8005214 <RCCEx_PLL2_Config>
 8005cda:	4606      	mov	r6, r0
 8005cdc:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005cde:	2e00      	cmp	r6, #0
 8005ce0:	f47f abad 	bne.w	800543e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8005ce4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005ce6:	f7ff bba3 	b.w	8005430 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cea:	4978      	ldr	r1, [pc, #480]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005cec:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005cee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005cf2:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005cf4:	f7ff bbe6 	b.w	80054c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cf8:	4974      	ldr	r1, [pc, #464]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005cfa:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005cfc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d00:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d02:	e432      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005d04:	2102      	movs	r1, #2
 8005d06:	3024      	adds	r0, #36	; 0x24
 8005d08:	f7ff fb00 	bl	800530c <RCCEx_PLL3_Config>
 8005d0c:	4606      	mov	r6, r0
      break;
 8005d0e:	e7e5      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d10:	496e      	ldr	r1, [pc, #440]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005d12:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d14:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d18:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d1a:	f7ff bbb2 	b.w	8005482 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d1e:	496b      	ldr	r1, [pc, #428]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005d20:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d22:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d26:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d28:	f7ff bbee 	b.w	8005508 <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d2c:	1d20      	adds	r0, r4, #4
 8005d2e:	f7ff fa71 	bl	8005214 <RCCEx_PLL2_Config>
 8005d32:	4605      	mov	r5, r0
 8005d34:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005d36:	2d00      	cmp	r5, #0
 8005d38:	f47f aebd 	bne.w	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8005d3c:	e63d      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d3e:	4963      	ldr	r1, [pc, #396]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005d40:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d42:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d46:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005d48:	2d00      	cmp	r5, #0
 8005d4a:	f47f ae9e 	bne.w	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x686>
 8005d4e:	e646      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x5da>
      ret = HAL_ERROR;
 8005d50:	2601      	movs	r6, #1
 8005d52:	4635      	mov	r5, r6
 8005d54:	e4c5      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
            ret = HAL_TIMEOUT;
 8005d56:	2603      	movs	r6, #3
 8005d58:	6823      	ldr	r3, [r4, #0]
 8005d5a:	4635      	mov	r5, r6
 8005d5c:	e47c      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x254>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005d5e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005d62:	f43f ad13 	beq.w	800578c <HAL_RCCEx_PeriphCLKConfig+0x388>
 8005d66:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005d6a:	f43f ad0f 	beq.w	800578c <HAL_RCCEx_PeriphCLKConfig+0x388>
 8005d6e:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8005d72:	f43f ad0b 	beq.w	800578c <HAL_RCCEx_PeriphCLKConfig+0x388>
      ret = HAL_ERROR;
 8005d76:	2601      	movs	r6, #1
 8005d78:	4635      	mov	r5, r6
 8005d7a:	e512      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005d7c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8005d80:	f43f ad24 	beq.w	80057cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8005d84:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8005d88:	f43f ad20 	beq.w	80057cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8005d8c:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005d90:	f43f ad1c 	beq.w	80057cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
      ret = HAL_ERROR;
 8005d94:	2601      	movs	r6, #1
 8005d96:	4635      	mov	r5, r6
 8005d98:	e523      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005d9a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005d9e:	f43f ad35 	beq.w	800580c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005da2:	f5b2 4f20 	cmp.w	r2, #40960	; 0xa000
 8005da6:	f43f ad31 	beq.w	800580c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005daa:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8005dae:	f43f ad2d 	beq.w	800580c <HAL_RCCEx_PeriphCLKConfig+0x408>
      ret = HAL_ERROR;
 8005db2:	2601      	movs	r6, #1
 8005db4:	4635      	mov	r5, r6
 8005db6:	e534      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Spi45ClockSelection)
 8005db8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8005dbc:	f43f abf3 	beq.w	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8005dc0:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8005dc4:	f43f abef 	beq.w	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8005dc8:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8005dcc:	f43f abeb 	beq.w	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      ret = HAL_ERROR;
 8005dd0:	2601      	movs	r6, #1
 8005dd2:	4635      	mov	r5, r6
 8005dd4:	f7ff bbf1 	b.w	80055ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8005dd8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005ddc:	f43f ac02 	beq.w	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8005de0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005de4:	f43f abfe 	beq.w	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8005de8:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8005dec:	f43f abfa 	beq.w	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = HAL_ERROR;
 8005df0:	2601      	movs	r6, #1
 8005df2:	4635      	mov	r5, r6
 8005df4:	e401      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Sai4AClockSelection)
 8005df6:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8005dfa:	f43f ab63 	beq.w	80054c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8005dfe:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8005e02:	f43f ab5f 	beq.w	80054c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      ret = HAL_ERROR;
 8005e06:	2601      	movs	r6, #1
 8005e08:	4635      	mov	r5, r6
 8005e0a:	f7ff bb66 	b.w	80054da <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4BClockSelection)
 8005e0e:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8005e12:	f43f ab79 	beq.w	8005508 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005e16:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8005e1a:	f43f ab75 	beq.w	8005508 <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = HAL_ERROR;
 8005e1e:	2601      	movs	r6, #1
 8005e20:	4635      	mov	r5, r6
 8005e22:	f7ff bb7c 	b.w	800551e <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai23ClockSelection)
 8005e26:	2ac0      	cmp	r2, #192	; 0xc0
 8005e28:	f43f ab2b 	beq.w	8005482 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8005e2c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005e30:	f43f ab27 	beq.w	8005482 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = HAL_ERROR;
 8005e34:	2601      	movs	r6, #1
 8005e36:	4635      	mov	r5, r6
 8005e38:	f7ff bb2d 	b.w	8005496 <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8005e3c:	b9ba      	cbnz	r2, 8005e6e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e3e:	4823      	ldr	r0, [pc, #140]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005e40:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005e42:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005e46:	62c1      	str	r1, [r0, #44]	; 0x2c
 8005e48:	f7ff baf2 	b.w	8005430 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8005e4c:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8005e50:	f43f ab8b 	beq.w	800556a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005e54:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8005e58:	f43f ab87 	beq.w	800556a <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = HAL_ERROR;
 8005e5c:	2601      	movs	r6, #1
 8005e5e:	4635      	mov	r5, r6
 8005e60:	f7ff bb8d 	b.w	800557e <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->QspiClockSelection)
 8005e64:	2a00      	cmp	r2, #0
 8005e66:	f43f ae7d 	beq.w	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8005e6a:	f7ff bb66 	b.w	800553a <HAL_RCCEx_PeriphCLKConfig+0x136>
      ret = HAL_ERROR;
 8005e6e:	2601      	movs	r6, #1
 8005e70:	f7ff bae5 	b.w	800543e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8005e74:	f7fb fc04 	bl	8001680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e78:	4f14      	ldr	r7, [pc, #80]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
        tickstart = HAL_GetTick();
 8005e7a:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e7c:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e80:	e006      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e82:	f7fb fbfd 	bl	8001680 <HAL_GetTick>
 8005e86:	eba0 0009 	sub.w	r0, r0, r9
 8005e8a:	4540      	cmp	r0, r8
 8005e8c:	f63f af63 	bhi.w	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x952>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e92:	079b      	lsls	r3, r3, #30
 8005e94:	d5f5      	bpl.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005e96:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005e9a:	e5e3      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x660>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e9c:	480b      	ldr	r0, [pc, #44]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0xac8>)
 8005e9e:	4a0c      	ldr	r2, [pc, #48]	; (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0xacc>)
 8005ea0:	6901      	ldr	r1, [r0, #16]
 8005ea2:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005ea6:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	6102      	str	r2, [r0, #16]
 8005eae:	e5e4      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005eb0:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005eb2:	462e      	mov	r6, r5
 8005eb4:	f7ff bbd0 	b.w	8005658 <HAL_RCCEx_PeriphCLKConfig+0x254>
      ret = HAL_ERROR;
 8005eb8:	2601      	movs	r6, #1
 8005eba:	4635      	mov	r5, r6
 8005ebc:	e430      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = HAL_ERROR;
 8005ebe:	2601      	movs	r6, #1
 8005ec0:	4635      	mov	r5, r6
 8005ec2:	e44e      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      ret = HAL_ERROR;
 8005ec4:	2601      	movs	r6, #1
 8005ec6:	4635      	mov	r5, r6
 8005ec8:	f7ff bbc3 	b.w	8005652 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8005ecc:	58024400 	.word	0x58024400
 8005ed0:	00ffffcf 	.word	0x00ffffcf

08005ed4 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8005ed4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005ed6:	f7ff f92b 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 8005eda:	4b05      	ldr	r3, [pc, #20]	; (8005ef0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8005edc:	4a05      	ldr	r2, [pc, #20]	; (8005ef4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005ee4:	5cd3      	ldrb	r3, [r2, r3]
 8005ee6:	f003 031f 	and.w	r3, r3, #31
}
 8005eea:	40d8      	lsrs	r0, r3
 8005eec:	bd08      	pop	{r3, pc}
 8005eee:	bf00      	nop
 8005ef0:	58024400 	.word	0x58024400
 8005ef4:	08014a34 	.word	0x08014a34

08005ef8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ef8:	4a46      	ldr	r2, [pc, #280]	; (8006014 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
{
 8005efa:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005efc:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005efe:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005f00:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005f02:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005f06:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d059      	beq.n	8005fc0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005f0c:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005f10:	f3c1 1100 	ubfx	r1, r1, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f14:	f004 0403 	and.w	r4, r4, #3
 8005f18:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005f1c:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8005f20:	2c01      	cmp	r4, #1
 8005f22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f26:	ee06 1a90 	vmov	s13, r1
 8005f2a:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8005f2e:	d002      	beq.n	8005f36 <HAL_RCCEx_GetPLL2ClockFreq+0x3e>
 8005f30:	d34e      	bcc.n	8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8005f32:	2c02      	cmp	r4, #2
 8005f34:	d049      	beq.n	8005fca <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005f36:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x120>
 8005f3a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005f3e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f44:	ee07 3a90 	vmov	s15, r3
 8005f48:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8005f4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f50:	ee77 7a26 	vadd.f32	s15, s14, s13
 8005f54:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005f58:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005f5c:	4a2d      	ldr	r2, [pc, #180]	; (8006014 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
 8005f5e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005f62:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005f64:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005f68:	ee06 3a90 	vmov	s13, r3
 8005f6c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8005f70:	bc30      	pop	{r4, r5}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005f72:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005f76:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f7a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005f7e:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005f82:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005f84:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005f88:	ee06 3a90 	vmov	s13, r3
 8005f8c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005f90:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005f94:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f98:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005f9c:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005fa0:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005fa2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005fa6:	ee07 3a10 	vmov	s14, r3
 8005faa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005fae:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005fb2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005fb6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005fba:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8005fbe:	4770      	bx	lr
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005fc0:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005fc4:	6083      	str	r3, [r0, #8]
}
 8005fc6:	bc30      	pop	{r4, r5}
 8005fc8:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005fca:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800601c <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005fce:	e7b4      	b.n	8005f3a <HAL_RCCEx_GetPLL2ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fd0:	6813      	ldr	r3, [r2, #0]
 8005fd2:	069b      	lsls	r3, r3, #26
 8005fd4:	d51a      	bpl.n	800600c <HAL_RCCEx_GetPLL2ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005fd6:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005fd8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005fdc:	4910      	ldr	r1, [pc, #64]	; (8006020 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8005fde:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005fe2:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005fe4:	40e1      	lsrs	r1, r4
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fea:	ee07 1a10 	vmov	s14, r1
 8005fee:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8005ff2:	ee07 3a10 	vmov	s14, r3
 8005ff6:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8005ffa:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8005ffe:	ee76 7a26 	vadd.f32	s15, s12, s13
 8006002:	ee77 7a85 	vadd.f32	s15, s15, s10
 8006006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800600a:	e7a7      	b.n	8005f5c <HAL_RCCEx_GetPLL2ClockFreq+0x64>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800600c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8006024 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8006010:	e793      	b.n	8005f3a <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8006012:	bf00      	nop
 8006014:	58024400 	.word	0x58024400
 8006018:	4a742400 	.word	0x4a742400
 800601c:	4af42400 	.word	0x4af42400
 8006020:	03d09000 	.word	0x03d09000
 8006024:	4c742400 	.word	0x4c742400

08006028 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006028:	4a46      	ldr	r2, [pc, #280]	; (8006144 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
{
 800602a:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800602c:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800602e:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006030:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006032:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006036:	6c55      	ldr	r5, [r2, #68]	; 0x44
  if (pll3m != 0U)
 8006038:	2b00      	cmp	r3, #0
 800603a:	d059      	beq.n	80060f0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800603c:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006040:	f3c1 2100 	ubfx	r1, r1, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006044:	f004 0403 	and.w	r4, r4, #3
 8006048:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800604c:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8006050:	2c01      	cmp	r4, #1
 8006052:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006056:	ee06 1a90 	vmov	s13, r1
 800605a:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800605e:	d002      	beq.n	8006066 <HAL_RCCEx_GetPLL3ClockFreq+0x3e>
 8006060:	d34e      	bcc.n	8006100 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8006062:	2c02      	cmp	r4, #2
 8006064:	d049      	beq.n	80060fa <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006066:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8006148 <HAL_RCCEx_GetPLL3ClockFreq+0x120>
 800606a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800606e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006074:	ee07 3a90 	vmov	s15, r3
 8006078:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800607c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006080:	ee77 7a26 	vadd.f32	s15, s14, s13
 8006084:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006088:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800608c:	4a2d      	ldr	r2, [pc, #180]	; (8006144 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
 800608e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006092:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006094:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006098:	ee06 3a90 	vmov	s13, r3
 800609c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 80060a0:	bc30      	pop	{r4, r5}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80060a2:	ee76 6a86 	vadd.f32	s13, s13, s12
 80060a6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80060aa:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80060ae:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80060b2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80060b4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80060b8:	ee06 3a90 	vmov	s13, r3
 80060bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80060c0:	ee76 6a86 	vadd.f32	s13, s13, s12
 80060c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80060c8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80060cc:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80060d0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80060d2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80060d6:	ee07 3a10 	vmov	s14, r3
 80060da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80060de:	ee37 7a06 	vadd.f32	s14, s14, s12
 80060e2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80060e6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80060ea:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80060ee:	4770      	bx	lr
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80060f0:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80060f4:	6083      	str	r3, [r0, #8]
}
 80060f6:	bc30      	pop	{r4, r5}
 80060f8:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80060fa:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800614c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 80060fe:	e7b4      	b.n	800606a <HAL_RCCEx_GetPLL3ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006100:	6813      	ldr	r3, [r2, #0]
 8006102:	069b      	lsls	r3, r3, #26
 8006104:	d51a      	bpl.n	800613c <HAL_RCCEx_GetPLL3ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006106:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006108:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800610c:	4910      	ldr	r1, [pc, #64]	; (8006150 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 800610e:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006112:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006114:	40e1      	lsrs	r1, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800611a:	ee07 1a10 	vmov	s14, r1
 800611e:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8006122:	ee07 3a10 	vmov	s14, r3
 8006126:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 800612a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 800612e:	ee76 7a26 	vadd.f32	s15, s12, s13
 8006132:	ee77 7a85 	vadd.f32	s15, s15, s10
 8006136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800613a:	e7a7      	b.n	800608c <HAL_RCCEx_GetPLL3ClockFreq+0x64>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800613c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8006140:	e793      	b.n	800606a <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8006142:	bf00      	nop
 8006144:	58024400 	.word	0x58024400
 8006148:	4a742400 	.word	0x4a742400
 800614c:	4af42400 	.word	0x4af42400
 8006150:	03d09000 	.word	0x03d09000
 8006154:	4c742400 	.word	0x4c742400

08006158 <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006158:	b380      	cbz	r0, 80061bc <HAL_RNG_Init+0x64>
{
 800615a:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800615c:	7a43      	ldrb	r3, [r0, #9]
 800615e:	4604      	mov	r4, r0
 8006160:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006164:	b333      	cbz	r3, 80061b4 <HAL_RNG_Init+0x5c>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006166:	2202      	movs	r2, #2
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8006168:	e9d4 3100 	ldrd	r3, r1, [r4]
  hrng->State = HAL_RNG_STATE_BUSY;
 800616c:	7262      	strb	r2, [r4, #9]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	f022 0220 	bic.w	r2, r2, #32
 8006174:	430a      	orrs	r2, r1
 8006176:	601a      	str	r2, [r3, #0]
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	f042 0204 	orr.w	r2, r2, #4
 800617e:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	065b      	lsls	r3, r3, #25
 8006184:	d503      	bpl.n	800618e <HAL_RNG_Init+0x36>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8006186:	2304      	movs	r3, #4
    return HAL_ERROR;
 8006188:	2001      	movs	r0, #1
    hrng->State = HAL_RNG_STATE_ERROR;
 800618a:	7263      	strb	r3, [r4, #9]
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 800618c:	bd38      	pop	{r3, r4, r5, pc}
  tickstart = HAL_GetTick();
 800618e:	f7fb fa77 	bl	8001680 <HAL_GetTick>
 8006192:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006194:	e004      	b.n	80061a0 <HAL_RNG_Init+0x48>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006196:	f7fb fa73 	bl	8001680 <HAL_GetTick>
 800619a:	1b40      	subs	r0, r0, r5
 800619c:	2802      	cmp	r0, #2
 800619e:	d80f      	bhi.n	80061c0 <HAL_RNG_Init+0x68>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	f013 0304 	ands.w	r3, r3, #4
 80061a8:	d1f5      	bne.n	8006196 <HAL_RNG_Init+0x3e>
  hrng->State = HAL_RNG_STATE_READY;
 80061aa:	2201      	movs	r2, #1
  return HAL_OK;
 80061ac:	4618      	mov	r0, r3
  hrng->State = HAL_RNG_STATE_READY;
 80061ae:	7262      	strb	r2, [r4, #9]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80061b0:	60e3      	str	r3, [r4, #12]
}
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 80061b4:	7202      	strb	r2, [r0, #8]
    HAL_RNG_MspInit(hrng);
 80061b6:	f7fa fe6d 	bl	8000e94 <HAL_RNG_MspInit>
 80061ba:	e7d4      	b.n	8006166 <HAL_RNG_Init+0xe>
    return HAL_ERROR;
 80061bc:	2001      	movs	r0, #1
}
 80061be:	4770      	bx	lr
      hrng->State = HAL_RNG_STATE_ERROR;
 80061c0:	2204      	movs	r2, #4
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80061c2:	2302      	movs	r3, #2
      return HAL_ERROR;
 80061c4:	2001      	movs	r0, #1
      hrng->State = HAL_RNG_STATE_ERROR;
 80061c6:	7262      	strb	r2, [r4, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80061c8:	60e3      	str	r3, [r4, #12]
}
 80061ca:	bd38      	pop	{r3, r4, r5, pc}

080061cc <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80061cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 80061ce:	7a03      	ldrb	r3, [r0, #8]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d00b      	beq.n	80061ec <HAL_RNG_GenerateRandomNumber+0x20>
 80061d4:	4604      	mov	r4, r0
 80061d6:	2001      	movs	r0, #1
 80061d8:	460e      	mov	r6, r1

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80061da:	7a63      	ldrb	r3, [r4, #9]
  __HAL_LOCK(hrng);
 80061dc:	7220      	strb	r0, [r4, #8]
  if (hrng->State == HAL_RNG_STATE_READY)
 80061de:	4283      	cmp	r3, r0
 80061e0:	d006      	beq.n	80061f0 <HAL_RNG_GenerateRandomNumber+0x24>
#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80061e2:	2304      	movs	r3, #4
 80061e4:	60e3      	str	r3, [r4, #12]
    status = HAL_ERROR;
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80061e6:	2300      	movs	r3, #0
 80061e8:	7223      	strb	r3, [r4, #8]

  return status;
}
 80061ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrng);
 80061ec:	2002      	movs	r0, #2
}
 80061ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 80061f0:	2302      	movs	r3, #2
 80061f2:	7263      	strb	r3, [r4, #9]
    tickstart = HAL_GetTick();
 80061f4:	f7fb fa44 	bl	8001680 <HAL_GetTick>
 80061f8:	4607      	mov	r7, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80061fa:	e004      	b.n	8006206 <HAL_RNG_GenerateRandomNumber+0x3a>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80061fc:	f7fb fa40 	bl	8001680 <HAL_GetTick>
 8006200:	1bc0      	subs	r0, r0, r7
 8006202:	2802      	cmp	r0, #2
 8006204:	d80b      	bhi.n	800621e <HAL_RNG_GenerateRandomNumber+0x52>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006206:	6822      	ldr	r2, [r4, #0]
 8006208:	6855      	ldr	r5, [r2, #4]
 800620a:	f015 0501 	ands.w	r5, r5, #1
 800620e:	d0f5      	beq.n	80061fc <HAL_RNG_GenerateRandomNumber+0x30>
    hrng->RandomNumber = hrng->Instance->DR;
 8006210:	6893      	ldr	r3, [r2, #8]
    hrng->State = HAL_RNG_STATE_READY;
 8006212:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 8006214:	2000      	movs	r0, #0
    hrng->RandomNumber = hrng->Instance->DR;
 8006216:	6123      	str	r3, [r4, #16]
    *random32bit = hrng->RandomNumber;
 8006218:	6033      	str	r3, [r6, #0]
    hrng->State = HAL_RNG_STATE_READY;
 800621a:	7262      	strb	r2, [r4, #9]
 800621c:	e7e3      	b.n	80061e6 <HAL_RNG_GenerateRandomNumber+0x1a>
        hrng->State = HAL_RNG_STATE_READY;
 800621e:	2001      	movs	r0, #1
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006220:	2302      	movs	r3, #2
        __HAL_UNLOCK(hrng);
 8006222:	7225      	strb	r5, [r4, #8]
        hrng->State = HAL_RNG_STATE_READY;
 8006224:	7260      	strb	r0, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006226:	60e3      	str	r3, [r4, #12]
}
 8006228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800622a:	bf00      	nop

0800622c <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800622c:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800622e:	492c      	ldr	r1, [pc, #176]	; (80062e0 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 8006230:	695a      	ldr	r2, [r3, #20]
{
 8006232:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006234:	699c      	ldr	r4, [r3, #24]
 8006236:	f044 0408 	orr.w	r4, r4, #8
 800623a:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800623c:	699c      	ldr	r4, [r3, #24]
 800623e:	f044 0410 	orr.w	r4, r4, #16
 8006242:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 8006244:	681c      	ldr	r4, [r3, #0]
 8006246:	f024 0401 	bic.w	r4, r4, #1
 800624a:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800624c:	691c      	ldr	r4, [r3, #16]
 800624e:	4021      	ands	r1, r4
 8006250:	6119      	str	r1, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006252:	6899      	ldr	r1, [r3, #8]
 8006254:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 8006258:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800625a:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 800625e:	2904      	cmp	r1, #4
 8006260:	d001      	beq.n	8006266 <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006262:	0691      	lsls	r1, r2, #26
 8006264:	d430      	bmi.n	80062c8 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006266:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 800626a:	2903      	cmp	r1, #3
 800626c:	d001      	beq.n	8006272 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800626e:	0654      	lsls	r4, r2, #25
 8006270:	d41f      	bmi.n	80062b2 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006272:	0591      	lsls	r1, r2, #22
 8006274:	d509      	bpl.n	800628a <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006276:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800627a:	f041 0101 	orr.w	r1, r1, #1
 800627e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006282:	6999      	ldr	r1, [r3, #24]
 8006284:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006288:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800628a:	05d2      	lsls	r2, r2, #23
 800628c:	d509      	bpl.n	80062a2 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800628e:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8006292:	f042 0208 	orr.w	r2, r2, #8
 8006296:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800629a:	699a      	ldr	r2, [r3, #24]
 800629c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062a0:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80062a2:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 80062a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 80062a8:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80062ac:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 80062b0:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80062b2:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 80062b6:	f041 0104 	orr.w	r1, r1, #4
 80062ba:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062be:	6999      	ldr	r1, [r3, #24]
 80062c0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80062c4:	6199      	str	r1, [r3, #24]
 80062c6:	e7d4      	b.n	8006272 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80062c8:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 80062cc:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80062d0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80062d4:	6999      	ldr	r1, [r3, #24]
 80062d6:	f041 0120 	orr.w	r1, r1, #32
 80062da:	6199      	str	r1, [r3, #24]
 80062dc:	e7c3      	b.n	8006266 <SPI_CloseTransfer+0x3a>
 80062de:	bf00      	nop
 80062e0:	fffffc90 	.word	0xfffffc90

080062e4 <HAL_SPI_Init>:
  if (hspi == NULL)
 80062e4:	2800      	cmp	r0, #0
 80062e6:	f000 809f 	beq.w	8006428 <HAL_SPI_Init+0x144>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80062ea:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062ec:	2100      	movs	r1, #0
{
 80062ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80062f0:	4b56      	ldr	r3, [pc, #344]	; (800644c <HAL_SPI_Init+0x168>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062f2:	6281      	str	r1, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80062f4:	429a      	cmp	r2, r3
 80062f6:	68c5      	ldr	r5, [r0, #12]
 80062f8:	d014      	beq.n	8006324 <HAL_SPI_Init+0x40>
 80062fa:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 80062fe:	429a      	cmp	r2, r3
 8006300:	d010      	beq.n	8006324 <HAL_SPI_Init+0x40>
 8006302:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006306:	429a      	cmp	r2, r3
 8006308:	d067      	beq.n	80063da <HAL_SPI_Init+0xf6>
 800630a:	2d0f      	cmp	r5, #15
 800630c:	d808      	bhi.n	8006320 <HAL_SPI_Init+0x3c>
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800630e:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006310:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006314:	0979      	lsrs	r1, r7, #5
  data_size = (data_size + 7UL) / 8UL;
 8006316:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 8006318:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800631c:	2b08      	cmp	r3, #8
 800631e:	d908      	bls.n	8006332 <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 8006320:	2001      	movs	r0, #1
}
 8006322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006324:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 8006326:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800632a:	0979      	lsrs	r1, r7, #5
  data_size = (data_size + 7UL) / 8UL;
 800632c:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800632e:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006332:	4c46      	ldr	r4, [pc, #280]	; (800644c <HAL_SPI_Init+0x168>)
 8006334:	4946      	ldr	r1, [pc, #280]	; (8006450 <HAL_SPI_Init+0x16c>)
 8006336:	428a      	cmp	r2, r1
 8006338:	bf18      	it	ne
 800633a:	42a2      	cmpne	r2, r4
 800633c:	d054      	beq.n	80063e8 <HAL_SPI_Init+0x104>
 800633e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006342:	428a      	cmp	r2, r1
 8006344:	d050      	beq.n	80063e8 <HAL_SPI_Init+0x104>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006346:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 800634a:	4604      	mov	r4, r0
 800634c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8006350:	2b00      	cmp	r3, #0
 8006352:	d052      	beq.n	80063fa <HAL_SPI_Init+0x116>
 8006354:	f04f 0c00 	mov.w	ip, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 8006358:	2102      	movs	r1, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800635a:	69a3      	ldr	r3, [r4, #24]
 800635c:	6860      	ldr	r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 800635e:	f884 1081 	strb.w	r1, [r4, #129]	; 0x81
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006362:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
  __HAL_SPI_DISABLE(hspi);
 8006366:	6811      	ldr	r1, [r2, #0]
 8006368:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800636a:	f021 0101 	bic.w	r1, r1, #1
 800636e:	6011      	str	r1, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006370:	d05c      	beq.n	800642c <HAL_SPI_Init+0x148>
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8006372:	4303      	orrs	r3, r0
 8006374:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006376:	4333      	orrs	r3, r6
 8006378:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800637a:	430b      	orrs	r3, r1
 800637c:	6921      	ldr	r1, [r4, #16]
 800637e:	4333      	orrs	r3, r6
 8006380:	6966      	ldr	r6, [r4, #20]
 8006382:	430b      	orrs	r3, r1
 8006384:	6a21      	ldr	r1, [r4, #32]
 8006386:	4333      	orrs	r3, r6
 8006388:	68a6      	ldr	r6, [r4, #8]
 800638a:	430b      	orrs	r3, r1
 800638c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800638e:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006390:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8006392:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006394:	4339      	orrs	r1, r7
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8006396:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8006398:	6da6      	ldr	r6, [r4, #88]	; 0x58
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800639a:	ea41 0c0c 	orr.w	ip, r1, ip
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800639e:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80063a0:	ea4c 0505 	orr.w	r5, ip, r5
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80063a4:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80063a6:	6095      	str	r5, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80063a8:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80063aa:	bb80      	cbnz	r0, 800640e <HAL_SPI_Init+0x12a>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80063ac:	6893      	ldr	r3, [r2, #8]
 80063ae:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80063b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80063b6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80063b8:	6893      	ldr	r3, [r2, #8]
 80063ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80063be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80063c2:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063c4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80063c6:	f023 0301 	bic.w	r3, r3, #1
 80063ca:	6513      	str	r3, [r2, #80]	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063cc:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80063ce:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063d0:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80063d4:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 80063d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80063da:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80063dc:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80063e0:	0979      	lsrs	r1, r7, #5
  data_size = (data_size + 7UL) / 8UL;
 80063e2:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 80063e4:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80063e8:	2b10      	cmp	r3, #16
 80063ea:	d899      	bhi.n	8006320 <HAL_SPI_Init+0x3c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80063ec:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80063f0:	4604      	mov	r4, r0
 80063f2:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1ac      	bne.n	8006354 <HAL_SPI_Init+0x70>
    hspi->Lock = HAL_UNLOCKED;
 80063fa:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 80063fe:	f7fa fda5 	bl	8000f4c <HAL_SPI_MspInit>
 8006402:	6822      	ldr	r2, [r4, #0]
 8006404:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006408:	68e5      	ldr	r5, [r4, #12]
 800640a:	6be7      	ldr	r7, [r4, #60]	; 0x3c
 800640c:	e7a4      	b.n	8006358 <HAL_SPI_Init+0x74>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800640e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006416:	0243      	lsls	r3, r0, #9
 8006418:	d5d8      	bpl.n	80063cc <HAL_SPI_Init+0xe8>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800641a:	68d3      	ldr	r3, [r2, #12]
 800641c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800641e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006422:	430b      	orrs	r3, r1
 8006424:	60d3      	str	r3, [r2, #12]
 8006426:	e7d1      	b.n	80063cc <HAL_SPI_Init+0xe8>
    return HAL_ERROR;
 8006428:	2001      	movs	r0, #1
}
 800642a:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800642c:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
 8006430:	d009      	beq.n	8006446 <HAL_SPI_Init+0x162>
 8006432:	2800      	cmp	r0, #0
 8006434:	d19d      	bne.n	8006372 <HAL_SPI_Init+0x8e>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006436:	f1b6 5f80 	cmp.w	r6, #268435456	; 0x10000000
 800643a:	d19a      	bne.n	8006372 <HAL_SPI_Init+0x8e>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800643c:	6811      	ldr	r1, [r2, #0]
 800643e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8006442:	6011      	str	r1, [r2, #0]
 8006444:	e795      	b.n	8006372 <HAL_SPI_Init+0x8e>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006446:	2e00      	cmp	r6, #0
 8006448:	d0f8      	beq.n	800643c <HAL_SPI_Init+0x158>
 800644a:	e792      	b.n	8006372 <HAL_SPI_Init+0x8e>
 800644c:	40013000 	.word	0x40013000
 8006450:	40003800 	.word	0x40003800

08006454 <HAL_SPI_TxCpltCallback>:
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop

08006458 <HAL_SPI_RxCpltCallback>:
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop

0800645c <HAL_SPI_TxRxCpltCallback>:
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop

08006460 <HAL_SPI_ErrorCallback>:
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop

08006464 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 8006464:	6803      	ldr	r3, [r0, #0]
 8006466:	6919      	ldr	r1, [r3, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8006468:	695a      	ldr	r2, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800646a:	f8d3 c008 	ldr.w	ip, [r3, #8]
{
 800646e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t trigger  = itsource & itflag;
 8006472:	ea01 0502 	and.w	r5, r1, r2
{
 8006476:	4604      	mov	r4, r0
  HAL_SPI_StateTypeDef State = hspi->State;
 8006478:	f890 7081 	ldrb.w	r7, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800647c:	f005 0664 	and.w	r6, r5, #100	; 0x64
 8006480:	2e04      	cmp	r6, #4
 8006482:	d17e      	bne.n	8006582 <HAL_SPI_IRQHandler+0x11e>
    hspi->TxISR(hspi);
 8006484:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8006486:	f005 0626 	and.w	r6, r5, #38	; 0x26
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800648a:	f005 0545 	and.w	r5, r5, #69	; 0x45
    hspi->TxISR(hspi);
 800648e:	4798      	blx	r3
    hspi->RxISR(hspi);
 8006490:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006492:	4620      	mov	r0, r4
 8006494:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006496:	2d01      	cmp	r5, #1
 8006498:	d102      	bne.n	80064a0 <HAL_SPI_IRQHandler+0x3c>
    hspi->RxISR(hspi);
 800649a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800649c:	4620      	mov	r0, r4
 800649e:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80064a0:	2e02      	cmp	r6, #2
 80064a2:	d16c      	bne.n	800657e <HAL_SPI_IRQHandler+0x11a>
    hspi->TxISR(hspi);
 80064a4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80064a6:	4620      	mov	r0, r4
}
 80064a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 80064ac:	4718      	bx	r3
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80064ae:	0512      	lsls	r2, r2, #20
 80064b0:	f100 80d2 	bmi.w	8006658 <HAL_SPI_IRQHandler+0x1f4>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80064b4:	f415 7f58 	tst.w	r5, #864	; 0x360
 80064b8:	d061      	beq.n	800657e <HAL_SPI_IRQHandler+0x11a>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80064ba:	066e      	lsls	r6, r5, #25
 80064bc:	d509      	bpl.n	80064d2 <HAL_SPI_IRQHandler+0x6e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80064be:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80064c2:	f042 0204 	orr.w	r2, r2, #4
 80064c6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064ca:	699a      	ldr	r2, [r3, #24]
 80064cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064d0:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80064d2:	05a8      	lsls	r0, r5, #22
 80064d4:	d509      	bpl.n	80064ea <HAL_SPI_IRQHandler+0x86>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80064d6:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80064da:	f042 0201 	orr.w	r2, r2, #1
 80064de:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80064e2:	699a      	ldr	r2, [r3, #24]
 80064e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e8:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80064ea:	05e9      	lsls	r1, r5, #23
 80064ec:	d509      	bpl.n	8006502 <HAL_SPI_IRQHandler+0x9e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80064ee:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80064f2:	f042 0208 	orr.w	r2, r2, #8
 80064f6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80064fa:	699a      	ldr	r2, [r3, #24]
 80064fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006500:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8006502:	06aa      	lsls	r2, r5, #26
 8006504:	d509      	bpl.n	800651a <HAL_SPI_IRQHandler+0xb6>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006506:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800650a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800650e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	f042 0220 	orr.w	r2, r2, #32
 8006518:	619a      	str	r2, [r3, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800651a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800651e:	b372      	cbz	r2, 800657e <HAL_SPI_IRQHandler+0x11a>
      __HAL_SPI_DISABLE(hspi);
 8006520:	6819      	ldr	r1, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8006522:	f40c 4c40 	and.w	ip, ip, #49152	; 0xc000
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8006526:	4a59      	ldr	r2, [pc, #356]	; (800668c <HAL_SPI_IRQHandler+0x228>)
      __HAL_SPI_DISABLE(hspi);
 8006528:	f021 0101 	bic.w	r1, r1, #1
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800652c:	f5bc 4f40 	cmp.w	ip, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 8006530:	6019      	str	r1, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8006532:	6919      	ldr	r1, [r3, #16]
 8006534:	ea02 0201 	and.w	r2, r2, r1
 8006538:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800653a:	f040 80a0 	bne.w	800667e <HAL_SPI_IRQHandler+0x21a>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800653e:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8006540:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006542:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006546:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8006548:	b159      	cbz	r1, 8006562 <HAL_SPI_IRQHandler+0xfe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800654a:	4b51      	ldr	r3, [pc, #324]	; (8006690 <HAL_SPI_IRQHandler+0x22c>)
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800654c:	4608      	mov	r0, r1
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800654e:	650b      	str	r3, [r1, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006550:	f7fb fcda 	bl	8001f08 <HAL_DMA_Abort_IT>
 8006554:	b128      	cbz	r0, 8006562 <HAL_SPI_IRQHandler+0xfe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006556:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800655a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800655e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        if (hspi->hdmatx != NULL)
 8006562:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006564:	b15b      	cbz	r3, 800657e <HAL_SPI_IRQHandler+0x11a>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006566:	4a4a      	ldr	r2, [pc, #296]	; (8006690 <HAL_SPI_IRQHandler+0x22c>)
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006568:	4618      	mov	r0, r3
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800656a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800656c:	f7fb fccc 	bl	8001f08 <HAL_DMA_Abort_IT>
 8006570:	b128      	cbz	r0, 800657e <HAL_SPI_IRQHandler+0x11a>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006572:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800657a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
}
 800657e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006582:	f005 0045 	and.w	r0, r5, #69	; 0x45
 8006586:	f005 0626 	and.w	r6, r5, #38	; 0x26
 800658a:	2801      	cmp	r0, #1
 800658c:	d085      	beq.n	800649a <HAL_SPI_IRQHandler+0x36>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800658e:	2e02      	cmp	r6, #2
 8006590:	d088      	beq.n	80064a4 <HAL_SPI_IRQHandler+0x40>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8006592:	0728      	lsls	r0, r5, #28
 8006594:	d58b      	bpl.n	80064ae <HAL_SPI_IRQHandler+0x4a>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006596:	699a      	ldr	r2, [r3, #24]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8006598:	f41c 4f40 	tst.w	ip, #49152	; 0xc000
 800659c:	b2ff      	uxtb	r7, r7
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800659e:	f042 0208 	orr.w	r2, r2, #8
 80065a2:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80065a4:	699a      	ldr	r2, [r3, #24]
 80065a6:	f042 0210 	orr.w	r2, r2, #16
 80065aa:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80065ac:	699a      	ldr	r2, [r3, #24]
 80065ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065b2:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80065b4:	691a      	ldr	r2, [r3, #16]
 80065b6:	f022 0208 	bic.w	r2, r2, #8
 80065ba:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 80065bc:	d00f      	beq.n	80065de <HAL_SPI_IRQHandler+0x17a>
 80065be:	2f04      	cmp	r7, #4
 80065c0:	d055      	beq.n	800666e <HAL_SPI_IRQHandler+0x20a>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 80065c2:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80065c4:	69d2      	ldr	r2, [r2, #28]
 80065c6:	b152      	cbz	r2, 80065de <HAL_SPI_IRQHandler+0x17a>
 80065c8:	2f03      	cmp	r7, #3
 80065ca:	d01c      	beq.n	8006606 <HAL_SPI_IRQHandler+0x1a2>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 80065cc:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80065ce:	69d2      	ldr	r2, [r2, #28]
 80065d0:	b12a      	cbz	r2, 80065de <HAL_SPI_IRQHandler+0x17a>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80065d2:	2f05      	cmp	r7, #5
 80065d4:	d1d3      	bne.n	800657e <HAL_SPI_IRQHandler+0x11a>
      HAL_SPI_TxRxCpltCallback(hspi);
 80065d6:	4620      	mov	r0, r4
 80065d8:	f7ff ff40 	bl	800645c <HAL_SPI_TxRxCpltCallback>
 80065dc:	e7cf      	b.n	800657e <HAL_SPI_IRQHandler+0x11a>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80065de:	689a      	ldr	r2, [r3, #8]
 80065e0:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80065e4:	d01e      	beq.n	8006624 <HAL_SPI_IRQHandler+0x1c0>
      SPI_CloseTransfer(hspi);
 80065e6:	4620      	mov	r0, r4
 80065e8:	f7ff fe20 	bl	800622c <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 80065ec:	2301      	movs	r3, #1
 80065ee:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065f2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d136      	bne.n	8006668 <HAL_SPI_IRQHandler+0x204>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80065fa:	2f05      	cmp	r7, #5
 80065fc:	d0eb      	beq.n	80065d6 <HAL_SPI_IRQHandler+0x172>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80065fe:	2f04      	cmp	r7, #4
 8006600:	d039      	beq.n	8006676 <HAL_SPI_IRQHandler+0x212>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8006602:	2f03      	cmp	r7, #3
 8006604:	d1bb      	bne.n	800657e <HAL_SPI_IRQHandler+0x11a>
      HAL_SPI_TxCpltCallback(hspi);
 8006606:	4620      	mov	r0, r4
 8006608:	f7ff ff24 	bl	8006454 <HAL_SPI_TxCpltCallback>
 800660c:	e7b7      	b.n	800657e <HAL_SPI_IRQHandler+0x11a>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800660e:	6822      	ldr	r2, [r4, #0]
 8006610:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006612:	f840 2b04 	str.w	r2, [r0], #4
            hspi->pRxBuffPtr += sizeof(uint32_t);
 8006616:	6660      	str	r0, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8006618:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 800661c:	3a01      	subs	r2, #1
 800661e:	b292      	uxth	r2, r2
 8006620:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8006624:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8006628:	b292      	uxth	r2, r2
 800662a:	2a00      	cmp	r2, #0
 800662c:	d0db      	beq.n	80065e6 <HAL_SPI_IRQHandler+0x182>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800662e:	68e1      	ldr	r1, [r4, #12]
 8006630:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006632:	290f      	cmp	r1, #15
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006634:	4610      	mov	r0, r2
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006636:	d8ea      	bhi.n	800660e <HAL_SPI_IRQHandler+0x1aa>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006638:	2907      	cmp	r1, #7
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800663a:	4611      	mov	r1, r2
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800663c:	d904      	bls.n	8006648 <HAL_SPI_IRQHandler+0x1e4>
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800663e:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8006640:	f821 2b02 	strh.w	r2, [r1], #2
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8006644:	6661      	str	r1, [r4, #100]	; 0x64
 8006646:	e7e7      	b.n	8006618 <HAL_SPI_IRQHandler+0x1b4>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006648:	6821      	ldr	r1, [r4, #0]
 800664a:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
 800664e:	7011      	strb	r1, [r2, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8006650:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006652:	3201      	adds	r2, #1
 8006654:	6662      	str	r2, [r4, #100]	; 0x64
 8006656:	e7df      	b.n	8006618 <HAL_SPI_IRQHandler+0x1b4>
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8006658:	070f      	lsls	r7, r1, #28
 800665a:	f57f af2b 	bpl.w	80064b4 <HAL_SPI_IRQHandler+0x50>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800665e:	699a      	ldr	r2, [r3, #24]
 8006660:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006664:	619a      	str	r2, [r3, #24]
    return;
 8006666:	e78a      	b.n	800657e <HAL_SPI_IRQHandler+0x11a>
        HAL_SPI_ErrorCallback(hspi);
 8006668:	f7ff fefa 	bl	8006460 <HAL_SPI_ErrorCallback>
        return;
 800666c:	e787      	b.n	800657e <HAL_SPI_IRQHandler+0x11a>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 800666e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006670:	69d2      	ldr	r2, [r2, #28]
 8006672:	2a00      	cmp	r2, #0
 8006674:	d0b3      	beq.n	80065de <HAL_SPI_IRQHandler+0x17a>
      HAL_SPI_RxCpltCallback(hspi);
 8006676:	4620      	mov	r0, r4
 8006678:	f7ff feee 	bl	8006458 <HAL_SPI_RxCpltCallback>
 800667c:	e77f      	b.n	800657e <HAL_SPI_IRQHandler+0x11a>
        hspi->State = HAL_SPI_STATE_READY;
 800667e:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 8006680:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 8006682:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8006686:	f7ff feeb 	bl	8006460 <HAL_SPI_ErrorCallback>
 800668a:	e778      	b.n	800657e <HAL_SPI_IRQHandler+0x11a>
 800668c:	fffffc94 	.word	0xfffffc94
 8006690:	08006695 	.word	0x08006695

08006694 <SPI_DMAAbortOnError>:
{
 8006694:	b508      	push	{r3, lr}
  hspi->RxXferCount = (uint16_t) 0UL;
 8006696:	2200      	movs	r2, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006698:	6b83      	ldr	r3, [r0, #56]	; 0x38
  hspi->State = HAL_SPI_STATE_READY;
 800669a:	2101      	movs	r1, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 800669c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  HAL_SPI_ErrorCallback(hspi);
 80066a0:	4618      	mov	r0, r3
  hspi->TxXferCount = (uint16_t) 0UL;
 80066a2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 80066a6:	f883 1081 	strb.w	r1, [r3, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 80066aa:	f7ff fed9 	bl	8006460 <HAL_SPI_ErrorCallback>
}
 80066ae:	bd08      	pop	{r3, pc}

080066b0 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80066b0:	b370      	cbz	r0, 8006710 <HAL_SRAM_Init+0x60>
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80066b2:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
{
 80066b6:	b570      	push	{r4, r5, r6, lr}
 80066b8:	4615      	mov	r5, r2
 80066ba:	4604      	mov	r4, r0
 80066bc:	460e      	mov	r6, r1
  if (hsram->State == HAL_SRAM_STATE_RESET)
 80066be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80066c2:	b303      	cbz	r3, 8006706 <HAL_SRAM_Init+0x56>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80066c4:	f104 0108 	add.w	r1, r4, #8
 80066c8:	6820      	ldr	r0, [r4, #0]
 80066ca:	f000 fe23 	bl	8007314 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80066ce:	4631      	mov	r1, r6
 80066d0:	68a2      	ldr	r2, [r4, #8]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80066d2:	2601      	movs	r6, #1
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80066d4:	6820      	ldr	r0, [r4, #0]
 80066d6:	f000 fe6d 	bl	80073b4 <FMC_NORSRAM_Timing_Init>
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80066da:	4629      	mov	r1, r5
 80066dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80066de:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 80066e2:	f000 fe93 	bl	800740c <FMC_NORSRAM_Extended_Timing_Init>
 80066e6:	68a5      	ldr	r5, [r4, #8]
 80066e8:	6821      	ldr	r1, [r4, #0]

  return HAL_OK;
 80066ea:	2000      	movs	r0, #0
  __FMC_ENABLE();
 80066ec:	4a09      	ldr	r2, [pc, #36]	; (8006714 <HAL_SRAM_Init+0x64>)
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80066ee:	f851 3025 	ldr.w	r3, [r1, r5, lsl #2]
 80066f2:	4333      	orrs	r3, r6
 80066f4:	f841 3025 	str.w	r3, [r1, r5, lsl #2]
  __FMC_ENABLE();
 80066f8:	6813      	ldr	r3, [r2, #0]
 80066fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066fe:	6013      	str	r3, [r2, #0]
  hsram->State = HAL_SRAM_STATE_READY;
 8006700:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
}
 8006704:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8006706:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
    HAL_SRAM_MspInit(hsram);
 800670a:	f7fa f813 	bl	8000734 <HAL_SRAM_MspInit>
 800670e:	e7d9      	b.n	80066c4 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 8006710:	2001      	movs	r0, #1
}
 8006712:	4770      	bx	lr
 8006714:	52004000 	.word	0x52004000

08006718 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop

0800671c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800671c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006720:	2b01      	cmp	r3, #1
 8006722:	d001      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0xc>
  {
    return HAL_ERROR;
 8006724:	2001      	movs	r0, #1
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
}
 8006726:	4770      	bx	lr
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006728:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800672a:	4b22      	ldr	r3, [pc, #136]	; (80067b4 <HAL_TIM_Base_Start_IT+0x98>)
 800672c:	4922      	ldr	r1, [pc, #136]	; (80067b8 <HAL_TIM_Base_Start_IT+0x9c>)
 800672e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006732:	bf18      	it	ne
 8006734:	429a      	cmpne	r2, r3
{
 8006736:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006738:	bf0c      	ite	eq
 800673a:	2301      	moveq	r3, #1
 800673c:	2300      	movne	r3, #0
 800673e:	4c1f      	ldr	r4, [pc, #124]	; (80067bc <HAL_TIM_Base_Start_IT+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006740:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006742:	42a2      	cmp	r2, r4
 8006744:	bf08      	it	eq
 8006746:	f043 0301 	orreq.w	r3, r3, #1
 800674a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
  htim->State = HAL_TIM_STATE_BUSY;
 800674e:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006752:	428a      	cmp	r2, r1
 8006754:	bf08      	it	eq
 8006756:	f043 0301 	orreq.w	r3, r3, #1
 800675a:	4819      	ldr	r0, [pc, #100]	; (80067c0 <HAL_TIM_Base_Start_IT+0xa4>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800675c:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800675e:	42a2      	cmp	r2, r4
 8006760:	bf08      	it	eq
 8006762:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006766:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800676a:	4282      	cmp	r2, r0
 800676c:	bf08      	it	eq
 800676e:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006772:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006774:	b933      	cbnz	r3, 8006784 <HAL_TIM_Base_Start_IT+0x68>
 8006776:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800677a:	1a10      	subs	r0, r2, r0
 800677c:	fab0 f080 	clz	r0, r0
 8006780:	0940      	lsrs	r0, r0, #5
 8006782:	b188      	cbz	r0, 80067a8 <HAL_TIM_Base_Start_IT+0x8c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006784:	6891      	ldr	r1, [r2, #8]
 8006786:	4b0f      	ldr	r3, [pc, #60]	; (80067c4 <HAL_TIM_Base_Start_IT+0xa8>)
 8006788:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800678a:	2b06      	cmp	r3, #6
 800678c:	d009      	beq.n	80067a2 <HAL_TIM_Base_Start_IT+0x86>
 800678e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006792:	d006      	beq.n	80067a2 <HAL_TIM_Base_Start_IT+0x86>
      __HAL_TIM_ENABLE(htim);
 8006794:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8006796:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8006798:	f043 0301 	orr.w	r3, r3, #1
 800679c:	6013      	str	r3, [r2, #0]
}
 800679e:	bc30      	pop	{r4, r5}
 80067a0:	4770      	bx	lr
  return HAL_OK;
 80067a2:	2000      	movs	r0, #0
}
 80067a4:	bc30      	pop	{r4, r5}
 80067a6:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80067a8:	6813      	ldr	r3, [r2, #0]
 80067aa:	f043 0301 	orr.w	r3, r3, #1
 80067ae:	6013      	str	r3, [r2, #0]
 80067b0:	e7f5      	b.n	800679e <HAL_TIM_Base_Start_IT+0x82>
 80067b2:	bf00      	nop
 80067b4:	40010000 	.word	0x40010000
 80067b8:	40000800 	.word	0x40000800
 80067bc:	40000400 	.word	0x40000400
 80067c0:	40010400 	.word	0x40010400
 80067c4:	00010007 	.word	0x00010007

080067c8 <HAL_TIM_OC_DelayElapsedCallback>:
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop

080067cc <HAL_TIM_IC_CaptureCallback>:
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop

080067d0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop

080067d4 <HAL_TIM_TriggerCallback>:
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop

080067d8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067d8:	6803      	ldr	r3, [r0, #0]
 80067da:	691a      	ldr	r2, [r3, #16]
 80067dc:	0791      	lsls	r1, r2, #30
{
 80067de:	b510      	push	{r4, lr}
 80067e0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067e2:	d502      	bpl.n	80067ea <HAL_TIM_IRQHandler+0x12>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067e4:	68da      	ldr	r2, [r3, #12]
 80067e6:	0792      	lsls	r2, r2, #30
 80067e8:	d468      	bmi.n	80068bc <HAL_TIM_IRQHandler+0xe4>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	0752      	lsls	r2, r2, #29
 80067ee:	d502      	bpl.n	80067f6 <HAL_TIM_IRQHandler+0x1e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80067f0:	68da      	ldr	r2, [r3, #12]
 80067f2:	0750      	lsls	r0, r2, #29
 80067f4:	d44f      	bmi.n	8006896 <HAL_TIM_IRQHandler+0xbe>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067f6:	691a      	ldr	r2, [r3, #16]
 80067f8:	0711      	lsls	r1, r2, #28
 80067fa:	d502      	bpl.n	8006802 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	0712      	lsls	r2, r2, #28
 8006800:	d437      	bmi.n	8006872 <HAL_TIM_IRQHandler+0x9a>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006802:	691a      	ldr	r2, [r3, #16]
 8006804:	06d0      	lsls	r0, r2, #27
 8006806:	d502      	bpl.n	800680e <HAL_TIM_IRQHandler+0x36>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006808:	68da      	ldr	r2, [r3, #12]
 800680a:	06d1      	lsls	r1, r2, #27
 800680c:	d41e      	bmi.n	800684c <HAL_TIM_IRQHandler+0x74>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800680e:	691a      	ldr	r2, [r3, #16]
 8006810:	07d2      	lsls	r2, r2, #31
 8006812:	d502      	bpl.n	800681a <HAL_TIM_IRQHandler+0x42>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006814:	68da      	ldr	r2, [r3, #12]
 8006816:	07d0      	lsls	r0, r2, #31
 8006818:	d469      	bmi.n	80068ee <HAL_TIM_IRQHandler+0x116>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800681a:	691a      	ldr	r2, [r3, #16]
 800681c:	0611      	lsls	r1, r2, #24
 800681e:	d502      	bpl.n	8006826 <HAL_TIM_IRQHandler+0x4e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006820:	68da      	ldr	r2, [r3, #12]
 8006822:	0612      	lsls	r2, r2, #24
 8006824:	d46b      	bmi.n	80068fe <HAL_TIM_IRQHandler+0x126>
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006826:	691a      	ldr	r2, [r3, #16]
 8006828:	05d0      	lsls	r0, r2, #23
 800682a:	d502      	bpl.n	8006832 <HAL_TIM_IRQHandler+0x5a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	0611      	lsls	r1, r2, #24
 8006830:	d46d      	bmi.n	800690e <HAL_TIM_IRQHandler+0x136>
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006832:	691a      	ldr	r2, [r3, #16]
 8006834:	0652      	lsls	r2, r2, #25
 8006836:	d502      	bpl.n	800683e <HAL_TIM_IRQHandler+0x66>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	0650      	lsls	r0, r2, #25
 800683c:	d46f      	bmi.n	800691e <HAL_TIM_IRQHandler+0x146>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800683e:	691a      	ldr	r2, [r3, #16]
 8006840:	0691      	lsls	r1, r2, #26
 8006842:	d502      	bpl.n	800684a <HAL_TIM_IRQHandler+0x72>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006844:	68da      	ldr	r2, [r3, #12]
 8006846:	0692      	lsls	r2, r2, #26
 8006848:	d449      	bmi.n	80068de <HAL_TIM_IRQHandler+0x106>
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800684a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800684c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006850:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8006852:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006854:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006856:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006858:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800685a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800685e:	d16f      	bne.n	8006940 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006860:	f7ff ffb2 	bl	80067c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006864:	4620      	mov	r0, r4
 8006866:	f7ff ffb3 	bl	80067d0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800686a:	2200      	movs	r2, #0
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	7722      	strb	r2, [r4, #28]
 8006870:	e7cd      	b.n	800680e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006872:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006876:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8006878:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800687a:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800687c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800687e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006880:	079b      	lsls	r3, r3, #30
 8006882:	d15a      	bne.n	800693a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006884:	f7ff ffa0 	bl	80067c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006888:	4620      	mov	r0, r4
 800688a:	f7ff ffa1 	bl	80067d0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800688e:	2200      	movs	r2, #0
 8006890:	6823      	ldr	r3, [r4, #0]
 8006892:	7722      	strb	r2, [r4, #28]
 8006894:	e7b5      	b.n	8006802 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006896:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800689a:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800689c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800689e:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068a0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068a2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068a4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80068a8:	d144      	bne.n	8006934 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068aa:	f7ff ff8d 	bl	80067c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068ae:	4620      	mov	r0, r4
 80068b0:	f7ff ff8e 	bl	80067d0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068b4:	2200      	movs	r2, #0
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	7722      	strb	r2, [r4, #28]
 80068ba:	e79c      	b.n	80067f6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068bc:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068c0:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068c2:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068c4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068c6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068c8:	0799      	lsls	r1, r3, #30
 80068ca:	d130      	bne.n	800692e <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068cc:	f7ff ff7c 	bl	80067c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d0:	4620      	mov	r0, r4
 80068d2:	f7ff ff7d 	bl	80067d0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068d6:	2200      	movs	r2, #0
 80068d8:	6823      	ldr	r3, [r4, #0]
 80068da:	7722      	strb	r2, [r4, #28]
 80068dc:	e785      	b.n	80067ea <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068de:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80068e2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068e4:	611a      	str	r2, [r3, #16]
}
 80068e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80068ea:	f000 b8c5 	b.w	8006a78 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80068ee:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80068f2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80068f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80068f6:	f7fa fa03 	bl	8000d00 <HAL_TIM_PeriodElapsedCallback>
 80068fa:	6823      	ldr	r3, [r4, #0]
 80068fc:	e78d      	b.n	800681a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068fe:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8006902:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006904:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006906:	f000 f8b9 	bl	8006a7c <HAL_TIMEx_BreakCallback>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	e78b      	b.n	8006826 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800690e:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8006912:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006914:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006916:	f000 f8b3 	bl	8006a80 <HAL_TIMEx_Break2Callback>
 800691a:	6823      	ldr	r3, [r4, #0]
 800691c:	e789      	b.n	8006832 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800691e:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8006922:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006924:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006926:	f7ff ff55 	bl	80067d4 <HAL_TIM_TriggerCallback>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	e787      	b.n	800683e <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800692e:	f7ff ff4d 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 8006932:	e7d0      	b.n	80068d6 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8006934:	f7ff ff4a 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 8006938:	e7bc      	b.n	80068b4 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800693a:	f7ff ff47 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 800693e:	e7a6      	b.n	800688e <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8006940:	f7ff ff44 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 8006944:	e791      	b.n	800686a <HAL_TIM_IRQHandler+0x92>
 8006946:	bf00      	nop

08006948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006948:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800694a:	4a2c      	ldr	r2, [pc, #176]	; (80069fc <TIM_Base_SetConfig+0xb4>)
 800694c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006950:	4e2b      	ldr	r6, [pc, #172]	; (8006a00 <TIM_Base_SetConfig+0xb8>)
 8006952:	eba0 0202 	sub.w	r2, r0, r2
  tmpcr1 = TIMx->CR1;
 8006956:	6803      	ldr	r3, [r0, #0]
 8006958:	eba0 0606 	sub.w	r6, r0, r6
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800695c:	fab2 f282 	clz	r2, r2
 8006960:	fab6 f686 	clz	r6, r6
 8006964:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8006968:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800696c:	d017      	beq.n	800699e <TIM_Base_SetConfig+0x56>
 800696e:	b9b2      	cbnz	r2, 800699e <TIM_Base_SetConfig+0x56>
 8006970:	4c24      	ldr	r4, [pc, #144]	; (8006a04 <TIM_Base_SetConfig+0xbc>)
 8006972:	42a0      	cmp	r0, r4
 8006974:	d013      	beq.n	800699e <TIM_Base_SetConfig+0x56>
 8006976:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800697a:	42a0      	cmp	r0, r4
 800697c:	d00f      	beq.n	800699e <TIM_Base_SetConfig+0x56>
 800697e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006982:	42a0      	cmp	r0, r4
 8006984:	d02e      	beq.n	80069e4 <TIM_Base_SetConfig+0x9c>
 8006986:	bb6e      	cbnz	r6, 80069e4 <TIM_Base_SetConfig+0x9c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006988:	4d1f      	ldr	r5, [pc, #124]	; (8006a08 <TIM_Base_SetConfig+0xc0>)
 800698a:	4c20      	ldr	r4, [pc, #128]	; (8006a0c <TIM_Base_SetConfig+0xc4>)
 800698c:	42a0      	cmp	r0, r4
 800698e:	bf18      	it	ne
 8006990:	42a8      	cmpne	r0, r5
 8006992:	d008      	beq.n	80069a6 <TIM_Base_SetConfig+0x5e>
 8006994:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006998:	42a0      	cmp	r0, r4
 800699a:	d108      	bne.n	80069ae <TIM_Base_SetConfig+0x66>
 800699c:	e003      	b.n	80069a6 <TIM_Base_SetConfig+0x5e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800699e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80069a2:	684c      	ldr	r4, [r1, #4]
 80069a4:	4323      	orrs	r3, r4
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069aa:	68cc      	ldr	r4, [r1, #12]
 80069ac:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069ae:	694c      	ldr	r4, [r1, #20]
 80069b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069b4:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069b6:	4323      	orrs	r3, r4

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069b8:	680c      	ldr	r4, [r1, #0]
  TIMx->CR1 = tmpcr1;
 80069ba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069bc:	62c5      	str	r5, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80069be:	6284      	str	r4, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069c0:	b952      	cbnz	r2, 80069d8 <TIM_Base_SetConfig+0x90>
 80069c2:	b94e      	cbnz	r6, 80069d8 <TIM_Base_SetConfig+0x90>
 80069c4:	4a10      	ldr	r2, [pc, #64]	; (8006a08 <TIM_Base_SetConfig+0xc0>)
 80069c6:	4b11      	ldr	r3, [pc, #68]	; (8006a0c <TIM_Base_SetConfig+0xc4>)
 80069c8:	4298      	cmp	r0, r3
 80069ca:	bf18      	it	ne
 80069cc:	4290      	cmpne	r0, r2
 80069ce:	d003      	beq.n	80069d8 <TIM_Base_SetConfig+0x90>
 80069d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069d4:	4298      	cmp	r0, r3
 80069d6:	d101      	bne.n	80069dc <TIM_Base_SetConfig+0x94>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069d8:	690b      	ldr	r3, [r1, #16]
 80069da:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069dc:	2301      	movs	r3, #1
}
 80069de:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 80069e0:	6143      	str	r3, [r0, #20]
}
 80069e2:	4770      	bx	lr
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069e4:	4c0a      	ldr	r4, [pc, #40]	; (8006a10 <TIM_Base_SetConfig+0xc8>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80069ea:	684d      	ldr	r5, [r1, #4]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069ec:	42a0      	cmp	r0, r4
    tmpcr1 |= Structure->CounterMode;
 80069ee:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069f2:	d0d8      	beq.n	80069a6 <TIM_Base_SetConfig+0x5e>
 80069f4:	2e00      	cmp	r6, #0
 80069f6:	d1d6      	bne.n	80069a6 <TIM_Base_SetConfig+0x5e>
 80069f8:	e7c6      	b.n	8006988 <TIM_Base_SetConfig+0x40>
 80069fa:	bf00      	nop
 80069fc:	40010000 	.word	0x40010000
 8006a00:	40010400 	.word	0x40010400
 8006a04:	40000400 	.word	0x40000400
 8006a08:	40014000 	.word	0x40014000
 8006a0c:	40014400 	.word	0x40014400
 8006a10:	40000c00 	.word	0x40000c00

08006a14 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006a14:	b368      	cbz	r0, 8006a72 <HAL_TIM_Base_Init+0x5e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006a16:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8006a1a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006a1c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006a20:	4604      	mov	r4, r0
 8006a22:	b30b      	cbz	r3, 8006a68 <HAL_TIM_Base_Init+0x54>
  htim->State = HAL_TIM_STATE_BUSY;
 8006a24:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a26:	6820      	ldr	r0, [r4, #0]
 8006a28:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8006a2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a2e:	f7ff ff8b 	bl	8006948 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a32:	2301      	movs	r3, #1
  return HAL_OK;
 8006a34:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a36:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a3a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006a3e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006a42:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006a46:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006a4a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a52:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006a56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a5a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006a5e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006a62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8006a66:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006a68:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006a6c:	f7ff fe54 	bl	8006718 <HAL_TIM_Base_MspInit>
 8006a70:	e7d8      	b.n	8006a24 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8006a72:	2001      	movs	r0, #1
}
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop

08006a78 <HAL_TIMEx_CommutCallback>:
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop

08006a7c <HAL_TIMEx_BreakCallback>:
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop

08006a80 <HAL_TIMEx_Break2Callback>:
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop

08006a84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a88:	4604      	mov	r4, r0
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a8a:	4880      	ldr	r0, [pc, #512]	; (8006c8c <UART_SetConfig+0x208>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a8c:	4e80      	ldr	r6, [pc, #512]	; (8006c90 <UART_SetConfig+0x20c>)
{
 8006a8e:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a90:	68a3      	ldr	r3, [r4, #8]
 8006a92:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a94:	f8d4 c00c 	ldr.w	ip, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a98:	69a7      	ldr	r7, [r4, #24]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a9a:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
 8006a9e:	431a      	orrs	r2, r3
  if (UART_INSTANCE_LOWPOWER(huart))
 8006aa0:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006aa2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006aa4:	681d      	ldr	r5, [r3, #0]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006aa6:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006aa8:	ea00 0005 	and.w	r0, r0, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006aac:	ea42 0201 	orr.w	r2, r2, r1
 8006ab0:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ab2:	ea42 0200 	orr.w	r2, r2, r0
 8006ab6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006abe:	ea42 020c 	orr.w	r2, r2, ip
 8006ac2:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ac4:	f000 8089 	beq.w	8006bda <UART_SetConfig+0x156>
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ac8:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8006aca:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006acc:	4871      	ldr	r0, [pc, #452]	; (8006c94 <UART_SetConfig+0x210>)
    tmpreg |= huart->Init.OneBitSampling;
 8006ace:	433a      	orrs	r2, r7
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ad0:	4030      	ands	r0, r6
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ad2:	4e71      	ldr	r6, [pc, #452]	; (8006c98 <UART_SetConfig+0x214>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ad4:	4302      	orrs	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ad6:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ad8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006adc:	f022 020f 	bic.w	r2, r2, #15
 8006ae0:	ea42 0205 	orr.w	r2, r2, r5
 8006ae4:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ae6:	d025      	beq.n	8006b34 <UART_SetConfig+0xb0>
 8006ae8:	4a6c      	ldr	r2, [pc, #432]	; (8006c9c <UART_SetConfig+0x218>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	f000 80f2 	beq.w	8006cd4 <UART_SetConfig+0x250>
 8006af0:	4a6b      	ldr	r2, [pc, #428]	; (8006ca0 <UART_SetConfig+0x21c>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	f000 8182 	beq.w	8006dfc <UART_SetConfig+0x378>
 8006af8:	4a6a      	ldr	r2, [pc, #424]	; (8006ca4 <UART_SetConfig+0x220>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	f000 8203 	beq.w	8006f06 <UART_SetConfig+0x482>
 8006b00:	4a69      	ldr	r2, [pc, #420]	; (8006ca8 <UART_SetConfig+0x224>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	f000 8209 	beq.w	8006f1a <UART_SetConfig+0x496>
 8006b08:	4a68      	ldr	r2, [pc, #416]	; (8006cac <UART_SetConfig+0x228>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	f000 820f 	beq.w	8006f2e <UART_SetConfig+0x4aa>
 8006b10:	4a67      	ldr	r2, [pc, #412]	; (8006cb0 <UART_SetConfig+0x22c>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	f000 822a 	beq.w	8006f6c <UART_SetConfig+0x4e8>
 8006b18:	4a66      	ldr	r2, [pc, #408]	; (8006cb4 <UART_SetConfig+0x230>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	f040 80ac 	bne.w	8006c78 <UART_SetConfig+0x1f4>
 8006b20:	4b65      	ldr	r3, [pc, #404]	; (8006cb8 <UART_SetConfig+0x234>)
 8006b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b24:	f003 0307 	and.w	r3, r3, #7
 8006b28:	2b05      	cmp	r3, #5
 8006b2a:	f200 80a5 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006b2e:	4a63      	ldr	r2, [pc, #396]	; (8006cbc <UART_SetConfig+0x238>)
 8006b30:	5cd3      	ldrb	r3, [r2, r3]
 8006b32:	e008      	b.n	8006b46 <UART_SetConfig+0xc2>
 8006b34:	4b60      	ldr	r3, [pc, #384]	; (8006cb8 <UART_SetConfig+0x234>)
 8006b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b3c:	2b28      	cmp	r3, #40	; 0x28
 8006b3e:	f200 809b 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006b42:	4a5f      	ldr	r2, [pc, #380]	; (8006cc0 <UART_SetConfig+0x23c>)
 8006b44:	5cd3      	ldrb	r3, [r2, r3]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b46:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8006b4a:	f000 80cf 	beq.w	8006cec <UART_SetConfig+0x268>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b4e:	2b40      	cmp	r3, #64	; 0x40
 8006b50:	f200 8092 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006b54:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006b58:	018d018a 	.word	0x018d018a
 8006b5c:	00900090 	.word	0x00900090
 8006b60:	00900182 	.word	0x00900182
 8006b64:	00900090 	.word	0x00900090
 8006b68:	00900166 	.word	0x00900166
 8006b6c:	00900090 	.word	0x00900090
 8006b70:	00900090 	.word	0x00900090
 8006b74:	00900090 	.word	0x00900090
 8006b78:	0090015c 	.word	0x0090015c
 8006b7c:	00900090 	.word	0x00900090
 8006b80:	00900090 	.word	0x00900090
 8006b84:	00900090 	.word	0x00900090
 8006b88:	00900090 	.word	0x00900090
 8006b8c:	00900090 	.word	0x00900090
 8006b90:	00900090 	.word	0x00900090
 8006b94:	00900090 	.word	0x00900090
 8006b98:	00900193 	.word	0x00900193
 8006b9c:	00900090 	.word	0x00900090
 8006ba0:	00900090 	.word	0x00900090
 8006ba4:	00900090 	.word	0x00900090
 8006ba8:	00900090 	.word	0x00900090
 8006bac:	00900090 	.word	0x00900090
 8006bb0:	00900090 	.word	0x00900090
 8006bb4:	00900090 	.word	0x00900090
 8006bb8:	00900090 	.word	0x00900090
 8006bbc:	00900090 	.word	0x00900090
 8006bc0:	00900090 	.word	0x00900090
 8006bc4:	00900090 	.word	0x00900090
 8006bc8:	00900090 	.word	0x00900090
 8006bcc:	00900090 	.word	0x00900090
 8006bd0:	00900090 	.word	0x00900090
 8006bd4:	00900090 	.word	0x00900090
 8006bd8:	0190      	.short	0x0190
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bda:	6898      	ldr	r0, [r3, #8]
 8006bdc:	4a2d      	ldr	r2, [pc, #180]	; (8006c94 <UART_SetConfig+0x210>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bde:	4936      	ldr	r1, [pc, #216]	; (8006cb8 <UART_SetConfig+0x234>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006be0:	4002      	ands	r2, r0
 8006be2:	433a      	orrs	r2, r7
 8006be4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006be8:	f022 020f 	bic.w	r2, r2, #15
 8006bec:	432a      	orrs	r2, r5
 8006bee:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bf0:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8006bf2:	f003 0307 	and.w	r3, r3, #7
 8006bf6:	2b05      	cmp	r3, #5
 8006bf8:	d83e      	bhi.n	8006c78 <UART_SetConfig+0x1f4>
    switch (clocksource)
 8006bfa:	4a32      	ldr	r2, [pc, #200]	; (8006cc4 <UART_SetConfig+0x240>)
 8006bfc:	5cd3      	ldrb	r3, [r2, r3]
 8006bfe:	2b08      	cmp	r3, #8
 8006c00:	f000 81af 	beq.w	8006f62 <UART_SetConfig+0x4de>
 8006c04:	f240 819d 	bls.w	8006f42 <UART_SetConfig+0x4be>
 8006c08:	2b20      	cmp	r3, #32
 8006c0a:	f000 813c 	beq.w	8006e86 <UART_SetConfig+0x402>
 8006c0e:	2b40      	cmp	r3, #64	; 0x40
 8006c10:	f000 81b6 	beq.w	8006f80 <UART_SetConfig+0x4fc>
 8006c14:	2b10      	cmp	r3, #16
 8006c16:	d12f      	bne.n	8006c78 <UART_SetConfig+0x1f4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c18:	680b      	ldr	r3, [r1, #0]
 8006c1a:	0698      	lsls	r0, r3, #26
 8006c1c:	f140 81b3 	bpl.w	8006f86 <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006c20:	680b      	ldr	r3, [r1, #0]
 8006c22:	4829      	ldr	r0, [pc, #164]	; (8006cc8 <UART_SetConfig+0x244>)
 8006c24:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006c28:	40d8      	lsrs	r0, r3
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c2a:	4b28      	ldr	r3, [pc, #160]	; (8006ccc <UART_SetConfig+0x248>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c2c:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c2e:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c32:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c36:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c3a:	4299      	cmp	r1, r3
 8006c3c:	d81c      	bhi.n	8006c78 <UART_SetConfig+0x1f4>
 8006c3e:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006c42:	d819      	bhi.n	8006c78 <UART_SetConfig+0x1f4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c44:	2300      	movs	r3, #0
 8006c46:	2100      	movs	r1, #0
 8006c48:	f7f9 fba2 	bl	8000390 <__aeabi_uldivmod>
 8006c4c:	4632      	mov	r2, r6
 8006c4e:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8006c52:	2300      	movs	r3, #0
 8006c54:	0875      	lsrs	r5, r6, #1
 8006c56:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8006c5a:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8006c5e:	eb18 0005 	adds.w	r0, r8, r5
 8006c62:	f149 0100 	adc.w	r1, r9, #0
 8006c66:	f7f9 fb93 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c6a:	4a19      	ldr	r2, [pc, #100]	; (8006cd0 <UART_SetConfig+0x24c>)
 8006c6c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c70:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c72:	4291      	cmp	r1, r2
 8006c74:	f240 80ee 	bls.w	8006e54 <UART_SetConfig+0x3d0>
        ret = HAL_ERROR;
 8006c78:	2001      	movs	r0, #1
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
 8006c7a:	f04f 1201 	mov.w	r2, #65537	; 0x10001

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c7e:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006c80:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8006c82:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70

  return ret;
}
 8006c86:	b007      	add	sp, #28
 8006c88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c8c:	cfff69f3 	.word	0xcfff69f3
 8006c90:	58000c00 	.word	0x58000c00
 8006c94:	11fff4ff 	.word	0x11fff4ff
 8006c98:	40011000 	.word	0x40011000
 8006c9c:	40004400 	.word	0x40004400
 8006ca0:	40004800 	.word	0x40004800
 8006ca4:	40004c00 	.word	0x40004c00
 8006ca8:	40005000 	.word	0x40005000
 8006cac:	40011400 	.word	0x40011400
 8006cb0:	40007800 	.word	0x40007800
 8006cb4:	40007c00 	.word	0x40007c00
 8006cb8:	58024400 	.word	0x58024400
 8006cbc:	08014a78 	.word	0x08014a78
 8006cc0:	08014a4c 	.word	0x08014a4c
 8006cc4:	08014a80 	.word	0x08014a80
 8006cc8:	03d09000 	.word	0x03d09000
 8006ccc:	08014a88 	.word	0x08014a88
 8006cd0:	000ffcff 	.word	0x000ffcff
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cd4:	4bae      	ldr	r3, [pc, #696]	; (8006f90 <UART_SetConfig+0x50c>)
 8006cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	2b05      	cmp	r3, #5
 8006cde:	d8cb      	bhi.n	8006c78 <UART_SetConfig+0x1f4>
 8006ce0:	4aac      	ldr	r2, [pc, #688]	; (8006f94 <UART_SetConfig+0x510>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ce2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8006ce6:	5cd3      	ldrb	r3, [r2, r3]
 8006ce8:	f47f af31 	bne.w	8006b4e <UART_SetConfig+0xca>
    switch (clocksource)
 8006cec:	2b40      	cmp	r3, #64	; 0x40
 8006cee:	d8c3      	bhi.n	8006c78 <UART_SetConfig+0x1f4>
 8006cf0:	a201      	add	r2, pc, #4	; (adr r2, 8006cf8 <UART_SetConfig+0x274>)
 8006cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf6:	bf00      	nop
 8006cf8:	08006ecf 	.word	0x08006ecf
 8006cfc:	08006e8b 	.word	0x08006e8b
 8006d00:	08006c79 	.word	0x08006c79
 8006d04:	08006c79 	.word	0x08006c79
 8006d08:	08006ef3 	.word	0x08006ef3
 8006d0c:	08006c79 	.word	0x08006c79
 8006d10:	08006c79 	.word	0x08006c79
 8006d14:	08006c79 	.word	0x08006c79
 8006d18:	08006ee9 	.word	0x08006ee9
 8006d1c:	08006c79 	.word	0x08006c79
 8006d20:	08006c79 	.word	0x08006c79
 8006d24:	08006c79 	.word	0x08006c79
 8006d28:	08006c79 	.word	0x08006c79
 8006d2c:	08006c79 	.word	0x08006c79
 8006d30:	08006c79 	.word	0x08006c79
 8006d34:	08006c79 	.word	0x08006c79
 8006d38:	08006ed5 	.word	0x08006ed5
 8006d3c:	08006c79 	.word	0x08006c79
 8006d40:	08006c79 	.word	0x08006c79
 8006d44:	08006c79 	.word	0x08006c79
 8006d48:	08006c79 	.word	0x08006c79
 8006d4c:	08006c79 	.word	0x08006c79
 8006d50:	08006c79 	.word	0x08006c79
 8006d54:	08006c79 	.word	0x08006c79
 8006d58:	08006c79 	.word	0x08006c79
 8006d5c:	08006c79 	.word	0x08006c79
 8006d60:	08006c79 	.word	0x08006c79
 8006d64:	08006c79 	.word	0x08006c79
 8006d68:	08006c79 	.word	0x08006c79
 8006d6c:	08006c79 	.word	0x08006c79
 8006d70:	08006c79 	.word	0x08006c79
 8006d74:	08006c79 	.word	0x08006c79
 8006d78:	08006efd 	.word	0x08006efd
 8006d7c:	08006c79 	.word	0x08006c79
 8006d80:	08006c79 	.word	0x08006c79
 8006d84:	08006c79 	.word	0x08006c79
 8006d88:	08006c79 	.word	0x08006c79
 8006d8c:	08006c79 	.word	0x08006c79
 8006d90:	08006c79 	.word	0x08006c79
 8006d94:	08006c79 	.word	0x08006c79
 8006d98:	08006c79 	.word	0x08006c79
 8006d9c:	08006c79 	.word	0x08006c79
 8006da0:	08006c79 	.word	0x08006c79
 8006da4:	08006c79 	.word	0x08006c79
 8006da8:	08006c79 	.word	0x08006c79
 8006dac:	08006c79 	.word	0x08006c79
 8006db0:	08006c79 	.word	0x08006c79
 8006db4:	08006c79 	.word	0x08006c79
 8006db8:	08006c79 	.word	0x08006c79
 8006dbc:	08006c79 	.word	0x08006c79
 8006dc0:	08006c79 	.word	0x08006c79
 8006dc4:	08006c79 	.word	0x08006c79
 8006dc8:	08006c79 	.word	0x08006c79
 8006dcc:	08006c79 	.word	0x08006c79
 8006dd0:	08006c79 	.word	0x08006c79
 8006dd4:	08006c79 	.word	0x08006c79
 8006dd8:	08006c79 	.word	0x08006c79
 8006ddc:	08006c79 	.word	0x08006c79
 8006de0:	08006c79 	.word	0x08006c79
 8006de4:	08006c79 	.word	0x08006c79
 8006de8:	08006c79 	.word	0x08006c79
 8006dec:	08006c79 	.word	0x08006c79
 8006df0:	08006c79 	.word	0x08006c79
 8006df4:	08006c79 	.word	0x08006c79
 8006df8:	08006f01 	.word	0x08006f01
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dfc:	4b64      	ldr	r3, [pc, #400]	; (8006f90 <UART_SetConfig+0x50c>)
 8006dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e00:	f003 0307 	and.w	r3, r3, #7
 8006e04:	2b05      	cmp	r3, #5
 8006e06:	f63f af37 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006e0a:	4a63      	ldr	r2, [pc, #396]	; (8006f98 <UART_SetConfig+0x514>)
 8006e0c:	5cd3      	ldrb	r3, [r2, r3]
 8006e0e:	e69a      	b.n	8006b46 <UART_SetConfig+0xc2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e10:	4b5f      	ldr	r3, [pc, #380]	; (8006f90 <UART_SetConfig+0x50c>)
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	0692      	lsls	r2, r2, #26
 8006e16:	d534      	bpl.n	8006e82 <UART_SetConfig+0x3fe>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4860      	ldr	r0, [pc, #384]	; (8006f9c <UART_SetConfig+0x518>)
 8006e1c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006e20:	40d8      	lsrs	r0, r3
 8006e22:	e005      	b.n	8006e30 <UART_SetConfig+0x3ac>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e24:	a803      	add	r0, sp, #12
 8006e26:	f7ff f8ff 	bl	8006028 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006e2a:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8006e2c:	b1e0      	cbz	r0, 8006e68 <UART_SetConfig+0x3e4>
 8006e2e:	6a65      	ldr	r5, [r4, #36]	; 0x24
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e30:	4b5b      	ldr	r3, [pc, #364]	; (8006fa0 <UART_SetConfig+0x51c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e32:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e36:	6862      	ldr	r2, [r4, #4]
 8006e38:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8006e3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e40:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8006e44:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e48:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e4a:	f1a3 0210 	sub.w	r2, r3, #16
 8006e4e:	428a      	cmp	r2, r1
 8006e50:	f63f af12 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
        huart->Instance->BRR = usartdiv;
 8006e54:	6822      	ldr	r2, [r4, #0]
 8006e56:	2000      	movs	r0, #0
 8006e58:	60d3      	str	r3, [r2, #12]
 8006e5a:	e70e      	b.n	8006c7a <UART_SetConfig+0x1f6>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e5c:	4668      	mov	r0, sp
 8006e5e:	f7ff f84b 	bl	8005ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006e62:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006e64:	2800      	cmp	r0, #0
 8006e66:	d1e2      	bne.n	8006e2e <UART_SetConfig+0x3aa>
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e706      	b.n	8006c7a <UART_SetConfig+0x1f6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e6c:	f7fe f982 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
        break;
 8006e70:	e7dc      	b.n	8006e2c <UART_SetConfig+0x3a8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e72:	f7fe f991 	bl	8005198 <HAL_RCC_GetPCLK2Freq>
        break;
 8006e76:	e7d9      	b.n	8006e2c <UART_SetConfig+0x3a8>
        pclk = (uint32_t) LSE_VALUE;
 8006e78:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006e7c:	e7d8      	b.n	8006e30 <UART_SetConfig+0x3ac>
        pclk = (uint32_t) CSI_VALUE;
 8006e7e:	4849      	ldr	r0, [pc, #292]	; (8006fa4 <UART_SetConfig+0x520>)
 8006e80:	e7d6      	b.n	8006e30 <UART_SetConfig+0x3ac>
          pclk = (uint32_t) HSI_VALUE;
 8006e82:	4846      	ldr	r0, [pc, #280]	; (8006f9c <UART_SetConfig+0x518>)
 8006e84:	e7d4      	b.n	8006e30 <UART_SetConfig+0x3ac>
        pclk = (uint32_t) CSI_VALUE;
 8006e86:	4847      	ldr	r0, [pc, #284]	; (8006fa4 <UART_SetConfig+0x520>)
 8006e88:	e6cf      	b.n	8006c2a <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e8a:	f7fe f985 	bl	8005198 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d0ea      	beq.n	8006e68 <UART_SetConfig+0x3e4>
 8006e92:	6a65      	ldr	r5, [r4, #36]	; 0x24
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e94:	4b42      	ldr	r3, [pc, #264]	; (8006fa0 <UART_SetConfig+0x51c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e96:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e9a:	6862      	ldr	r2, [r4, #4]
 8006e9c:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 8006ea0:	0853      	lsrs	r3, r2, #1
 8006ea2:	fbb0 f0f5 	udiv	r0, r0, r5
 8006ea6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8006eaa:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eae:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006eb0:	f1a2 0010 	sub.w	r0, r2, #16
 8006eb4:	4288      	cmp	r0, r1
 8006eb6:	f63f aedf 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eba:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ebe:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8006ec2:	6821      	ldr	r1, [r4, #0]
 8006ec4:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ec6:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60cb      	str	r3, [r1, #12]
 8006ecc:	e6d5      	b.n	8006c7a <UART_SetConfig+0x1f6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ece:	f7fe f951 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
        break;
 8006ed2:	e7dc      	b.n	8006e8e <UART_SetConfig+0x40a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ed4:	4b2e      	ldr	r3, [pc, #184]	; (8006f90 <UART_SetConfig+0x50c>)
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	0691      	lsls	r1, r2, #26
 8006eda:	d556      	bpl.n	8006f8a <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	482f      	ldr	r0, [pc, #188]	; (8006f9c <UART_SetConfig+0x518>)
 8006ee0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006ee4:	40d8      	lsrs	r0, r3
 8006ee6:	e7d5      	b.n	8006e94 <UART_SetConfig+0x410>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ee8:	a803      	add	r0, sp, #12
 8006eea:	f7ff f89d 	bl	8006028 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006eee:	9804      	ldr	r0, [sp, #16]
        break;
 8006ef0:	e7cd      	b.n	8006e8e <UART_SetConfig+0x40a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ef2:	4668      	mov	r0, sp
 8006ef4:	f7ff f800 	bl	8005ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ef8:	9801      	ldr	r0, [sp, #4]
        break;
 8006efa:	e7c8      	b.n	8006e8e <UART_SetConfig+0x40a>
        pclk = (uint32_t) CSI_VALUE;
 8006efc:	4829      	ldr	r0, [pc, #164]	; (8006fa4 <UART_SetConfig+0x520>)
 8006efe:	e7c9      	b.n	8006e94 <UART_SetConfig+0x410>
        pclk = (uint32_t) LSE_VALUE;
 8006f00:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006f04:	e7c6      	b.n	8006e94 <UART_SetConfig+0x410>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f06:	4b22      	ldr	r3, [pc, #136]	; (8006f90 <UART_SetConfig+0x50c>)
 8006f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f0a:	f003 0307 	and.w	r3, r3, #7
 8006f0e:	2b05      	cmp	r3, #5
 8006f10:	f63f aeb2 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006f14:	4a24      	ldr	r2, [pc, #144]	; (8006fa8 <UART_SetConfig+0x524>)
 8006f16:	5cd3      	ldrb	r3, [r2, r3]
 8006f18:	e615      	b.n	8006b46 <UART_SetConfig+0xc2>
 8006f1a:	4b1d      	ldr	r3, [pc, #116]	; (8006f90 <UART_SetConfig+0x50c>)
 8006f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	2b05      	cmp	r3, #5
 8006f24:	f63f aea8 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006f28:	4a20      	ldr	r2, [pc, #128]	; (8006fac <UART_SetConfig+0x528>)
 8006f2a:	5cd3      	ldrb	r3, [r2, r3]
 8006f2c:	e60b      	b.n	8006b46 <UART_SetConfig+0xc2>
 8006f2e:	4b18      	ldr	r3, [pc, #96]	; (8006f90 <UART_SetConfig+0x50c>)
 8006f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006f36:	2b28      	cmp	r3, #40	; 0x28
 8006f38:	f63f ae9e 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006f3c:	4a1c      	ldr	r2, [pc, #112]	; (8006fb0 <UART_SetConfig+0x52c>)
 8006f3e:	5cd3      	ldrb	r3, [r2, r3]
 8006f40:	e601      	b.n	8006b46 <UART_SetConfig+0xc2>
    switch (clocksource)
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d00a      	beq.n	8006f5c <UART_SetConfig+0x4d8>
 8006f46:	2b04      	cmp	r3, #4
 8006f48:	f47f ae96 	bne.w	8006c78 <UART_SetConfig+0x1f4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f4c:	4668      	mov	r0, sp
 8006f4e:	f7fe ffd3 	bl	8005ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f52:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006f54:	2800      	cmp	r0, #0
 8006f56:	d087      	beq.n	8006e68 <UART_SetConfig+0x3e4>
 8006f58:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006f5a:	e666      	b.n	8006c2a <UART_SetConfig+0x1a6>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006f5c:	f7fe ffba 	bl	8005ed4 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8006f60:	e7f8      	b.n	8006f54 <UART_SetConfig+0x4d0>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f62:	a803      	add	r0, sp, #12
 8006f64:	f7ff f860 	bl	8006028 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f68:	9804      	ldr	r0, [sp, #16]
        break;
 8006f6a:	e7f3      	b.n	8006f54 <UART_SetConfig+0x4d0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f6c:	4b08      	ldr	r3, [pc, #32]	; (8006f90 <UART_SetConfig+0x50c>)
 8006f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f70:	f003 0307 	and.w	r3, r3, #7
 8006f74:	2b05      	cmp	r3, #5
 8006f76:	f63f ae7f 	bhi.w	8006c78 <UART_SetConfig+0x1f4>
 8006f7a:	4a0e      	ldr	r2, [pc, #56]	; (8006fb4 <UART_SetConfig+0x530>)
 8006f7c:	5cd3      	ldrb	r3, [r2, r3]
 8006f7e:	e5e2      	b.n	8006b46 <UART_SetConfig+0xc2>
        pclk = (uint32_t) LSE_VALUE;
 8006f80:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006f84:	e651      	b.n	8006c2a <UART_SetConfig+0x1a6>
          pclk = (uint32_t) HSI_VALUE;
 8006f86:	4805      	ldr	r0, [pc, #20]	; (8006f9c <UART_SetConfig+0x518>)
 8006f88:	e64f      	b.n	8006c2a <UART_SetConfig+0x1a6>
          pclk = (uint32_t) HSI_VALUE;
 8006f8a:	4804      	ldr	r0, [pc, #16]	; (8006f9c <UART_SetConfig+0x518>)
 8006f8c:	e782      	b.n	8006e94 <UART_SetConfig+0x410>
 8006f8e:	bf00      	nop
 8006f90:	58024400 	.word	0x58024400
 8006f94:	08014a78 	.word	0x08014a78
 8006f98:	08014a78 	.word	0x08014a78
 8006f9c:	03d09000 	.word	0x03d09000
 8006fa0:	08014a88 	.word	0x08014a88
 8006fa4:	003d0900 	.word	0x003d0900
 8006fa8:	08014a78 	.word	0x08014a78
 8006fac:	08014a78 	.word	0x08014a78
 8006fb0:	08014a4c 	.word	0x08014a4c
 8006fb4:	08014a78 	.word	0x08014a78

08006fb8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fb8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006fba:	07da      	lsls	r2, r3, #31
{
 8006fbc:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fbe:	d506      	bpl.n	8006fce <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fc0:	6801      	ldr	r1, [r0, #0]
 8006fc2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006fc4:	684a      	ldr	r2, [r1, #4]
 8006fc6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006fca:	4322      	orrs	r2, r4
 8006fcc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fce:	079c      	lsls	r4, r3, #30
 8006fd0:	d506      	bpl.n	8006fe0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006fd2:	6801      	ldr	r1, [r0, #0]
 8006fd4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006fd6:	684a      	ldr	r2, [r1, #4]
 8006fd8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006fdc:	4322      	orrs	r2, r4
 8006fde:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006fe0:	0759      	lsls	r1, r3, #29
 8006fe2:	d506      	bpl.n	8006ff2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006fe4:	6801      	ldr	r1, [r0, #0]
 8006fe6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006fe8:	684a      	ldr	r2, [r1, #4]
 8006fea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006fee:	4322      	orrs	r2, r4
 8006ff0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ff2:	071a      	lsls	r2, r3, #28
 8006ff4:	d506      	bpl.n	8007004 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ff6:	6801      	ldr	r1, [r0, #0]
 8006ff8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8006ffa:	684a      	ldr	r2, [r1, #4]
 8006ffc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007000:	4322      	orrs	r2, r4
 8007002:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007004:	06dc      	lsls	r4, r3, #27
 8007006:	d506      	bpl.n	8007016 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007008:	6801      	ldr	r1, [r0, #0]
 800700a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800700c:	688a      	ldr	r2, [r1, #8]
 800700e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007012:	4322      	orrs	r2, r4
 8007014:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007016:	0699      	lsls	r1, r3, #26
 8007018:	d506      	bpl.n	8007028 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800701a:	6801      	ldr	r1, [r0, #0]
 800701c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800701e:	688a      	ldr	r2, [r1, #8]
 8007020:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007024:	4322      	orrs	r2, r4
 8007026:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007028:	065a      	lsls	r2, r3, #25
 800702a:	d50a      	bpl.n	8007042 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800702c:	6801      	ldr	r1, [r0, #0]
 800702e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007030:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007032:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007036:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800703a:	ea42 0204 	orr.w	r2, r2, r4
 800703e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007040:	d00b      	beq.n	800705a <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007042:	061b      	lsls	r3, r3, #24
 8007044:	d506      	bpl.n	8007054 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007046:	6802      	ldr	r2, [r0, #0]
 8007048:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800704a:	6853      	ldr	r3, [r2, #4]
 800704c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007050:	430b      	orrs	r3, r1
 8007052:	6053      	str	r3, [r2, #4]
  }
}
 8007054:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007058:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800705a:	684a      	ldr	r2, [r1, #4]
 800705c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800705e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8007062:	4322      	orrs	r2, r4
 8007064:	604a      	str	r2, [r1, #4]
 8007066:	e7ec      	b.n	8007042 <UART_AdvFeatureConfig+0x8a>

08007068 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800706c:	9d08      	ldr	r5, [sp, #32]
 800706e:	4680      	mov	r8, r0
 8007070:	460f      	mov	r7, r1
 8007072:	4616      	mov	r6, r2
 8007074:	4699      	mov	r9, r3
 8007076:	6804      	ldr	r4, [r0, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007078:	e001      	b.n	800707e <UART_WaitOnFlagUntilTimeout+0x16>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800707a:	1c68      	adds	r0, r5, #1
 800707c:	d10a      	bne.n	8007094 <UART_WaitOnFlagUntilTimeout+0x2c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800707e:	69e0      	ldr	r0, [r4, #28]
 8007080:	ea37 0300 	bics.w	r3, r7, r0
 8007084:	bf0c      	ite	eq
 8007086:	2001      	moveq	r0, #1
 8007088:	2000      	movne	r0, #0
 800708a:	42b0      	cmp	r0, r6
 800708c:	d0f5      	beq.n	800707a <UART_WaitOnFlagUntilTimeout+0x12>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800708e:	2000      	movs	r0, #0
}
 8007090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007094:	f7fa faf4 	bl	8001680 <HAL_GetTick>
 8007098:	eba0 0009 	sub.w	r0, r0, r9
 800709c:	fab5 f285 	clz	r2, r5
 80070a0:	42a8      	cmp	r0, r5
 80070a2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80070a6:	d81e      	bhi.n	80070e6 <UART_WaitOnFlagUntilTimeout+0x7e>
 80070a8:	b9ea      	cbnz	r2, 80070e6 <UART_WaitOnFlagUntilTimeout+0x7e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070aa:	f8d8 4000 	ldr.w	r4, [r8]
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	0759      	lsls	r1, r3, #29
 80070b2:	d5e4      	bpl.n	800707e <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070b4:	69e3      	ldr	r3, [r4, #28]
 80070b6:	051b      	lsls	r3, r3, #20
 80070b8:	d5e1      	bpl.n	800707e <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 80070be:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 80070c0:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070c2:	6221      	str	r1, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80070c4:	6821      	ldr	r1, [r4, #0]
 80070c6:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 80070ca:	6021      	str	r1, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070cc:	68a1      	ldr	r1, [r4, #8]
 80070ce:	f021 0101 	bic.w	r1, r1, #1
 80070d2:	60a1      	str	r1, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 80070d4:	f8c8 3084 	str.w	r3, [r8, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80070d8:	f888 2080 	strb.w	r2, [r8, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80070dc:	f8c8 3088 	str.w	r3, [r8, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070e0:	f8c8 308c 	str.w	r3, [r8, #140]	; 0x8c
          return HAL_TIMEOUT;
 80070e4:	e7d4      	b.n	8007090 <UART_WaitOnFlagUntilTimeout+0x28>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80070e6:	f8d8 3000 	ldr.w	r3, [r8]
        huart->gState = HAL_UART_STATE_READY;
 80070ea:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 80070ec:	2400      	movs	r4, #0
 80070ee:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80070f6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	f022 0201 	bic.w	r2, r2, #1
 80070fe:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8007100:	f8c8 1084 	str.w	r1, [r8, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8007104:	f888 4080 	strb.w	r4, [r8, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007108:	f8c8 1088 	str.w	r1, [r8, #136]	; 0x88
 800710c:	e7c0      	b.n	8007090 <UART_WaitOnFlagUntilTimeout+0x28>
 800710e:	bf00      	nop

08007110 <UART_CheckIdleState>:
{
 8007110:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007112:	2500      	movs	r5, #0
{
 8007114:	4604      	mov	r4, r0
 8007116:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007118:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800711c:	f7fa fab0 	bl	8001680 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007120:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8007122:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	0712      	lsls	r2, r2, #28
 8007128:	d40e      	bmi.n	8007148 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	075b      	lsls	r3, r3, #29
 800712e:	d41a      	bmi.n	8007166 <UART_CheckIdleState+0x56>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007130:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007132:	2220      	movs	r2, #32
  return HAL_OK;
 8007134:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8007136:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800713a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800713e:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007142:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8007144:	b002      	add	sp, #8
 8007146:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007148:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800714c:	462a      	mov	r2, r5
 800714e:	4633      	mov	r3, r6
 8007150:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007154:	9000      	str	r0, [sp, #0]
 8007156:	4620      	mov	r0, r4
 8007158:	f7ff ff86 	bl	8007068 <UART_WaitOnFlagUntilTimeout>
 800715c:	b978      	cbnz	r0, 800717e <UART_CheckIdleState+0x6e>
 800715e:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	075b      	lsls	r3, r3, #29
 8007164:	d5e4      	bpl.n	8007130 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007166:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800716a:	4633      	mov	r3, r6
 800716c:	2200      	movs	r2, #0
 800716e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007172:	9000      	str	r0, [sp, #0]
 8007174:	4620      	mov	r0, r4
 8007176:	f7ff ff77 	bl	8007068 <UART_WaitOnFlagUntilTimeout>
 800717a:	2800      	cmp	r0, #0
 800717c:	d0d8      	beq.n	8007130 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 800717e:	2003      	movs	r0, #3
}
 8007180:	b002      	add	sp, #8
 8007182:	bd70      	pop	{r4, r5, r6, pc}

08007184 <HAL_UART_Init>:
  if (huart == NULL)
 8007184:	b380      	cbz	r0, 80071e8 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007186:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800718a:	b510      	push	{r4, lr}
 800718c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800718e:	b303      	cbz	r3, 80071d2 <HAL_UART_Init+0x4e>
  __HAL_UART_DISABLE(huart);
 8007190:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007192:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007194:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8007196:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800719a:	6813      	ldr	r3, [r2, #0]
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071a2:	f7ff fc6f 	bl	8006a84 <UART_SetConfig>
 80071a6:	2801      	cmp	r0, #1
 80071a8:	d018      	beq.n	80071dc <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80071ac:	b9c3      	cbnz	r3, 80071e0 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071ae:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80071b0:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071ba:	689a      	ldr	r2, [r3, #8]
 80071bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071c0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	f042 0201 	orr.w	r2, r2, #1
}
 80071c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80071cc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80071ce:	f7ff bf9f 	b.w	8007110 <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 80071d2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80071d6:	f7fa f8cf 	bl	8001378 <HAL_UART_MspInit>
 80071da:	e7d9      	b.n	8007190 <HAL_UART_Init+0xc>
}
 80071dc:	2001      	movs	r0, #1
 80071de:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 80071e0:	4620      	mov	r0, r4
 80071e2:	f7ff fee9 	bl	8006fb8 <UART_AdvFeatureConfig>
 80071e6:	e7e2      	b.n	80071ae <HAL_UART_Init+0x2a>
}
 80071e8:	2001      	movs	r0, #1
 80071ea:	4770      	bx	lr

080071ec <UARTEx_SetNbDataToProcess.part.1>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071ec:	6803      	ldr	r3, [r0, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071ee:	4a0c      	ldr	r2, [pc, #48]	; (8007220 <UARTEx_SetNbDataToProcess.part.1+0x34>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071f0:	6899      	ldr	r1, [r3, #8]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 80071f2:	b430      	push	{r4, r5}
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071f4:	689c      	ldr	r4, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071f6:	f3c1 6142 	ubfx	r1, r1, #25, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071fa:	4d0a      	ldr	r5, [pc, #40]	; (8007224 <UARTEx_SetNbDataToProcess.part.1+0x38>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071fc:	0f64      	lsrs	r4, r4, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071fe:	5c53      	ldrb	r3, [r2, r1]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007200:	5c69      	ldrb	r1, [r5, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007202:	5d12      	ldrb	r2, [r2, r4]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007204:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8007206:	5d2c      	ldrb	r4, [r5, r4]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007208:	0112      	lsls	r2, r2, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800720a:	fb93 f3f1 	sdiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800720e:	fb92 f2f4 	sdiv	r2, r2, r4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007212:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007216:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
  }
}
 800721a:	bc30      	pop	{r4, r5}
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	08014aa8 	.word	0x08014aa8
 8007224:	08014aa0 	.word	0x08014aa0

08007228 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8007228:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800722c:	2a01      	cmp	r2, #1
 800722e:	d017      	beq.n	8007260 <HAL_UARTEx_DisableFifoMode+0x38>
 8007230:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8007232:	2024      	movs	r0, #36	; 0x24
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007234:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007236:	681a      	ldr	r2, [r3, #0]
{
 8007238:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800723a:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_READY;
 800723e:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007240:	6814      	ldr	r4, [r2, #0]
  return HAL_OK;
 8007242:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 8007244:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007246:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800724a:	f025 0501 	bic.w	r5, r5, #1
 800724e:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007250:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007252:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007254:	f8c3 6084 	str.w	r6, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007258:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800725c:	bc70      	pop	{r4, r5, r6}
 800725e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007260:	2002      	movs	r0, #2
}
 8007262:	4770      	bx	lr

08007264 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8007264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 8007266:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800726a:	2b01      	cmp	r3, #1
 800726c:	d023      	beq.n	80072b6 <HAL_UARTEx_SetTxFifoThreshold+0x52>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800726e:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007270:	2224      	movs	r2, #36	; 0x24
  __HAL_LOCK(huart);
 8007272:	2701      	movs	r7, #1
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007274:	6e46      	ldr	r6, [r0, #100]	; 0x64
  huart->gState = HAL_UART_STATE_BUSY;
 8007276:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
 800727a:	4604      	mov	r4, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800727c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800727e:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(huart);
 8007280:	f880 7080 	strb.w	r7, [r0, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 8007284:	f022 0201 	bic.w	r2, r2, #1
 8007288:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800728a:	689a      	ldr	r2, [r3, #8]
 800728c:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8007290:	4311      	orrs	r1, r2
 8007292:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007294:	b95e      	cbnz	r6, 80072ae <HAL_UARTEx_SetTxFifoThreshold+0x4a>
    huart->NbRxDataToProcess = 1U;
 8007296:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800729a:	6682      	str	r2, [r0, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800729c:	2200      	movs	r2, #0
  huart->gState = HAL_UART_STATE_READY;
 800729e:	2120      	movs	r1, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072a0:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 80072a2:	4610      	mov	r0, r2
  huart->gState = HAL_UART_STATE_READY;
 80072a4:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80072a8:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
}
 80072ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ae:	f7ff ff9d 	bl	80071ec <UARTEx_SetNbDataToProcess.part.1>
 80072b2:	6803      	ldr	r3, [r0, #0]
 80072b4:	e7f2      	b.n	800729c <HAL_UARTEx_SetTxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 80072b6:	2002      	movs	r0, #2
}
 80072b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ba:	bf00      	nop

080072bc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80072bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 80072be:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d023      	beq.n	800730e <HAL_UARTEx_SetRxFifoThreshold+0x52>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072c6:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80072c8:	2224      	movs	r2, #36	; 0x24
  __HAL_LOCK(huart);
 80072ca:	2701      	movs	r7, #1
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072cc:	6e46      	ldr	r6, [r0, #100]	; 0x64
  huart->gState = HAL_UART_STATE_BUSY;
 80072ce:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
 80072d2:	4604      	mov	r4, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072d4:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80072d6:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(huart);
 80072d8:	f880 7080 	strb.w	r7, [r0, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 80072dc:	f022 0201 	bic.w	r2, r2, #1
 80072e0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 80072e8:	4311      	orrs	r1, r2
 80072ea:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072ec:	b95e      	cbnz	r6, 8007306 <HAL_UARTEx_SetRxFifoThreshold+0x4a>
    huart->NbRxDataToProcess = 1U;
 80072ee:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80072f2:	6682      	str	r2, [r0, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80072f4:	2200      	movs	r2, #0
  huart->gState = HAL_UART_STATE_READY;
 80072f6:	2120      	movs	r1, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072f8:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 80072fa:	4610      	mov	r0, r2
  huart->gState = HAL_UART_STATE_READY;
 80072fc:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007300:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
}
 8007304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007306:	f7ff ff71 	bl	80071ec <UARTEx_SetNbDataToProcess.part.1>
 800730a:	6803      	ldr	r3, [r0, #0]
 800730c:	e7f2      	b.n	80072f4 <HAL_UARTEx_SetRxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 800730e:	2002      	movs	r0, #2
}
 8007310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007312:	bf00      	nop

08007314 <FMC_NORSRAM_Init>:

  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007314:	e9d1 2301 	ldrd	r2, r3, [r1, #4]
{
 8007318:	b4f0      	push	{r4, r5, r6, r7}
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800731a:	2b08      	cmp	r3, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800731c:	68cd      	ldr	r5, [r1, #12]
 800731e:	ea43 0302 	orr.w	r3, r3, r2
 8007322:	690f      	ldr	r7, [r1, #16]
 8007324:	694e      	ldr	r6, [r1, #20]
 8007326:	ea43 0305 	orr.w	r3, r3, r5
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800732a:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800732c:	4c20      	ldr	r4, [pc, #128]	; (80073b0 <FMC_NORSRAM_Init+0x9c>)
 800732e:	ea43 0307 	orr.w	r3, r3, r7
 8007332:	698f      	ldr	r7, [r1, #24]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007334:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007338:	ea43 0306 	orr.w	r3, r3, r6
 800733c:	69ce      	ldr	r6, [r1, #28]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800733e:	f025 0501 	bic.w	r5, r5, #1
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007342:	ea43 0307 	orr.w	r3, r3, r7
 8007346:	6a0f      	ldr	r7, [r1, #32]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007348:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800734c:	bf08      	it	eq
 800734e:	2540      	moveq	r5, #64	; 0x40
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007350:	ea43 0306 	orr.w	r3, r3, r6
 8007354:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 8007356:	f850 c022 	ldr.w	ip, [r0, r2, lsl #2]
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800735a:	bf18      	it	ne
 800735c:	2500      	movne	r5, #0
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800735e:	433b      	orrs	r3, r7
 8007360:	6a8f      	ldr	r7, [r1, #40]	; 0x28
 8007362:	ea0c 0404 	and.w	r4, ip, r4
 8007366:	4333      	orrs	r3, r6
 8007368:	6ace      	ldr	r6, [r1, #44]	; 0x2c
 800736a:	433b      	orrs	r3, r7
  btcr_reg |= Init->ContinuousClock;
 800736c:	6b0f      	ldr	r7, [r1, #48]	; 0x30
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800736e:	4333      	orrs	r3, r6

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8007370:	f5b7 1f80 	cmp.w	r7, #1048576	; 0x100000
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007374:	e9d1 610d 	ldrd	r6, r1, [r1, #52]	; 0x34
 8007378:	ea43 0307 	orr.w	r3, r3, r7
 800737c:	ea43 0306 	orr.w	r3, r3, r6
 8007380:	ea43 0301 	orr.w	r3, r3, r1
 8007384:	ea43 0304 	orr.w	r3, r3, r4
 8007388:	ea43 0305 	orr.w	r3, r3, r5
 800738c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8007390:	d006      	beq.n	80073a0 <FMC_NORSRAM_Init+0x8c>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8007392:	b112      	cbz	r2, 800739a <FMC_NORSRAM_Init+0x86>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8007394:	6803      	ldr	r3, [r0, #0]
 8007396:	431e      	orrs	r6, r3
 8007398:	6006      	str	r6, [r0, #0]
  }

  return HAL_OK;
}
 800739a:	2000      	movs	r0, #0
 800739c:	bcf0      	pop	{r4, r5, r6, r7}
 800739e:	4770      	bx	lr
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80073a0:	2a00      	cmp	r2, #0
 80073a2:	d0fa      	beq.n	800739a <FMC_NORSRAM_Init+0x86>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80073a4:	6803      	ldr	r3, [r0, #0]
 80073a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073aa:	6003      	str	r3, [r0, #0]
 80073ac:	e7f2      	b.n	8007394 <FMC_NORSRAM_Init+0x80>
 80073ae:	bf00      	nop
 80073b0:	ffc00480 	.word	0xffc00480

080073b4 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80073b4:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80073b6:	680b      	ldr	r3, [r1, #0]
 80073b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80073bc:	698d      	ldr	r5, [r1, #24]
 80073be:	684c      	ldr	r4, [r1, #4]
 80073c0:	432b      	orrs	r3, r5
 80073c2:	688d      	ldr	r5, [r1, #8]
 80073c4:	68cf      	ldr	r7, [r1, #12]
 80073c6:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80073ca:	690c      	ldr	r4, [r1, #16]
 80073cc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80073d0:	1e66      	subs	r6, r4, #1
 80073d2:	694d      	ldr	r5, [r1, #20]
 80073d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80073d8:	6854      	ldr	r4, [r2, #4]
 80073da:	0531      	lsls	r1, r6, #20
 80073dc:	3d02      	subs	r5, #2
 80073de:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 80073e2:	430b      	orrs	r3, r1
 80073e4:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80073e8:	4323      	orrs	r3, r4
 80073ea:	6053      	str	r3, [r2, #4]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80073ec:	6803      	ldr	r3, [r0, #0]
 80073ee:	02db      	lsls	r3, r3, #11
 80073f0:	d508      	bpl.n	8007404 <FMC_NORSRAM_Timing_Init+0x50>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80073f2:	6842      	ldr	r2, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80073f4:	6843      	ldr	r3, [r0, #4]
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80073f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80073fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80073fe:	4311      	orrs	r1, r2
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8007400:	4319      	orrs	r1, r3
 8007402:	6041      	str	r1, [r0, #4]
  }

  return HAL_OK;
}
 8007404:	2000      	movs	r0, #0
 8007406:	bcf0      	pop	{r4, r5, r6, r7}
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop

0800740c <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800740c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007410:	d005      	beq.n	800741e <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007412:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8007416:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800741a:	2000      	movs	r0, #0
 800741c:	4770      	bx	lr
{
 800741e:	b470      	push	{r4, r5, r6}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007420:	680b      	ldr	r3, [r1, #0]
 8007422:	698d      	ldr	r5, [r1, #24]
 8007424:	684c      	ldr	r4, [r1, #4]
 8007426:	432b      	orrs	r3, r5
 8007428:	e9d1 6502 	ldrd	r6, r5, [r1, #8]
 800742c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8007430:	4906      	ldr	r1, [pc, #24]	; (800744c <FMC_NORSRAM_Extended_Timing_Init+0x40>)
 8007432:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8007436:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 800743a:	4021      	ands	r1, r4
 800743c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8007440:	430b      	orrs	r3, r1
}
 8007442:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007444:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 8007448:	2000      	movs	r0, #0
 800744a:	4770      	bx	lr
 800744c:	cff00000 	.word	0xcff00000

08007450 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007450:	4b0b      	ldr	r3, [pc, #44]	; (8007480 <USB_CoreReset+0x30>)
 8007452:	e001      	b.n	8007458 <USB_CoreReset+0x8>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007454:	3b01      	subs	r3, #1
 8007456:	d010      	beq.n	800747a <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007458:	6902      	ldr	r2, [r0, #16]
 800745a:	2a00      	cmp	r2, #0
 800745c:	dafa      	bge.n	8007454 <USB_CoreReset+0x4>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800745e:	6903      	ldr	r3, [r0, #16]
 8007460:	4a07      	ldr	r2, [pc, #28]	; (8007480 <USB_CoreReset+0x30>)
 8007462:	f043 0301 	orr.w	r3, r3, #1
 8007466:	6103      	str	r3, [r0, #16]
 8007468:	e001      	b.n	800746e <USB_CoreReset+0x1e>

  do
  {
    if (++count > 200000U)
 800746a:	3a01      	subs	r2, #1
 800746c:	d005      	beq.n	800747a <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800746e:	6903      	ldr	r3, [r0, #16]
 8007470:	f013 0301 	ands.w	r3, r3, #1
 8007474:	d1f9      	bne.n	800746a <USB_CoreReset+0x1a>

  return HAL_OK;
 8007476:	4618      	mov	r0, r3
}
 8007478:	4770      	bx	lr
      return HAL_TIMEOUT;
 800747a:	2003      	movs	r0, #3
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	00030d40 	.word	0x00030d40

08007484 <USB_CoreInit>:
{
 8007484:	b084      	sub	sp, #16
 8007486:	b538      	push	{r3, r4, r5, lr}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007488:	9d0a      	ldr	r5, [sp, #40]	; 0x28
{
 800748a:	ac05      	add	r4, sp, #20
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800748c:	2d01      	cmp	r5, #1
{
 800748e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8007492:	4601      	mov	r1, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007494:	d128      	bne.n	80074e8 <USB_CoreInit+0x64>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007496:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007498:	4b1f      	ldr	r3, [pc, #124]	; (8007518 <USB_CoreInit+0x94>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800749a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800749e:	9811      	ldr	r0, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80074a0:	638a      	str	r2, [r1, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 80074a2:	2801      	cmp	r0, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80074a4:	68ca      	ldr	r2, [r1, #12]
 80074a6:	ea03 0302 	and.w	r3, r3, r2
 80074aa:	60cb      	str	r3, [r1, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80074ac:	68cb      	ldr	r3, [r1, #12]
 80074ae:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80074b2:	60cb      	str	r3, [r1, #12]
    if (cfg.use_external_vbus == 1U)
 80074b4:	d02a      	beq.n	800750c <USB_CoreInit+0x88>
    ret = USB_CoreReset(USBx);
 80074b6:	4608      	mov	r0, r1
 80074b8:	f7ff ffca 	bl	8007450 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80074bc:	9b08      	ldr	r3, [sp, #32]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d10e      	bne.n	80074e0 <USB_CoreInit+0x5c>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80074c2:	6dca      	ldr	r2, [r1, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80074c4:	4b15      	ldr	r3, [pc, #84]	; (800751c <USB_CoreInit+0x98>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80074c6:	b292      	uxth	r2, r2
 80074c8:	65ca      	str	r2, [r1, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80074ca:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 80074cc:	4313      	orrs	r3, r2
 80074ce:	65cb      	str	r3, [r1, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80074d0:	688b      	ldr	r3, [r1, #8]
 80074d2:	f043 0306 	orr.w	r3, r3, #6
 80074d6:	608b      	str	r3, [r1, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80074d8:	688b      	ldr	r3, [r1, #8]
 80074da:	f043 0320 	orr.w	r3, r3, #32
 80074de:	608b      	str	r3, [r1, #8]
}
 80074e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074e4:	b004      	add	sp, #16
 80074e6:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80074e8:	68c3      	ldr	r3, [r0, #12]
 80074ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074ee:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80074f0:	f7ff ffae 	bl	8007450 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80074f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074f6:	b923      	cbnz	r3, 8007502 <USB_CoreInit+0x7e>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80074f8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 80074fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074fe:	638b      	str	r3, [r1, #56]	; 0x38
 8007500:	e7dc      	b.n	80074bc <USB_CoreInit+0x38>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007502:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8007504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007508:	638b      	str	r3, [r1, #56]	; 0x38
 800750a:	e7d7      	b.n	80074bc <USB_CoreInit+0x38>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800750c:	68cb      	ldr	r3, [r1, #12]
 800750e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007512:	60cb      	str	r3, [r1, #12]
 8007514:	e7cf      	b.n	80074b6 <USB_CoreInit+0x32>
 8007516:	bf00      	nop
 8007518:	ffbdffbf 	.word	0xffbdffbf
 800751c:	03ee0000 	.word	0x03ee0000

08007520 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8007520:	2a02      	cmp	r2, #2
{
 8007522:	4603      	mov	r3, r0
 8007524:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 8007526:	d00c      	beq.n	8007542 <USB_SetTurnaroundTime+0x22>
 8007528:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800752c:	68d9      	ldr	r1, [r3, #12]
}
 800752e:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007530:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 8007534:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	4322      	orrs	r2, r4
}
 800753a:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800753e:	60da      	str	r2, [r3, #12]
}
 8007540:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007542:	4a29      	ldr	r2, [pc, #164]	; (80075e8 <USB_SetTurnaroundTime+0xc8>)
 8007544:	4829      	ldr	r0, [pc, #164]	; (80075ec <USB_SetTurnaroundTime+0xcc>)
 8007546:	440a      	add	r2, r1
 8007548:	4282      	cmp	r2, r0
 800754a:	d93a      	bls.n	80075c2 <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800754c:	4a28      	ldr	r2, [pc, #160]	; (80075f0 <USB_SetTurnaroundTime+0xd0>)
 800754e:	4829      	ldr	r0, [pc, #164]	; (80075f4 <USB_SetTurnaroundTime+0xd4>)
 8007550:	440a      	add	r2, r1
 8007552:	4282      	cmp	r2, r0
 8007554:	d932      	bls.n	80075bc <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007556:	4a28      	ldr	r2, [pc, #160]	; (80075f8 <USB_SetTurnaroundTime+0xd8>)
 8007558:	4828      	ldr	r0, [pc, #160]	; (80075fc <USB_SetTurnaroundTime+0xdc>)
 800755a:	440a      	add	r2, r1
 800755c:	4282      	cmp	r2, r0
 800755e:	d933      	bls.n	80075c8 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007560:	4a27      	ldr	r2, [pc, #156]	; (8007600 <USB_SetTurnaroundTime+0xe0>)
 8007562:	f500 30c3 	add.w	r0, r0, #99840	; 0x18600
 8007566:	440a      	add	r2, r1
 8007568:	30a0      	adds	r0, #160	; 0xa0
 800756a:	4282      	cmp	r2, r0
 800756c:	d92f      	bls.n	80075ce <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800756e:	4a25      	ldr	r2, [pc, #148]	; (8007604 <USB_SetTurnaroundTime+0xe4>)
 8007570:	4825      	ldr	r0, [pc, #148]	; (8007608 <USB_SetTurnaroundTime+0xe8>)
 8007572:	440a      	add	r2, r1
 8007574:	4282      	cmp	r2, r0
 8007576:	d92d      	bls.n	80075d4 <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007578:	4a24      	ldr	r2, [pc, #144]	; (800760c <USB_SetTurnaroundTime+0xec>)
 800757a:	f500 2092 	add.w	r0, r0, #299008	; 0x49000
 800757e:	440a      	add	r2, r1
 8007580:	f500 7078 	add.w	r0, r0, #992	; 0x3e0
 8007584:	4282      	cmp	r2, r0
 8007586:	d928      	bls.n	80075da <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007588:	4a21      	ldr	r2, [pc, #132]	; (8007610 <USB_SetTurnaroundTime+0xf0>)
 800758a:	f500 20c3 	add.w	r0, r0, #399360	; 0x61800
 800758e:	440a      	add	r2, r1
 8007590:	f500 7020 	add.w	r0, r0, #640	; 0x280
 8007594:	4282      	cmp	r2, r0
 8007596:	d9c7      	bls.n	8007528 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007598:	4a1e      	ldr	r2, [pc, #120]	; (8007614 <USB_SetTurnaroundTime+0xf4>)
 800759a:	f500 10b7 	add.w	r0, r0, #1499136	; 0x16e000
 800759e:	440a      	add	r2, r1
 80075a0:	f500 7058 	add.w	r0, r0, #864	; 0x360
 80075a4:	4282      	cmp	r2, r0
 80075a6:	d91b      	bls.n	80075e0 <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80075a8:	4a1b      	ldr	r2, [pc, #108]	; (8007618 <USB_SetTurnaroundTime+0xf8>)
 80075aa:	4c1c      	ldr	r4, [pc, #112]	; (800761c <USB_SetTurnaroundTime+0xfc>)
 80075ac:	440a      	add	r2, r1
 80075ae:	42a2      	cmp	r2, r4
 80075b0:	bf8c      	ite	hi
 80075b2:	f44f 54c0 	movhi.w	r4, #6144	; 0x1800
 80075b6:	f44f 54e0 	movls.w	r4, #7168	; 0x1c00
 80075ba:	e7b7      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075bc:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 80075c0:	e7b4      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075c2:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 80075c6:	e7b1      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075c8:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 80075cc:	e7ae      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075ce:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80075d2:	e7ab      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075d4:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 80075d8:	e7a8      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075da:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 80075de:	e7a5      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075e0:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 80075e4:	e7a2      	b.n	800752c <USB_SetTurnaroundTime+0xc>
 80075e6:	bf00      	nop
 80075e8:	ff275340 	.word	0xff275340
 80075ec:	000c34ff 	.word	0x000c34ff
 80075f0:	ff1b1e40 	.word	0xff1b1e40
 80075f4:	000f423f 	.word	0x000f423f
 80075f8:	ff0bdc00 	.word	0xff0bdc00
 80075fc:	00124f7f 	.word	0x00124f7f
 8007600:	fef98c80 	.word	0xfef98c80
 8007604:	fee5b660 	.word	0xfee5b660
 8007608:	0016e35f 	.word	0x0016e35f
 800760c:	feced300 	.word	0xfeced300
 8007610:	feb35bc0 	.word	0xfeb35bc0
 8007614:	fe91ca00 	.word	0xfe91ca00
 8007618:	fe5954e0 	.word	0xfe5954e0
 800761c:	00419cdf 	.word	0x00419cdf

08007620 <USB_EnableGlobalInt>:
{
 8007620:	4602      	mov	r2, r0
}
 8007622:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007624:	6893      	ldr	r3, [r2, #8]
 8007626:	f043 0301 	orr.w	r3, r3, #1
 800762a:	6093      	str	r3, [r2, #8]
}
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <USB_DisableGlobalInt>:
{
 8007630:	4602      	mov	r2, r0
}
 8007632:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007634:	6893      	ldr	r3, [r2, #8]
 8007636:	f023 0301 	bic.w	r3, r3, #1
 800763a:	6093      	str	r3, [r2, #8]
}
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop

08007640 <USB_SetCurrentMode>:
{
 8007640:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007642:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8007644:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007646:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800764a:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800764c:	d00b      	beq.n	8007666 <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800764e:	b941      	cbnz	r1, 8007662 <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007650:	68c3      	ldr	r3, [r0, #12]
 8007652:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007656:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8007658:	2032      	movs	r0, #50	; 0x32
 800765a:	f7fa f817 	bl	800168c <HAL_Delay>
  return HAL_OK;
 800765e:	2000      	movs	r0, #0
}
 8007660:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 8007662:	2001      	movs	r0, #1
}
 8007664:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007666:	68c3      	ldr	r3, [r0, #12]
 8007668:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800766c:	60c3      	str	r3, [r0, #12]
 800766e:	e7f3      	b.n	8007658 <USB_SetCurrentMode+0x18>

08007670 <USB_DevInit>:
{
 8007670:	b084      	sub	sp, #16
 8007672:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (i = 0U; i < 15U; i++)
 8007676:	2400      	movs	r4, #0
{
 8007678:	ae08      	add	r6, sp, #32
 800767a:	4605      	mov	r5, r0
 800767c:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 8007680:	460e      	mov	r6, r1
    USBx->DIEPTXF[i] = 0U;
 8007682:	4622      	mov	r2, r4
 8007684:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007686:	f104 0340 	add.w	r3, r4, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 800768a:	3401      	adds	r4, #1
    USBx->DIEPTXF[i] = 0U;
 800768c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < 15U; i++)
 8007690:	2c0f      	cmp	r4, #15
    USBx->DIEPTXF[i] = 0U;
 8007692:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007694:	d1f7      	bne.n	8007686 <USB_DevInit+0x16>
 8007696:	f505 6700 	add.w	r7, r5, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800769a:	2900      	cmp	r1, #0
 800769c:	f040 8094 	bne.w	80077c8 <USB_DevInit+0x158>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f043 0302 	orr.w	r3, r3, #2
 80076a6:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80076a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80076aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80076ae:	63ab      	str	r3, [r5, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076b6:	602b      	str	r3, [r5, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80076b8:	682b      	ldr	r3, [r5, #0]
 80076ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076be:	602b      	str	r3, [r5, #0]
  USBx_PCGCCTL = 0U;
 80076c0:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  USBx_PCGCCTL = 0U;
 80076c4:	f8c5 2e00 	str.w	r2, [r5, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076c8:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80076ca:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800
 80076ce:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076d2:	d07e      	beq.n	80077d2 <USB_DevInit+0x162>
  USBx_DEVICE->DCFG |= speed;
 80076d4:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 80076d8:	f043 0303 	orr.w	r3, r3, #3
 80076dc:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076e0:	f44f 6284 	mov.w	r2, #1056	; 0x420
 80076e4:	4b47      	ldr	r3, [pc, #284]	; (8007804 <USB_DevInit+0x194>)
 80076e6:	612a      	str	r2, [r5, #16]
 80076e8:	e001      	b.n	80076ee <USB_DevInit+0x7e>
    if (++count > 200000U)
 80076ea:	3b01      	subs	r3, #1
 80076ec:	d07f      	beq.n	80077ee <USB_DevInit+0x17e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076ee:	6928      	ldr	r0, [r5, #16]
 80076f0:	f010 0020 	ands.w	r0, r0, #32
 80076f4:	d1f9      	bne.n	80076ea <USB_DevInit+0x7a>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80076f6:	2210      	movs	r2, #16
 80076f8:	4b42      	ldr	r3, [pc, #264]	; (8007804 <USB_DevInit+0x194>)
 80076fa:	612a      	str	r2, [r5, #16]
 80076fc:	e001      	b.n	8007702 <USB_DevInit+0x92>
    if (++count > 200000U)
 80076fe:	3b01      	subs	r3, #1
 8007700:	d077      	beq.n	80077f2 <USB_DevInit+0x182>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007702:	692a      	ldr	r2, [r5, #16]
 8007704:	06d2      	lsls	r2, r2, #27
 8007706:	d4fa      	bmi.n	80076fe <USB_DevInit+0x8e>
  USBx_DEVICE->DIEPMSK = 0U;
 8007708:	2200      	movs	r2, #0
 800770a:	613a      	str	r2, [r7, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800770c:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800770e:	61fa      	str	r2, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007710:	b1de      	cbz	r6, 800774a <USB_DevInit+0xda>
 8007712:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007716:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800771a:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800771e:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007720:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8007724:	e009      	b.n	800773a <USB_DevInit+0xca>
      USBx_INEP(i)->DIEPCTL = 0U;
 8007726:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800772a:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800772c:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007730:	f8c3 e008 	str.w	lr, [r3, #8]
 8007734:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007736:	42b2      	cmp	r2, r6
 8007738:	d02a      	beq.n	8007790 <USB_DevInit+0x120>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800773a:	681c      	ldr	r4, [r3, #0]
 800773c:	2c00      	cmp	r4, #0
 800773e:	daf2      	bge.n	8007726 <USB_DevInit+0xb6>
      if (i == 0U)
 8007740:	2a00      	cmp	r2, #0
 8007742:	d05b      	beq.n	80077fc <USB_DevInit+0x18c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007744:	f8c3 8000 	str.w	r8, [r3]
 8007748:	e7ef      	b.n	800772a <USB_DevInit+0xba>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800774a:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800774c:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800774e:	f06f 4480 	mvn.w	r4, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 8007752:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007754:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007758:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800775a:	61ae      	str	r6, [r5, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800775c:	616c      	str	r4, [r5, #20]
  if (cfg.dma_enable == 0U)
 800775e:	b91a      	cbnz	r2, 8007768 <USB_DevInit+0xf8>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007760:	69ab      	ldr	r3, [r5, #24]
 8007762:	f043 0310 	orr.w	r3, r3, #16
 8007766:	61ab      	str	r3, [r5, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007768:	69ac      	ldr	r4, [r5, #24]
 800776a:	4b27      	ldr	r3, [pc, #156]	; (8007808 <USB_DevInit+0x198>)
  if (cfg.Sof_enable != 0U)
 800776c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800776e:	4323      	orrs	r3, r4
 8007770:	61ab      	str	r3, [r5, #24]
  if (cfg.Sof_enable != 0U)
 8007772:	b11a      	cbz	r2, 800777c <USB_DevInit+0x10c>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007774:	69ab      	ldr	r3, [r5, #24]
 8007776:	f043 0308 	orr.w	r3, r3, #8
 800777a:	61ab      	str	r3, [r5, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800777c:	2901      	cmp	r1, #1
 800777e:	d103      	bne.n	8007788 <USB_DevInit+0x118>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007780:	69aa      	ldr	r2, [r5, #24]
 8007782:	4b22      	ldr	r3, [pc, #136]	; (800780c <USB_DevInit+0x19c>)
 8007784:	4313      	orrs	r3, r2
 8007786:	61ab      	str	r3, [r5, #24]
}
 8007788:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800778c:	b004      	add	sp, #16
 800778e:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007790:	2400      	movs	r4, #0
 8007792:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007796:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800779a:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800779e:	46a4      	mov	ip, r4
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80077a0:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 80077a4:	e009      	b.n	80077ba <USB_DevInit+0x14a>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80077a6:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077aa:	3401      	adds	r4, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80077ac:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80077b0:	f8c3 e008 	str.w	lr, [r3, #8]
 80077b4:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077b6:	4294      	cmp	r4, r2
 80077b8:	d0c7      	beq.n	800774a <USB_DevInit+0xda>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077ba:	681e      	ldr	r6, [r3, #0]
 80077bc:	2e00      	cmp	r6, #0
 80077be:	daf2      	bge.n	80077a6 <USB_DevInit+0x136>
      if (i == 0U)
 80077c0:	b1cc      	cbz	r4, 80077f6 <USB_DevInit+0x186>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80077c2:	f8c3 8000 	str.w	r8, [r3]
 80077c6:	e7f0      	b.n	80077aa <USB_DevInit+0x13a>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80077c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80077ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80077ce:	63ab      	str	r3, [r5, #56]	; 0x38
 80077d0:	e776      	b.n	80076c0 <USB_DevInit+0x50>
    if (cfg.speed == USBD_HS_SPEED)
 80077d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077d4:	b923      	cbnz	r3, 80077e0 <USB_DevInit+0x170>
  USBx_DEVICE->DCFG |= speed;
 80077d6:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 80077da:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
 80077de:	e77f      	b.n	80076e0 <USB_DevInit+0x70>
 80077e0:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 80077e4:	f043 0301 	orr.w	r3, r3, #1
 80077e8:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
 80077ec:	e778      	b.n	80076e0 <USB_DevInit+0x70>
    ret = HAL_ERROR;
 80077ee:	2001      	movs	r0, #1
 80077f0:	e781      	b.n	80076f6 <USB_DevInit+0x86>
    ret = HAL_ERROR;
 80077f2:	2001      	movs	r0, #1
 80077f4:	e788      	b.n	8007708 <USB_DevInit+0x98>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80077f6:	f8c3 9000 	str.w	r9, [r3]
 80077fa:	e7d6      	b.n	80077aa <USB_DevInit+0x13a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80077fc:	f8c3 9000 	str.w	r9, [r3]
 8007800:	e793      	b.n	800772a <USB_DevInit+0xba>
 8007802:	bf00      	nop
 8007804:	00030d40 	.word	0x00030d40
 8007808:	803c3800 	.word	0x803c3800
 800780c:	40000004 	.word	0x40000004

08007810 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007810:	0189      	lsls	r1, r1, #6
 8007812:	4a07      	ldr	r2, [pc, #28]	; (8007830 <USB_FlushTxFifo+0x20>)
 8007814:	f041 0120 	orr.w	r1, r1, #32
 8007818:	6101      	str	r1, [r0, #16]
 800781a:	e001      	b.n	8007820 <USB_FlushTxFifo+0x10>
    if (++count > 200000U)
 800781c:	3a01      	subs	r2, #1
 800781e:	d005      	beq.n	800782c <USB_FlushTxFifo+0x1c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007820:	6903      	ldr	r3, [r0, #16]
 8007822:	f013 0320 	ands.w	r3, r3, #32
 8007826:	d1f9      	bne.n	800781c <USB_FlushTxFifo+0xc>
  return HAL_OK;
 8007828:	4618      	mov	r0, r3
 800782a:	4770      	bx	lr
      return HAL_TIMEOUT;
 800782c:	2003      	movs	r0, #3
}
 800782e:	4770      	bx	lr
 8007830:	00030d40 	.word	0x00030d40

08007834 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007834:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007838:	f013 0006 	ands.w	r0, r3, #6
 800783c:	d004      	beq.n	8007848 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800783e:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 8007842:	bf14      	ite	ne
 8007844:	2002      	movne	r0, #2
 8007846:	200f      	moveq	r0, #15
}
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop

0800784c <USB_ActivateEndpoint>:
{
 800784c:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800784e:	780a      	ldrb	r2, [r1, #0]
 8007850:	2301      	movs	r3, #1
  if (ep->is_in == 1U)
 8007852:	784d      	ldrb	r5, [r1, #1]
 8007854:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 8007858:	f002 060f 	and.w	r6, r2, #15
 800785c:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 8007860:	2d01      	cmp	r5, #1
 8007862:	fa03 f306 	lsl.w	r3, r3, r6
 8007866:	d017      	beq.n	8007898 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007868:	69e2      	ldr	r2, [r4, #28]
 800786a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800786e:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007870:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007874:	041b      	lsls	r3, r3, #16
 8007876:	d40c      	bmi.n	8007892 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007878:	688a      	ldr	r2, [r1, #8]
 800787a:	4b14      	ldr	r3, [pc, #80]	; (80078cc <USB_ActivateEndpoint+0x80>)
 800787c:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007880:	78cc      	ldrb	r4, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007882:	f8d0 1b00 	ldr.w	r1, [r0, #2816]	; 0xb00
 8007886:	4313      	orrs	r3, r2
 8007888:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800788c:	430b      	orrs	r3, r1
 800788e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8007892:	2000      	movs	r0, #0
 8007894:	bc70      	pop	{r4, r5, r6}
 8007896:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007898:	69e5      	ldr	r5, [r4, #28]
 800789a:	432b      	orrs	r3, r5
 800789c:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800789e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80078a2:	041c      	lsls	r4, r3, #16
 80078a4:	d4f5      	bmi.n	8007892 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80078a6:	688c      	ldr	r4, [r1, #8]
 80078a8:	4b08      	ldr	r3, [pc, #32]	; (80078cc <USB_ActivateEndpoint+0x80>)
 80078aa:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80078ae:	78cd      	ldrb	r5, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80078b0:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 80078b4:	4323      	orrs	r3, r4
 80078b6:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
 80078ba:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 80078be:	430a      	orrs	r2, r1
}
 80078c0:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80078c2:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
}
 80078c6:	2000      	movs	r0, #0
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	10008000 	.word	0x10008000

080078d0 <USB_DeactivateEndpoint>:
{
 80078d0:	b410      	push	{r4}
  uint32_t epnum = (uint32_t)ep->num;
 80078d2:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80078d4:	7849      	ldrb	r1, [r1, #1]
 80078d6:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 80078da:	2901      	cmp	r1, #1
 80078dc:	d02a      	beq.n	8007934 <USB_DeactivateEndpoint+0x64>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078de:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 80078e2:	2900      	cmp	r1, #0
 80078e4:	db19      	blt.n	800791a <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80078e6:	f003 010f 	and.w	r1, r3, #15
 80078ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80078ee:	4c26      	ldr	r4, [pc, #152]	; (8007988 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80078f0:	408b      	lsls	r3, r1
 80078f2:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 80078f6:	43db      	mvns	r3, r3
 80078f8:	4019      	ands	r1, r3
 80078fa:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80078fe:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8007902:	400b      	ands	r3, r1
 8007904:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8007908:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800790a:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800790e:	401c      	ands	r4, r3
 8007910:	f8c2 4b00 	str.w	r4, [r2, #2816]	; 0xb00
}
 8007914:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007918:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800791a:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800791e:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8007922:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007926:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800792a:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800792e:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
 8007932:	e7d8      	b.n	80078e6 <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007934:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 8007938:	2900      	cmp	r1, #0
 800793a:	da0b      	bge.n	8007954 <USB_DeactivateEndpoint+0x84>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800793c:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 8007940:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8007944:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007948:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800794c:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8007950:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007954:	f003 040f 	and.w	r4, r3, #15
 8007958:	2301      	movs	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800795a:	490c      	ldr	r1, [pc, #48]	; (800798c <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800795c:	40a3      	lsls	r3, r4
 800795e:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 8007962:	43db      	mvns	r3, r3
 8007964:	401c      	ands	r4, r3
 8007966:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800796a:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800796e:	4023      	ands	r3, r4
}
 8007970:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007974:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8007978:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800797a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 800797e:	4019      	ands	r1, r3
 8007980:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
}
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	eff37800 	.word	0xeff37800
 800798c:	ec337800 	.word	0xec337800

08007990 <USB_EPStartXfer>:
{
 8007990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 8007994:	784f      	ldrb	r7, [r1, #1]
 8007996:	780b      	ldrb	r3, [r1, #0]
 8007998:	2f01      	cmp	r7, #1
 800799a:	694c      	ldr	r4, [r1, #20]
 800799c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80079a0:	78ce      	ldrb	r6, [r1, #3]
 80079a2:	d055      	beq.n	8007a50 <USB_EPStartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80079a4:	f503 6730 	add.w	r7, r3, #2816	; 0xb00
 80079a8:	f8df e208 	ldr.w	lr, [pc, #520]	; 8007bb4 <USB_EPStartXfer+0x224>
 80079ac:	f8d7 c010 	ldr.w	ip, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80079b0:	4d7e      	ldr	r5, [pc, #504]	; (8007bac <USB_EPStartXfer+0x21c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80079b2:	ea0c 0e0e 	and.w	lr, ip, lr
 80079b6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80079ba:	f8c7 e010 	str.w	lr, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80079be:	f8d7 e010 	ldr.w	lr, [r7, #16]
 80079c2:	ea0e 0505 	and.w	r5, lr, r5
 80079c6:	613d      	str	r5, [r7, #16]
    if (ep->xfer_len == 0U)
 80079c8:	b38c      	cbz	r4, 8007a2e <USB_EPStartXfer+0x9e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079ca:	eb04 050c 	add.w	r5, r4, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079ce:	4c78      	ldr	r4, [pc, #480]	; (8007bb0 <USB_EPStartXfer+0x220>)
 80079d0:	f8d7 8010 	ldr.w	r8, [r7, #16]
    if (dma == 1U)
 80079d4:	2a01      	cmp	r2, #1
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079d6:	f105 35ff 	add.w	r5, r5, #4294967295
 80079da:	fbb5 f5fc 	udiv	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079de:	ea04 4ec5 	and.w	lr, r4, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80079e2:	b2ad      	uxth	r5, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079e4:	ea4e 0e08 	orr.w	lr, lr, r8
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80079e8:	fb0c f405 	mul.w	r4, ip, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079ec:	f8c7 e010 	str.w	lr, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80079f0:	693d      	ldr	r5, [r7, #16]
 80079f2:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80079f6:	ea44 0405 	orr.w	r4, r4, r5
 80079fa:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 80079fc:	d023      	beq.n	8007a46 <USB_EPStartXfer+0xb6>
    if (ep->type == EP_TYPE_ISOC)
 80079fe:	2e01      	cmp	r6, #1
 8007a00:	d10c      	bne.n	8007a1c <USB_EPStartXfer+0x8c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a02:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8007a06:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007a0a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007a0e:	bf0c      	ite	eq
 8007a10:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007a14:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 8007a18:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a1c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007a20:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007a24:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 8007a28:	2000      	movs	r0, #0
 8007a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007a2e:	693d      	ldr	r5, [r7, #16]
 8007a30:	f3cc 0412 	ubfx	r4, ip, #0, #19
    if (dma == 1U)
 8007a34:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007a36:	ea44 0405 	orr.w	r4, r4, r5
 8007a3a:	613c      	str	r4, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a3c:	693c      	ldr	r4, [r7, #16]
 8007a3e:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007a42:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 8007a44:	d1db      	bne.n	80079fe <USB_EPStartXfer+0x6e>
      if ((uint32_t)ep->xfer_buff != 0U)
 8007a46:	68ca      	ldr	r2, [r1, #12]
 8007a48:	2a00      	cmp	r2, #0
 8007a4a:	d0d8      	beq.n	80079fe <USB_EPStartXfer+0x6e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a4c:	617a      	str	r2, [r7, #20]
 8007a4e:	e7d6      	b.n	80079fe <USB_EPStartXfer+0x6e>
 8007a50:	f503 6510 	add.w	r5, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8007a54:	b3ec      	cbz	r4, 8007ad2 <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a56:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007a5a:	f3c4 0c12 	ubfx	ip, r4, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a5e:	f8d5 9010 	ldr.w	r9, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 8007a62:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a64:	eb08 0e04 	add.w	lr, r8, r4
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a68:	f8df a148 	ldr.w	sl, [pc, #328]	; 8007bb4 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a6c:	f10e 3eff 	add.w	lr, lr, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a70:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a74:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8007bac <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a78:	f8c5 a010 	str.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a7c:	f8d5 a010 	ldr.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a80:	fbbe f8f8 	udiv	r8, lr, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a84:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a88:	f8df e124 	ldr.w	lr, [pc, #292]	; 8007bb0 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a8c:	f8c5 9010 	str.w	r9, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a90:	ea0e 4ec8 	and.w	lr, lr, r8, lsl #19
 8007a94:	f8d5 8010 	ldr.w	r8, [r5, #16]
 8007a98:	ea4e 0e08 	orr.w	lr, lr, r8
 8007a9c:	f8c5 e010 	str.w	lr, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007aa0:	f8d5 e010 	ldr.w	lr, [r5, #16]
 8007aa4:	ea4c 0c0e 	orr.w	ip, ip, lr
 8007aa8:	f8c5 c010 	str.w	ip, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 8007aac:	d052      	beq.n	8007b54 <USB_EPStartXfer+0x1c4>
    if (dma == 1U)
 8007aae:	2a01      	cmp	r2, #1
 8007ab0:	d05a      	beq.n	8007b68 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ab2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007ab6:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007aba:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007abe:	780b      	ldrb	r3, [r1, #0]
 8007ac0:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8007ac4:	f003 030f 	and.w	r3, r3, #15
 8007ac8:	409f      	lsls	r7, r3
 8007aca:	4317      	orrs	r7, r2
 8007acc:	f8c0 7834 	str.w	r7, [r0, #2100]	; 0x834
 8007ad0:	e7aa      	b.n	8007a28 <USB_EPStartXfer+0x98>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ad2:	f8d5 e010 	ldr.w	lr, [r5, #16]
    if (dma == 1U)
 8007ad6:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ad8:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 8007bac <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007adc:	4f35      	ldr	r7, [pc, #212]	; (8007bb4 <USB_EPStartXfer+0x224>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ade:	ea0e 0c0c 	and.w	ip, lr, ip
 8007ae2:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007ae6:	f8d5 c010 	ldr.w	ip, [r5, #16]
 8007aea:	f44c 2c00 	orr.w	ip, ip, #524288	; 0x80000
 8007aee:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007af2:	f8d5 c010 	ldr.w	ip, [r5, #16]
 8007af6:	ea0c 0707 	and.w	r7, ip, r7
 8007afa:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 8007afc:	d034      	beq.n	8007b68 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007afe:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8007b02:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b04:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 8007b08:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8007b0c:	d18c      	bne.n	8007a28 <USB_EPStartXfer+0x98>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b0e:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 8007b12:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b16:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 8007b1a:	bf0c      	ite	eq
 8007b1c:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007b20:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 8007b24:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
  if (dma == 0U)
 8007b28:	2a00      	cmp	r2, #0
 8007b2a:	f47f af7d 	bne.w	8007a28 <USB_EPStartXfer+0x98>
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b2e:	b2a2      	uxth	r2, r4
 8007b30:	3203      	adds	r2, #3
    for (i = 0U; i < count32b; i++)
 8007b32:	0892      	lsrs	r2, r2, #2
 8007b34:	f43f af78 	beq.w	8007a28 <USB_EPStartXfer+0x98>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b38:	780c      	ldrb	r4, [r1, #0]
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007b3a:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b3c:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 8007b40:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007b44:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8007b48:	f853 1b04 	ldr.w	r1, [r3], #4
    for (i = 0U; i < count32b; i++)
 8007b4c:	4293      	cmp	r3, r2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b4e:	6001      	str	r1, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8007b50:	d1fa      	bne.n	8007b48 <USB_EPStartXfer+0x1b8>
 8007b52:	e769      	b.n	8007a28 <USB_EPStartXfer+0x98>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007b54:	692f      	ldr	r7, [r5, #16]
    if (dma == 1U)
 8007b56:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007b58:	f027 47c0 	bic.w	r7, r7, #1610612736	; 0x60000000
 8007b5c:	612f      	str	r7, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007b5e:	692f      	ldr	r7, [r5, #16]
 8007b60:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8007b64:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 8007b66:	d11a      	bne.n	8007b9e <USB_EPStartXfer+0x20e>
      if ((uint32_t)ep->dma_addr != 0U)
 8007b68:	690a      	ldr	r2, [r1, #16]
 8007b6a:	b102      	cbz	r2, 8007b6e <USB_EPStartXfer+0x1de>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007b6c:	616a      	str	r2, [r5, #20]
      if (ep->type == EP_TYPE_ISOC)
 8007b6e:	2e01      	cmp	r6, #1
 8007b70:	d10c      	bne.n	8007b8c <USB_EPStartXfer+0x1fc>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b72:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8007b76:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b7a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007b7e:	bf0c      	ite	eq
 8007b80:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007b84:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 8007b88:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b8c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
}
 8007b90:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b92:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007b96:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
 8007b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b9e:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 8007ba2:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 8007ba6:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
 8007baa:	e7b0      	b.n	8007b0e <USB_EPStartXfer+0x17e>
 8007bac:	e007ffff 	.word	0xe007ffff
 8007bb0:	1ff80000 	.word	0x1ff80000
 8007bb4:	fff80000 	.word	0xfff80000

08007bb8 <USB_EP0StartXfer>:
{
 8007bb8:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 8007bba:	784b      	ldrb	r3, [r1, #1]
 8007bbc:	780c      	ldrb	r4, [r1, #0]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	694d      	ldr	r5, [r1, #20]
 8007bc2:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8007bc6:	d026      	beq.n	8007c16 <USB_EP0StartXfer+0x5e>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007bc8:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8007bcc:	4f3c      	ldr	r7, [pc, #240]	; (8007cc0 <USB_EP0StartXfer+0x108>)
 8007bce:	6918      	ldr	r0, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007bd0:	4e3c      	ldr	r6, [pc, #240]	; (8007cc4 <USB_EP0StartXfer+0x10c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007bd2:	4007      	ands	r7, r0
 8007bd4:	6888      	ldr	r0, [r1, #8]
 8007bd6:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007bd8:	691f      	ldr	r7, [r3, #16]
 8007bda:	403e      	ands	r6, r7
 8007bdc:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len > 0U)
 8007bde:	b105      	cbz	r5, 8007be2 <USB_EP0StartXfer+0x2a>
      ep->xfer_len = ep->maxpacket;
 8007be0:	6148      	str	r0, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007be2:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007be4:	f3c0 0012 	ubfx	r0, r0, #0, #19
    if (dma == 1U)
 8007be8:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007bea:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8007bee:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007bf0:	691d      	ldr	r5, [r3, #16]
 8007bf2:	ea40 0005 	orr.w	r0, r0, r5
 8007bf6:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 8007bf8:	d008      	beq.n	8007c0c <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007bfa:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8007bfe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c02:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 8007c06:	2000      	movs	r0, #0
 8007c08:	bcf0      	pop	{r4, r5, r6, r7}
 8007c0a:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 8007c0c:	68ca      	ldr	r2, [r1, #12]
 8007c0e:	2a00      	cmp	r2, #0
 8007c10:	d0f3      	beq.n	8007bfa <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007c12:	615a      	str	r2, [r3, #20]
 8007c14:	e7f1      	b.n	8007bfa <USB_EP0StartXfer+0x42>
 8007c16:	f504 6310 	add.w	r3, r4, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8007c1a:	2d00      	cmp	r5, #0
 8007c1c:	d033      	beq.n	8007c86 <USB_EP0StartXfer+0xce>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c1e:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8007c22:	4f27      	ldr	r7, [pc, #156]	; (8007cc0 <USB_EP0StartXfer+0x108>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c24:	4e27      	ldr	r6, [pc, #156]	; (8007cc4 <USB_EP0StartXfer+0x10c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c26:	ea0c 0707 	and.w	r7, ip, r7
      if (ep->xfer_len > ep->maxpacket)
 8007c2a:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c2e:	611f      	str	r7, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8007c30:	45ac      	cmp	ip, r5
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c32:	691f      	ldr	r7, [r3, #16]
 8007c34:	ea06 0607 	and.w	r6, r6, r7
 8007c38:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8007c3a:	d202      	bcs.n	8007c42 <USB_EP0StartXfer+0x8a>
        ep->xfer_len = ep->maxpacket;
 8007c3c:	4665      	mov	r5, ip
 8007c3e:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c42:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007c44:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 8007c48:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c4a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8007c4e:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007c50:	691e      	ldr	r6, [r3, #16]
 8007c52:	ea45 0506 	orr.w	r5, r5, r6
 8007c56:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8007c58:	d026      	beq.n	8007ca8 <USB_EP0StartXfer+0xf0>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007c5a:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 8007c5e:	694a      	ldr	r2, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007c60:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c64:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 8007c68:	2a00      	cmp	r2, #0
 8007c6a:	d0cc      	beq.n	8007c06 <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007c6c:	780a      	ldrb	r2, [r1, #0]
 8007c6e:	2301      	movs	r3, #1
 8007c70:	f8d0 1834 	ldr.w	r1, [r0, #2100]	; 0x834
 8007c74:	f002 020f 	and.w	r2, r2, #15
 8007c78:	4093      	lsls	r3, r2
 8007c7a:	430b      	orrs	r3, r1
}
 8007c7c:	bcf0      	pop	{r4, r5, r6, r7}
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007c7e:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 8007c82:	2000      	movs	r0, #0
 8007c84:	4770      	bx	lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c86:	691f      	ldr	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c88:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c8c:	4e0d      	ldr	r6, [pc, #52]	; (8007cc4 <USB_EP0StartXfer+0x10c>)
    if (dma == 1U)
 8007c8e:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c90:	ea06 0607 	and.w	r6, r6, r7
 8007c94:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c96:	691e      	ldr	r6, [r3, #16]
 8007c98:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8007c9c:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c9e:	691e      	ldr	r6, [r3, #16]
 8007ca0:	ea05 0506 	and.w	r5, r5, r6
 8007ca4:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8007ca6:	d1d8      	bne.n	8007c5a <USB_EP0StartXfer+0xa2>
      if ((uint32_t)ep->dma_addr != 0U)
 8007ca8:	690a      	ldr	r2, [r1, #16]
 8007caa:	b102      	cbz	r2, 8007cae <USB_EP0StartXfer+0xf6>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007cac:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007cae:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
}
 8007cb2:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007cb4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007cb8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 8007cbc:	bcf0      	pop	{r4, r5, r6, r7}
 8007cbe:	4770      	bx	lr
 8007cc0:	fff80000 	.word	0xfff80000
 8007cc4:	e007ffff 	.word	0xe007ffff

08007cc8 <USB_WritePacket>:
{
 8007cc8:	b410      	push	{r4}
 8007cca:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8007cce:	b96c      	cbnz	r4, 8007cec <USB_WritePacket+0x24>
    count32b = ((uint32_t)len + 3U) / 4U;
 8007cd0:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8007cd2:	089b      	lsrs	r3, r3, #2
 8007cd4:	d00a      	beq.n	8007cec <USB_WritePacket+0x24>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007cd6:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8007cda:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007cde:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8007ce2:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 8007ce6:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ce8:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8007cea:	d1fa      	bne.n	8007ce2 <USB_WritePacket+0x1a>
}
 8007cec:	2000      	movs	r0, #0
 8007cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <USB_ReadPacket>:
{
 8007cf4:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t remaining_bytes = len % 4U;
 8007cf6:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 8007cfa:	0892      	lsrs	r2, r2, #2
 8007cfc:	d01e      	beq.n	8007d3c <USB_ReadPacket+0x48>
 8007cfe:	f500 5780 	add.w	r7, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 8007d02:	460c      	mov	r4, r1
  for (i = 0U; i < count32b; i++)
 8007d04:	2300      	movs	r3, #0
 8007d06:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d08:	683d      	ldr	r5, [r7, #0]
  for (i = 0U; i < count32b; i++)
 8007d0a:	429a      	cmp	r2, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d0c:	f844 5b04 	str.w	r5, [r4], #4
  for (i = 0U; i < count32b; i++)
 8007d10:	d1f9      	bne.n	8007d06 <USB_ReadPacket+0x12>
 8007d12:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  if (remaining_bytes != 0U)
 8007d16:	b176      	cbz	r6, 8007d36 <USB_ReadPacket+0x42>
 8007d18:	1e73      	subs	r3, r6, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d1a:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8007d1e:	2400      	movs	r4, #0
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	6800      	ldr	r0, [r0, #0]
 8007d24:	3301      	adds	r3, #1
 8007d26:	4413      	add	r3, r2
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d28:	fa20 f104 	lsr.w	r1, r0, r4
 8007d2c:	3408      	adds	r4, #8
 8007d2e:	f802 1b01 	strb.w	r1, [r2], #1
    } while (remaining_bytes != 0U);
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d1f8      	bne.n	8007d28 <USB_ReadPacket+0x34>
}
 8007d36:	4610      	mov	r0, r2
 8007d38:	bcf0      	pop	{r4, r5, r6, r7}
 8007d3a:	4770      	bx	lr
  uint8_t *pDest = dest;
 8007d3c:	460a      	mov	r2, r1
 8007d3e:	e7ea      	b.n	8007d16 <USB_ReadPacket+0x22>

08007d40 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8007d40:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007d42:	784a      	ldrb	r2, [r1, #1]
 8007d44:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007d48:	3300      	adds	r3, #0
 8007d4a:	bf18      	it	ne
 8007d4c:	2301      	movne	r3, #1
 8007d4e:	2a01      	cmp	r2, #1
 8007d50:	d012      	beq.n	8007d78 <USB_EPSetStall+0x38>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d52:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8007d56:	2a00      	cmp	r2, #0
 8007d58:	db06      	blt.n	8007d68 <USB_EPSetStall+0x28>
 8007d5a:	b12b      	cbz	r3, 8007d68 <USB_EPSetStall+0x28>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d5c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007d60:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007d64:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d68:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007d6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007d70:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8007d74:	2000      	movs	r0, #0
 8007d76:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d78:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	db06      	blt.n	8007d8e <USB_EPSetStall+0x4e>
 8007d80:	b12b      	cbz	r3, 8007d8e <USB_EPSetStall+0x4e>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007d82:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8007d86:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007d8a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007d8e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8007d92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007d96:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8007d9a:	2000      	movs	r0, #0
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop

08007da0 <USB_EPClearStall>:
{
 8007da0:	78cb      	ldrb	r3, [r1, #3]
 8007da2:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8007da4:	7849      	ldrb	r1, [r1, #1]
 8007da6:	3b02      	subs	r3, #2
 8007da8:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 8007dac:	2901      	cmp	r1, #1
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	d011      	beq.n	8007dd6 <USB_EPClearStall+0x36>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007db2:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007db6:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007db8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8007dbc:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007dc0:	d901      	bls.n	8007dc6 <USB_EPClearStall+0x26>
}
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007dc6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dce:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8007dd2:	2000      	movs	r0, #0
 8007dd4:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007dd6:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007dda:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ddc:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8007de0:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007de4:	d8ed      	bhi.n	8007dc2 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007de6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8007dea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dee:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8007df2:	2000      	movs	r0, #0
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop

08007df8 <USB_SetDevAddress>:
{
 8007df8:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007dfa:	0109      	lsls	r1, r1, #4
}
 8007dfc:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007dfe:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e02:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e06:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 8007e0a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e0e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8007e12:	4311      	orrs	r1, r2
 8007e14:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop

08007e1c <USB_DevConnect>:
{
 8007e1c:	4603      	mov	r3, r0
}
 8007e1e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e20:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e24:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e28:	f022 0203 	bic.w	r2, r2, #3
 8007e2c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e30:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8007e34:	f023 0302 	bic.w	r3, r3, #2
 8007e38:	604b      	str	r3, [r1, #4]
}
 8007e3a:	4770      	bx	lr

08007e3c <USB_DevDisconnect>:
{
 8007e3c:	4603      	mov	r3, r0
}
 8007e3e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e40:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e44:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e48:	f022 0203 	bic.w	r2, r2, #3
 8007e4c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e50:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8007e54:	f043 0302 	orr.w	r3, r3, #2
 8007e58:	604b      	str	r3, [r1, #4]
}
 8007e5a:	4770      	bx	lr

08007e5c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8007e5c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8007e5e:	6980      	ldr	r0, [r0, #24]
}
 8007e60:	4010      	ands	r0, r2
 8007e62:	4770      	bx	lr

08007e64 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007e64:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8007e68:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e6c:	69c0      	ldr	r0, [r0, #28]
 8007e6e:	4018      	ands	r0, r3
}
 8007e70:	0c00      	lsrs	r0, r0, #16
 8007e72:	4770      	bx	lr

08007e74 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007e74:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8007e78:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e7c:	69c0      	ldr	r0, [r0, #28]
 8007e7e:	4018      	ands	r0, r3
}
 8007e80:	b280      	uxth	r0, r0
 8007e82:	4770      	bx	lr

08007e84 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007e84:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007e88:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007e8c:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007e90:	6940      	ldr	r0, [r0, #20]
}
 8007e92:	4010      	ands	r0, r2
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop

08007e98 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8007e98:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007e9c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
{
 8007ea0:	b410      	push	{r4}
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007ea2:	f001 040f 	and.w	r4, r1, #15
  msk = USBx_DEVICE->DIEPMSK;
 8007ea6:	6911      	ldr	r1, [r2, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007ea8:	6b53      	ldr	r3, [r2, #52]	; 0x34
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007eaa:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007eae:	40e3      	lsrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007eb0:	6880      	ldr	r0, [r0, #8]
}
 8007eb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007eb6:	01db      	lsls	r3, r3, #7
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	430b      	orrs	r3, r1
}
 8007ebc:	4018      	ands	r0, r3
 8007ebe:	4770      	bx	lr

08007ec0 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8007ec0:	6940      	ldr	r0, [r0, #20]
}
 8007ec2:	f000 0001 	and.w	r0, r0, #1
 8007ec6:	4770      	bx	lr

08007ec8 <USB_ActivateSetup>:
{
 8007ec8:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007eca:	4a09      	ldr	r2, [pc, #36]	; (8007ef0 <USB_ActivateSetup+0x28>)
}
 8007ecc:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ece:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 8007ed2:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007ed4:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8007ed8:	4022      	ands	r2, r4
}
 8007eda:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007ede:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ee2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8007ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eea:	604b      	str	r3, [r1, #4]
}
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	fffff800 	.word	0xfffff800

08007ef4 <USB_EP0_OutStart>:
{
 8007ef4:	b430      	push	{r4, r5}
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007ef6:	4c12      	ldr	r4, [pc, #72]	; (8007f40 <USB_EP0_OutStart+0x4c>)
 8007ef8:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007efc:	6c05      	ldr	r5, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007efe:	42a5      	cmp	r5, r4
 8007f00:	d903      	bls.n	8007f0a <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f02:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 8007f06:	2c00      	cmp	r4, #0
 8007f08:	db16      	blt.n	8007f38 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007f0a:	2400      	movs	r4, #0
  if (dma == 1U)
 8007f0c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007f0e:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007f10:	691c      	ldr	r4, [r3, #16]
 8007f12:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007f16:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007f18:	691c      	ldr	r4, [r3, #16]
 8007f1a:	f044 0418 	orr.w	r4, r4, #24
 8007f1e:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007f20:	691c      	ldr	r4, [r3, #16]
 8007f22:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 8007f26:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 8007f28:	d106      	bne.n	8007f38 <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007f2a:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007f2c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007f30:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007f34:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8007f38:	2000      	movs	r0, #0
 8007f3a:	bc30      	pop	{r4, r5}
 8007f3c:	4770      	bx	lr
 8007f3e:	bf00      	nop
 8007f40:	4f54300a 	.word	0x4f54300a

08007f44 <ethernet_link_status_updated>:
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop

08007f48 <MX_LWIP_Init>:
{
 8007f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  NETMASK_ADDRESS[3] = 0;
 8007f4c:	f04f 0800 	mov.w	r8, #0
  NETMASK_ADDRESS[0] = 255;
 8007f50:	4d2e      	ldr	r5, [pc, #184]	; (800800c <MX_LWIP_Init+0xc4>)
  IP_ADDRESS[0] = 10;
 8007f52:	4e2f      	ldr	r6, [pc, #188]	; (8008010 <MX_LWIP_Init+0xc8>)
  IP_ADDRESS[2] = 1;
 8007f54:	2301      	movs	r3, #1
  GATEWAY_ADDRESS[0] = 10;
 8007f56:	4c2f      	ldr	r4, [pc, #188]	; (8008014 <MX_LWIP_Init+0xcc>)
  NETMASK_ADDRESS[0] = 255;
 8007f58:	22ff      	movs	r2, #255	; 0xff
  IP_ADDRESS[0] = 10;
 8007f5a:	f04f 0c0a 	mov.w	ip, #10
  IP_ADDRESS[1] = 55;
 8007f5e:	2737      	movs	r7, #55	; 0x37
{
 8007f60:	b084      	sub	sp, #16
  tcpip_init( NULL, NULL );
 8007f62:	4641      	mov	r1, r8
 8007f64:	4640      	mov	r0, r8
  NETMASK_ADDRESS[0] = 255;
 8007f66:	702a      	strb	r2, [r5, #0]
  NETMASK_ADDRESS[1] = 255;
 8007f68:	706a      	strb	r2, [r5, #1]
  NETMASK_ADDRESS[2] = 255;
 8007f6a:	70aa      	strb	r2, [r5, #2]
  IP_ADDRESS[0] = 10;
 8007f6c:	f886 c000 	strb.w	ip, [r6]
  GATEWAY_ADDRESS[0] = 10;
 8007f70:	f884 c000 	strb.w	ip, [r4]
  IP_ADDRESS[1] = 55;
 8007f74:	7077      	strb	r7, [r6, #1]
  GATEWAY_ADDRESS[1] = 55;
 8007f76:	7067      	strb	r7, [r4, #1]
  IP_ADDRESS[2] = 1;
 8007f78:	70b3      	strb	r3, [r6, #2]
  IP_ADDRESS[3] = 1;
 8007f7a:	70f3      	strb	r3, [r6, #3]
  GATEWAY_ADDRESS[2] = 1;
 8007f7c:	70a3      	strb	r3, [r4, #2]
  GATEWAY_ADDRESS[3] = 1;
 8007f7e:	70e3      	strb	r3, [r4, #3]
  NETMASK_ADDRESS[3] = 0;
 8007f80:	f885 8003 	strb.w	r8, [r5, #3]
  tcpip_init( NULL, NULL );
 8007f84:	f003 fe02 	bl	800bb8c <tcpip_init>
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007f88:	f8d6 e000 	ldr.w	lr, [r6]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007f8c:	f8d5 c000 	ldr.w	ip, [r5]
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007f90:	4a21      	ldr	r2, [pc, #132]	; (8008018 <MX_LWIP_Init+0xd0>)
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007f92:	4b22      	ldr	r3, [pc, #136]	; (800801c <MX_LWIP_Init+0xd4>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007f94:	4d22      	ldr	r5, [pc, #136]	; (8008020 <MX_LWIP_Init+0xd8>)
 8007f96:	4611      	mov	r1, r2
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007f98:	6826      	ldr	r6, [r4, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007f9a:	4f22      	ldr	r7, [pc, #136]	; (8008024 <MX_LWIP_Init+0xdc>)
 8007f9c:	f8cd 8000 	str.w	r8, [sp]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007fa0:	4c21      	ldr	r4, [pc, #132]	; (8008028 <MX_LWIP_Init+0xe0>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007fa2:	4638      	mov	r0, r7
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007fa4:	f8c2 e000 	str.w	lr, [r2]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007fa8:	461a      	mov	r2, r3
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007faa:	f8c3 c000 	str.w	ip, [r3]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007fae:	4623      	mov	r3, r4
 8007fb0:	9502      	str	r5, [sp, #8]
 8007fb2:	4d1e      	ldr	r5, [pc, #120]	; (800802c <MX_LWIP_Init+0xe4>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007fb4:	6026      	str	r6, [r4, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007fb6:	9501      	str	r5, [sp, #4]
 8007fb8:	f004 fc90 	bl	800c8dc <netif_add>
  netif_set_default(&gnetif);
 8007fbc:	4638      	mov	r0, r7
 8007fbe:	f004 fd37 	bl	800ca30 <netif_set_default>
  if (netif_is_link_up(&gnetif))
 8007fc2:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
    netif_set_up(&gnetif);
 8007fc6:	4638      	mov	r0, r7
  if (netif_is_link_up(&gnetif))
 8007fc8:	075b      	lsls	r3, r3, #29
 8007fca:	d41c      	bmi.n	8008006 <MX_LWIP_Init+0xbe>
    netif_set_down(&gnetif);
 8007fcc:	f004 fd62 	bl	800ca94 <netif_set_down>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007fd0:	4c17      	ldr	r4, [pc, #92]	; (8008030 <MX_LWIP_Init+0xe8>)
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8007fd2:	f44f 6680 	mov.w	r6, #1024	; 0x400
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8007fd6:	4917      	ldr	r1, [pc, #92]	; (8008034 <MX_LWIP_Init+0xec>)
  attributes.priority = osPriorityBelowNormal;
 8007fd8:	2510      	movs	r5, #16
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8007fda:	4812      	ldr	r0, [pc, #72]	; (8008024 <MX_LWIP_Init+0xdc>)
 8007fdc:	f004 fdca 	bl	800cb74 <netif_set_link_callback>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	2220      	movs	r2, #32
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	f00b fdb1 	bl	8013b4c <memset>
  attributes.name = "EthLink";
 8007fea:	1f23      	subs	r3, r4, #4
 8007fec:	4912      	ldr	r1, [pc, #72]	; (8008038 <MX_LWIP_Init+0xf0>)
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8007fee:	461a      	mov	r2, r3
 8007ff0:	4812      	ldr	r0, [pc, #72]	; (800803c <MX_LWIP_Init+0xf4>)
  attributes.name = "EthLink";
 8007ff2:	f844 1c04 	str.w	r1, [r4, #-4]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8007ff6:	490b      	ldr	r1, [pc, #44]	; (8008024 <MX_LWIP_Init+0xdc>)
  attributes.priority = osPriorityBelowNormal;
 8007ff8:	e9c4 6504 	strd	r6, r5, [r4, #16]
}
 8007ffc:	b004      	add	sp, #16
 8007ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8008002:	f001 b9d1 	b.w	80093a8 <osThreadNew>
    netif_set_up(&gnetif);
 8008006:	f004 fd19 	bl	800ca3c <netif_set_up>
 800800a:	e7e1      	b.n	8007fd0 <MX_LWIP_Init+0x88>
 800800c:	24014718 	.word	0x24014718
 8008010:	2401471c 	.word	0x2401471c
 8008014:	24014680 	.word	0x24014680
 8008018:	24014714 	.word	0x24014714
 800801c:	24014720 	.word	0x24014720
 8008020:	0800bb0d 	.word	0x0800bb0d
 8008024:	240146a8 	.word	0x240146a8
 8008028:	24014724 	.word	0x24014724
 800802c:	08008341 	.word	0x08008341
 8008030:	24014688 	.word	0x24014688
 8008034:	08007f45 	.word	0x08007f45
 8008038:	08014ab0 	.word	0x08014ab0
 800803c:	08008521 	.word	0x08008521

08008040 <ETH_PHY_IO_DeInit>:
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
  return 0;
}
 8008040:	2000      	movs	r0, #0
 8008042:	4770      	bx	lr

08008044 <low_level_output>:
{
 8008044:	b570      	push	{r4, r5, r6, lr}
 8008046:	b08c      	sub	sp, #48	; 0x30
 8008048:	460c      	mov	r4, r1
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800804a:	2230      	movs	r2, #48	; 0x30
 800804c:	2100      	movs	r1, #0
 800804e:	4668      	mov	r0, sp
 8008050:	f00b fd7c 	bl	8013b4c <memset>
  for(q = p; q != NULL; q = q->next)
 8008054:	b1fc      	cbz	r4, 8008096 <low_level_output+0x52>
    Txbuffer[i].len = q->len;
 8008056:	4623      	mov	r3, r4
    Txbuffer[i].buffer = q->payload;
 8008058:	6862      	ldr	r2, [r4, #4]
    Txbuffer[i].len = q->len;
 800805a:	8960      	ldrh	r0, [r4, #10]
 800805c:	4669      	mov	r1, sp
    if(q->next == NULL)
 800805e:	681b      	ldr	r3, [r3, #0]
    Txbuffer[i].buffer = q->payload;
 8008060:	9200      	str	r2, [sp, #0]
  uint32_t i=0;
 8008062:	2200      	movs	r2, #0
    Txbuffer[i].len = q->len;
 8008064:	9001      	str	r0, [sp, #4]
      Txbuffer[i-1].next = &Txbuffer[i];
 8008066:	f101 000c 	add.w	r0, r1, #12
    if(q->next == NULL)
 800806a:	b16b      	cbz	r3, 8008088 <low_level_output+0x44>
    i++;
 800806c:	3201      	adds	r2, #1
    if(i >= ETH_TX_DESC_CNT)
 800806e:	2a04      	cmp	r2, #4
 8008070:	d01e      	beq.n	80080b0 <low_level_output+0x6c>
    Txbuffer[i].buffer = q->payload;
 8008072:	685e      	ldr	r6, [r3, #4]
    Txbuffer[i].len = q->len;
 8008074:	895d      	ldrh	r5, [r3, #10]
      Txbuffer[i-1].next = &Txbuffer[i];
 8008076:	6088      	str	r0, [r1, #8]
    if(q->next == NULL)
 8008078:	681b      	ldr	r3, [r3, #0]
    Txbuffer[i].len = q->len;
 800807a:	e9c1 6503 	strd	r6, r5, [r1, #12]
 800807e:	4601      	mov	r1, r0
      Txbuffer[i-1].next = &Txbuffer[i];
 8008080:	f101 000c 	add.w	r0, r1, #12
    if(q->next == NULL)
 8008084:	2b00      	cmp	r3, #0
 8008086:	d1f1      	bne.n	800806c <low_level_output+0x28>
      Txbuffer[i].next = NULL;
 8008088:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800808c:	a90c      	add	r1, sp, #48	; 0x30
 800808e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8008092:	f842 3c28 	str.w	r3, [r2, #-40]
  TxConfig.Length =  p->tot_len;
 8008096:	4b08      	ldr	r3, [pc, #32]	; (80080b8 <low_level_output+0x74>)
  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8008098:	2214      	movs	r2, #20
  TxConfig.Length =  p->tot_len;
 800809a:	8924      	ldrh	r4, [r4, #8]
  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800809c:	4619      	mov	r1, r3
 800809e:	4807      	ldr	r0, [pc, #28]	; (80080bc <low_level_output+0x78>)
  TxConfig.Length =  p->tot_len;
 80080a0:	605c      	str	r4, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80080a2:	f8c3 d008 	str.w	sp, [r3, #8]
  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 80080a6:	f7fa fea7 	bl	8002df8 <HAL_ETH_Transmit>
  return errval;
 80080aa:	2000      	movs	r0, #0
}
 80080ac:	b00c      	add	sp, #48	; 0x30
 80080ae:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_IF;
 80080b0:	f06f 000b 	mvn.w	r0, #11
}
 80080b4:	b00c      	add	sp, #48	; 0x30
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	2401489c 	.word	0x2401489c
 80080bc:	24014814 	.word	0x24014814

080080c0 <pbuf_free_custom>:
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80080c0:	4601      	mov	r1, r0
 80080c2:	4801      	ldr	r0, [pc, #4]	; (80080c8 <pbuf_free_custom+0x8>)
 80080c4:	f004 bb4c 	b.w	800c760 <memp_free_pool>
 80080c8:	08014b2c 	.word	0x08014b2c

080080cc <ETH_PHY_IO_GetTick>:
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
  return HAL_GetTick();
 80080cc:	f7f9 bad8 	b.w	8001680 <HAL_GetTick>

080080d0 <ETH_PHY_IO_Init>:
{
 80080d0:	b508      	push	{r3, lr}
  HAL_ETH_SetMDIOClockRange(&heth);
 80080d2:	4802      	ldr	r0, [pc, #8]	; (80080dc <ETH_PHY_IO_Init+0xc>)
 80080d4:	f7fb fa0a 	bl	80034ec <HAL_ETH_SetMDIOClockRange>
}
 80080d8:	2000      	movs	r0, #0
 80080da:	bd08      	pop	{r3, pc}
 80080dc:	24014814 	.word	0x24014814

080080e0 <ETH_PHY_IO_ReadReg>:
{
 80080e0:	b508      	push	{r3, lr}
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80080e2:	4613      	mov	r3, r2
 80080e4:	460a      	mov	r2, r1
 80080e6:	4601      	mov	r1, r0
 80080e8:	4803      	ldr	r0, [pc, #12]	; (80080f8 <ETH_PHY_IO_ReadReg+0x18>)
 80080ea:	f7fb f8c1 	bl	8003270 <HAL_ETH_ReadPHYRegister>
 80080ee:	3000      	adds	r0, #0
 80080f0:	bf18      	it	ne
 80080f2:	2001      	movne	r0, #1
}
 80080f4:	4240      	negs	r0, r0
 80080f6:	bd08      	pop	{r3, pc}
 80080f8:	24014814 	.word	0x24014814

080080fc <ETH_PHY_IO_WriteReg>:
{
 80080fc:	b508      	push	{r3, lr}
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80080fe:	4613      	mov	r3, r2
 8008100:	460a      	mov	r2, r1
 8008102:	4601      	mov	r1, r0
 8008104:	4803      	ldr	r0, [pc, #12]	; (8008114 <ETH_PHY_IO_WriteReg+0x18>)
 8008106:	f7fb f8e1 	bl	80032cc <HAL_ETH_WritePHYRegister>
 800810a:	3000      	adds	r0, #0
 800810c:	bf18      	it	ne
 800810e:	2001      	movne	r0, #1
}
 8008110:	4240      	negs	r0, r0
 8008112:	bd08      	pop	{r3, pc}
 8008114:	24014814 	.word	0x24014814

08008118 <ethernetif_input>:
{
 8008118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811c:	b091      	sub	sp, #68	; 0x44
 800811e:	4606      	mov	r6, r0
 8008120:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 80081e8 <ethernetif_input+0xd0>
 8008124:	f10d 0a1c 	add.w	sl, sp, #28
 8008128:	f10d 0928 	add.w	r9, sp, #40	; 0x28
  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 800812c:	4d2b      	ldr	r5, [pc, #172]	; (80081dc <ethernetif_input+0xc4>)
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800812e:	4c2c      	ldr	r4, [pc, #176]	; (80081e0 <ethernetif_input+0xc8>)
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008130:	f04f 31ff 	mov.w	r1, #4294967295
 8008134:	f8db 0000 	ldr.w	r0, [fp]
 8008138:	f001 fa5c 	bl	80095f4 <osSemaphoreAcquire>
 800813c:	2800      	cmp	r0, #0
 800813e:	d1f7      	bne.n	8008130 <ethernetif_input+0x18>
    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 8008140:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80081ec <ethernetif_input+0xd4>
  uint32_t framelength = 0, i = 0;
 8008144:	2300      	movs	r3, #0
  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8008146:	2230      	movs	r2, #48	; 0x30
 8008148:	a804      	add	r0, sp, #16
 800814a:	4619      	mov	r1, r3
  uint32_t framelength = 0, i = 0;
 800814c:	9303      	str	r3, [sp, #12]
  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800814e:	f00b fcfd 	bl	8013b4c <memset>
    RxBuff[i].next=&RxBuff[i+1];
 8008152:	ab0d      	add	r3, sp, #52	; 0x34
  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 8008154:	a904      	add	r1, sp, #16
 8008156:	4628      	mov	r0, r5
    RxBuff[i].next=&RxBuff[i+1];
 8008158:	f8cd a018 	str.w	sl, [sp, #24]
 800815c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008160:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 8008162:	f7fa ff27 	bl	8002fb4 <HAL_ETH_GetRxDataBuffer>
 8008166:	2800      	cmp	r0, #0
 8008168:	d1e2      	bne.n	8008130 <ethernetif_input+0x18>
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800816a:	a903      	add	r1, sp, #12
 800816c:	4628      	mov	r0, r5
 800816e:	f7fa ff71 	bl	8003054 <HAL_ETH_GetRxDataLength>
    HAL_ETH_BuildRxDescriptors(&heth);
 8008172:	4628      	mov	r0, r5
 8008174:	f7fa ff8a 	bl	800308c <HAL_ETH_BuildRxDescriptors>
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
 8008178:	9903      	ldr	r1, [sp, #12]
    if ( dsize > 0 ) { 
 800817a:	2900      	cmp	r1, #0
 800817c:	dd0f      	ble.n	800819e <ethernetif_input+0x86>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800817e:	9a04      	ldr	r2, [sp, #16]
 8008180:	f002 031f 	and.w	r3, r2, #31
 8008184:	440b      	add	r3, r1
  __ASM volatile ("dsb 0xF":::"memory");
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	3b20      	subs	r3, #32
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800818c:	f8c4 225c 	str.w	r2, [r4, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8008190:	3220      	adds	r2, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8008192:	2b00      	cmp	r3, #0
 8008194:	dcf9      	bgt.n	800818a <ethernetif_input+0x72>
 8008196:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800819a:	f3bf 8f6f 	isb	sy
    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800819e:	4640      	mov	r0, r8
 80081a0:	f004 faa8 	bl	800c6f4 <memp_malloc_pool>
    if(custom_pbuf != NULL)
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d0c3      	beq.n	8008130 <ethernetif_input+0x18>
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 80081a8:	f8bd 700c 	ldrh.w	r7, [sp, #12]
 80081ac:	4603      	mov	r3, r0
      custom_pbuf->custom_free_function = pbuf_free_custom;
 80081ae:	490d      	ldr	r1, [pc, #52]	; (80081e4 <ethernetif_input+0xcc>)
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 80081b0:	2241      	movs	r2, #65	; 0x41
      custom_pbuf->custom_free_function = pbuf_free_custom;
 80081b2:	6101      	str	r1, [r0, #16]
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 80081b4:	4639      	mov	r1, r7
 80081b6:	9701      	str	r7, [sp, #4]
 80081b8:	2000      	movs	r0, #0
 80081ba:	9f04      	ldr	r7, [sp, #16]
 80081bc:	9700      	str	r7, [sp, #0]
 80081be:	f004 fd6b 	bl	800cc98 <pbuf_alloced_custom>
        if (p != NULL)
 80081c2:	4607      	mov	r7, r0
 80081c4:	2800      	cmp	r0, #0
 80081c6:	d0b3      	beq.n	8008130 <ethernetif_input+0x18>
          if (netif->input( p, netif) != ERR_OK )
 80081c8:	6933      	ldr	r3, [r6, #16]
 80081ca:	4631      	mov	r1, r6
 80081cc:	4798      	blx	r3
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d0b8      	beq.n	8008144 <ethernetif_input+0x2c>
            pbuf_free(p);
 80081d2:	4638      	mov	r0, r7
 80081d4:	f004 fdbc 	bl	800cd50 <pbuf_free>
 80081d8:	e7b2      	b.n	8008140 <ethernetif_input+0x28>
 80081da:	bf00      	nop
 80081dc:	24014814 	.word	0x24014814
 80081e0:	e000ed00 	.word	0xe000ed00
 80081e4:	080080c1 	.word	0x080080c1
 80081e8:	2400022c 	.word	0x2400022c
 80081ec:	08014b2c 	.word	0x08014b2c

080081f0 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 80081f0:	6802      	ldr	r2, [r0, #0]
 80081f2:	4b4a      	ldr	r3, [pc, #296]	; (800831c <HAL_ETH_MspInit+0x12c>)
{
 80081f4:	b570      	push	{r4, r5, r6, lr}
  if(ethHandle->Instance==ETH)
 80081f6:	429a      	cmp	r2, r3
{
 80081f8:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081fa:	f04f 0400 	mov.w	r4, #0
 80081fe:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8008202:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8008206:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 8008208:	d001      	beq.n	800820e <HAL_ETH_MspInit+0x1e>
}
 800820a:	b00c      	add	sp, #48	; 0x30
 800820c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800820e:	4b44      	ldr	r3, [pc, #272]	; (8008320 <HAL_ETH_MspInit+0x130>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008210:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8008212:	2032      	movs	r0, #50	; 0x32
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008214:	250b      	movs	r5, #11
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8008216:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800821a:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800821c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008220:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8008224:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8008228:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800822c:	9200      	str	r2, [sp, #0]
 800822e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8008230:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8008234:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008238:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800823c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8008240:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8008244:	9201      	str	r2, [sp, #4]
 8008246:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8008248:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800824c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008250:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8008254:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8008258:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800825c:	9202      	str	r2, [sp, #8]
 800825e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008260:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8008264:	f042 0204 	orr.w	r2, r2, #4
 8008268:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800826c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8008270:	f002 0204 	and.w	r2, r2, #4
 8008274:	9203      	str	r2, [sp, #12]
 8008276:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008278:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800827c:	f042 0201 	orr.w	r2, r2, #1
 8008280:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8008284:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8008288:	f002 0201 	and.w	r2, r2, #1
 800828c:	9204      	str	r2, [sp, #16]
 800828e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008290:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8008294:	4332      	orrs	r2, r6
 8008296:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800829a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800829e:	4032      	ands	r2, r6
 80082a0:	9205      	str	r2, [sp, #20]
 80082a2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80082a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80082a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082ac:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80082b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80082b4:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80082b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80082ba:	481a      	ldr	r0, [pc, #104]	; (8008324 <HAL_ETH_MspInit+0x134>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082bc:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80082be:	9306      	str	r3, [sp, #24]
 80082c0:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80082c2:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80082c4:	f7fb fa82 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80082c8:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082ca:	a907      	add	r1, sp, #28
 80082cc:	4816      	ldr	r0, [pc, #88]	; (8008328 <HAL_ETH_MspInit+0x138>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80082ce:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082d0:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80082d2:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082d4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082d8:	f7fb fa78 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80082dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80082e0:	a907      	add	r1, sp, #28
 80082e2:	4812      	ldr	r0, [pc, #72]	; (800832c <HAL_ETH_MspInit+0x13c>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80082e4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082e6:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80082e8:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082ea:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80082ee:	f7fb fa6d 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80082f2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80082f6:	a907      	add	r1, sp, #28
 80082f8:	480d      	ldr	r0, [pc, #52]	; (8008330 <HAL_ETH_MspInit+0x140>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80082fa:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082fc:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80082fe:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008300:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008304:	f7fb fa62 	bl	80037cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8008308:	4622      	mov	r2, r4
 800830a:	2105      	movs	r1, #5
 800830c:	203d      	movs	r0, #61	; 0x3d
 800830e:	f7f9 f9f3 	bl	80016f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008312:	203d      	movs	r0, #61	; 0x3d
 8008314:	f7f9 fa26 	bl	8001764 <HAL_NVIC_EnableIRQ>
}
 8008318:	b00c      	add	sp, #48	; 0x30
 800831a:	bd70      	pop	{r4, r5, r6, pc}
 800831c:	40028000 	.word	0x40028000
 8008320:	58024400 	.word	0x58024400
 8008324:	58020800 	.word	0x58020800
 8008328:	58020000 	.word	0x58020000
 800832c:	58020400 	.word	0x58020400
 8008330:	58021800 	.word	0x58021800

08008334 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(RxPktSemaphore);
 8008334:	4b01      	ldr	r3, [pc, #4]	; (800833c <HAL_ETH_RxCpltCallback+0x8>)
 8008336:	6818      	ldr	r0, [r3, #0]
 8008338:	f001 b990 	b.w	800965c <osSemaphoreRelease>
 800833c:	2400022c 	.word	0x2400022c

08008340 <ethernetif_init>:
{
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008344:	4605      	mov	r5, r0
{
 8008346:	b0a4      	sub	sp, #144	; 0x90
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008348:	2800      	cmp	r0, #0
 800834a:	f000 80b6 	beq.w	80084ba <ethernetif_init+0x17a>
  heth.Instance = ETH;
 800834e:	4e5f      	ldr	r6, [pc, #380]	; (80084cc <ethernetif_init+0x18c>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8008350:	2101      	movs	r1, #1
  heth.Instance = ETH;
 8008352:	4b5f      	ldr	r3, [pc, #380]	; (80084d0 <ethernetif_init+0x190>)
  netif->name[0] = IFNAME0;
 8008354:	f247 4073 	movw	r0, #29811	; 0x7473
  netif->output = etharp_output;
 8008358:	4f5e      	ldr	r7, [pc, #376]	; (80084d4 <ethernetif_init+0x194>)
  heth.Init.RxBuffLen = 1524;
 800835a:	f240 52f4 	movw	r2, #1524	; 0x5f4
  heth.Instance = ETH;
 800835e:	6033      	str	r3, [r6, #0]
  MACAddr[3] = 0x00;
 8008360:	f04f 0a00 	mov.w	sl, #0
  heth.Init.TxDesc = DMATxDscrTab;
 8008364:	4b5c      	ldr	r3, [pc, #368]	; (80084d8 <ethernetif_init+0x198>)
  netif->linkoutput = low_level_output;
 8008366:	4c5d      	ldr	r4, [pc, #372]	; (80084dc <ethernetif_init+0x19c>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8008368:	7231      	strb	r1, [r6, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800836a:	60f3      	str	r3, [r6, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800836c:	495c      	ldr	r1, [pc, #368]	; (80084e0 <ethernetif_init+0x1a0>)
  MACAddr[0] = 0x00;
 800836e:	4b5d      	ldr	r3, [pc, #372]	; (80084e4 <ethernetif_init+0x1a4>)
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8008370:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 8008518 <ethernetif_init+0x1d8>
  netif->output = etharp_output;
 8008374:	616f      	str	r7, [r5, #20]
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 8008376:	4637      	mov	r7, r6
  netif->name[0] = IFNAME0;
 8008378:	8668      	strh	r0, [r5, #50]	; 0x32
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800837a:	4630      	mov	r0, r6
  netif->linkoutput = low_level_output;
 800837c:	61ac      	str	r4, [r5, #24]
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800837e:	4654      	mov	r4, sl
  heth.Init.RxDesc = DMARxDscrTab;
 8008380:	6131      	str	r1, [r6, #16]
  heth.Init.RxBuffLen = 1524;
 8008382:	6172      	str	r2, [r6, #20]
  MACAddr[0] = 0x00;
 8008384:	9300      	str	r3, [sp, #0]
  heth.Init.MACAddr = &MACAddr[0];
 8008386:	f8c6 d004 	str.w	sp, [r6, #4]
  MACAddr[3] = 0x00;
 800838a:	f8ad a004 	strh.w	sl, [sp, #4]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800838e:	f7fb f8ef 	bl	8003570 <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8008392:	4651      	mov	r1, sl
 8008394:	2230      	movs	r2, #48	; 0x30
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008396:	4680      	mov	r8, r0
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8008398:	4648      	mov	r0, r9
 800839a:	f00b fbd7 	bl	8013b4c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800839e:	2221      	movs	r2, #33	; 0x21
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80083a0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  LWIP_MEMPOOL_INIT(RX_POOL);
 80083a4:	4850      	ldr	r0, [pc, #320]	; (80084e8 <ethernetif_init+0x1a8>)
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80083a6:	f849 2c04 	str.w	r2, [r9, #-4]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80083aa:	f8c9 3010 	str.w	r3, [r9, #16]
  LWIP_MEMPOOL_INIT(RX_POOL);
 80083ae:	f004 f94f 	bl	800c650 <memp_init_pool>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80083b2:	6873      	ldr	r3, [r6, #4]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80083b4:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80083b6:	f895 2031 	ldrb.w	r2, [r5, #49]	; 0x31
  netif->mtu = ETH_MAX_PAYLOAD;
 80083ba:	f240 51dc 	movw	r1, #1500	; 0x5dc
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80083be:	f885 0030 	strb.w	r0, [r5, #48]	; 0x30
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80083c2:	7818      	ldrb	r0, [r3, #0]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80083c4:	f042 020a 	orr.w	r2, r2, #10
 80083c8:	4e48      	ldr	r6, [pc, #288]	; (80084ec <ethernetif_init+0x1ac>)
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80083ca:	f885 002a 	strb.w	r0, [r5, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80083ce:	7858      	ldrb	r0, [r3, #1]
 80083d0:	f885 002b 	strb.w	r0, [r5, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80083d4:	7898      	ldrb	r0, [r3, #2]
 80083d6:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80083da:	78d8      	ldrb	r0, [r3, #3]
 80083dc:	f885 002d 	strb.w	r0, [r5, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80083e0:	7918      	ldrb	r0, [r3, #4]
 80083e2:	f885 002e 	strb.w	r0, [r5, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80083e6:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80083e8:	f885 2031 	strb.w	r2, [r5, #49]	; 0x31
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80083ec:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
  netif->mtu = ETH_MAX_PAYLOAD;
 80083f0:	8529      	strh	r1, [r5, #40]	; 0x28
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 80083f2:	4621      	mov	r1, r4
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 80083f4:	3401      	adds	r4, #1
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 80083f6:	4632      	mov	r2, r6
 80083f8:	2300      	movs	r3, #0
 80083fa:	4638      	mov	r0, r7
 80083fc:	f206 56f4 	addw	r6, r6, #1524	; 0x5f4
 8008400:	f7fa fc56 	bl	8002cb0 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8008404:	2c04      	cmp	r4, #4
 8008406:	d1f4      	bne.n	80083f2 <ethernetif_init+0xb2>
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8008408:	2101      	movs	r1, #1
 800840a:	2200      	movs	r2, #0
 800840c:	4608      	mov	r0, r1
 800840e:	f001 f89f 	bl	8009550 <osSemaphoreNew>
 8008412:	4b37      	ldr	r3, [pc, #220]	; (80084f0 <ethernetif_init+0x1b0>)
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8008414:	2220      	movs	r2, #32
 8008416:	2100      	movs	r1, #0
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8008418:	6018      	str	r0, [r3, #0]
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800841a:	a803      	add	r0, sp, #12
 800841c:	f00b fb96 	bl	8013b4c <memset>
  attributes.name = "EthIf";
 8008420:	4934      	ldr	r1, [pc, #208]	; (80084f4 <ethernetif_init+0x1b4>)
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8008422:	f44f 70af 	mov.w	r0, #350	; 0x15e
  attributes.priority = osPriorityRealtime;
 8008426:	2330      	movs	r3, #48	; 0x30
  osThreadNew(ethernetif_input, netif, &attributes);
 8008428:	aa02      	add	r2, sp, #8
  attributes.name = "EthIf";
 800842a:	9102      	str	r1, [sp, #8]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800842c:	9007      	str	r0, [sp, #28]
  osThreadNew(ethernetif_input, netif, &attributes);
 800842e:	4629      	mov	r1, r5
 8008430:	4831      	ldr	r0, [pc, #196]	; (80084f8 <ethernetif_init+0x1b8>)
  attributes.priority = osPriorityRealtime;
 8008432:	9308      	str	r3, [sp, #32]
  osThreadNew(ethernetif_input, netif, &attributes);
 8008434:	f000 ffb8 	bl	80093a8 <osThreadNew>
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8008438:	4930      	ldr	r1, [pc, #192]	; (80084fc <ethernetif_init+0x1bc>)
 800843a:	4831      	ldr	r0, [pc, #196]	; (8008500 <ethernetif_init+0x1c0>)
 800843c:	f7f9 f812 	bl	8001464 <LAN8742_RegisterBusIO>
  LAN8742_Init(&LAN8742);
 8008440:	482f      	ldr	r0, [pc, #188]	; (8008500 <ethernetif_init+0x1c0>)
 8008442:	f7f9 f829 	bl	8001498 <LAN8742_Init>
  if (hal_eth_init_status == HAL_OK)
 8008446:	f1b8 0f00 	cmp.w	r8, #0
 800844a:	d124      	bne.n	8008496 <ethernetif_init+0x156>
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800844c:	482c      	ldr	r0, [pc, #176]	; (8008500 <ethernetif_init+0x1c0>)
 800844e:	f7f9 f887 	bl	8001560 <LAN8742_GetLinkState>
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8008452:	2801      	cmp	r0, #1
 8008454:	dd2a      	ble.n	80084ac <ethernetif_init+0x16c>
 8008456:	3803      	subs	r0, #3
 8008458:	2802      	cmp	r0, #2
 800845a:	d822      	bhi.n	80084a2 <ethernetif_init+0x162>
 800845c:	4a29      	ldr	r2, [pc, #164]	; (8008504 <ethernetif_init+0x1c4>)
 800845e:	4b2a      	ldr	r3, [pc, #168]	; (8008508 <ethernetif_init+0x1c8>)
 8008460:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8008464:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008468:	a90b      	add	r1, sp, #44	; 0x2c
 800846a:	4818      	ldr	r0, [pc, #96]	; (80084cc <ethernetif_init+0x18c>)
 800846c:	f7fa ff60 	bl	8003330 <HAL_ETH_GetMACConfig>
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008470:	a90b      	add	r1, sp, #44	; 0x2c
 8008472:	4816      	ldr	r0, [pc, #88]	; (80084cc <ethernetif_init+0x18c>)
    MACConf.Speed = speed;
 8008474:	e9cd 4610 	strd	r4, r6, [sp, #64]	; 0x40
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008478:	f7fb f82a 	bl	80034d0 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800847c:	4813      	ldr	r0, [pc, #76]	; (80084cc <ethernetif_init+0x18c>)
 800847e:	f7fa fc35 	bl	8002cec <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8008482:	4628      	mov	r0, r5
 8008484:	f004 fada 	bl	800ca3c <netif_set_up>
    netif_set_link_up(netif);
 8008488:	4628      	mov	r0, r5
 800848a:	f004 fb35 	bl	800caf8 <netif_set_link_up>
}
 800848e:	2000      	movs	r0, #0
 8008490:	b024      	add	sp, #144	; 0x90
 8008492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    Error_Handler();
 8008496:	f7f8 fc3d 	bl	8000d14 <Error_Handler>
}
 800849a:	2000      	movs	r0, #0
 800849c:	b024      	add	sp, #144	; 0x90
 800849e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      switch (PHYLinkState)
 80084a2:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 80084a6:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 80084aa:	e7dd      	b.n	8008468 <ethernetif_init+0x128>
      netif_set_link_down(netif);
 80084ac:	4628      	mov	r0, r5
 80084ae:	f004 fb47 	bl	800cb40 <netif_set_link_down>
      netif_set_down(netif);
 80084b2:	4628      	mov	r0, r5
 80084b4:	f004 faee 	bl	800ca94 <netif_set_down>
 80084b8:	e7ef      	b.n	800849a <ethernetif_init+0x15a>
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80084ba:	4b14      	ldr	r3, [pc, #80]	; (800850c <ethernetif_init+0x1cc>)
 80084bc:	f240 224d 	movw	r2, #589	; 0x24d
 80084c0:	4913      	ldr	r1, [pc, #76]	; (8008510 <ethernetif_init+0x1d0>)
 80084c2:	4814      	ldr	r0, [pc, #80]	; (8008514 <ethernetif_init+0x1d4>)
 80084c4:	f00b fbf2 	bl	8013cac <iprintf>
 80084c8:	e741      	b.n	800834e <ethernetif_init+0xe>
 80084ca:	bf00      	nop
 80084cc:	24014814 	.word	0x24014814
 80084d0:	40028000 	.word	0x40028000
 80084d4:	08011ef5 	.word	0x08011ef5
 80084d8:	30040060 	.word	0x30040060
 80084dc:	08008045 	.word	0x08008045
 80084e0:	30040000 	.word	0x30040000
 80084e4:	00e18000 	.word	0x00e18000
 80084e8:	08014b2c 	.word	0x08014b2c
 80084ec:	30040200 	.word	0x30040200
 80084f0:	2400022c 	.word	0x2400022c
 80084f4:	08014b24 	.word	0x08014b24
 80084f8:	08008119 	.word	0x08008119
 80084fc:	24000010 	.word	0x24000010
 8008500:	240147f4 	.word	0x240147f4
 8008504:	08014ab8 	.word	0x08014ab8
 8008508:	08014ac4 	.word	0x08014ac4
 800850c:	08014ad0 	.word	0x08014ad0
 8008510:	08014aec 	.word	0x08014aec
 8008514:	08014afc 	.word	0x08014afc
 8008518:	240148a0 	.word	0x240148a0

0800851c <sys_now>:
 800851c:	f7f9 b8b0 	b.w	8001680 <HAL_GetTick>

08008520 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @param  argument: netif
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8008520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 8008524:	2600      	movs	r6, #0
{
 8008526:	b09b      	sub	sp, #108	; 0x6c
 8008528:	4604      	mov	r4, r0

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800852a:	4d29      	ldr	r5, [pc, #164]	; (80085d0 <ethernet_link_thread+0xb0>)
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800852c:	46b0      	mov	r8, r6
 800852e:	46b1      	mov	r9, r6
    }

    if(linkchanged)
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008530:	4f28      	ldr	r7, [pc, #160]	; (80085d4 <ethernet_link_thread+0xb4>)
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008532:	4628      	mov	r0, r5
 8008534:	f7f9 f814 	bl	8001560 <LAN8742_GetLinkState>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8008538:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 800853c:	0893      	lsrs	r3, r2, #2
 800853e:	07d9      	lsls	r1, r3, #31
 8008540:	d533      	bpl.n	80085aa <ethernet_link_thread+0x8a>
 8008542:	2801      	cmp	r0, #1
 8008544:	dd36      	ble.n	80085b4 <ethernet_link_thread+0x94>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8008546:	0753      	lsls	r3, r2, #29
 8008548:	d41f      	bmi.n	800858a <ethernet_link_thread+0x6a>
    switch (PHYLinkState)
 800854a:	3802      	subs	r0, #2
 800854c:	2803      	cmp	r0, #3
 800854e:	d83b      	bhi.n	80085c8 <ethernet_link_thread+0xa8>
 8008550:	e8df f000 	tbb	[pc, r0]
 8008554:	1f222702 	.word	0x1f222702
      duplex = ETH_FULLDUPLEX_MODE;
 8008558:	f44f 5600 	mov.w	r6, #8192	; 0x2000
      speed = ETH_SPEED_100M;
 800855c:	f44f 4880 	mov.w	r8, #16384	; 0x4000
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008560:	a901      	add	r1, sp, #4
 8008562:	4638      	mov	r0, r7
 8008564:	f7fa fee4 	bl	8003330 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
      MACConf.Speed = speed;
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008568:	a901      	add	r1, sp, #4
 800856a:	4638      	mov	r0, r7

      HAL_ETH_Start_IT(&heth);
      netif_set_up(netif);
      netif_set_link_up(netif);
 800856c:	f04f 0901 	mov.w	r9, #1
      MACConf.Speed = speed;
 8008570:	e9cd 8606 	strd	r8, r6, [sp, #24]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008574:	f7fa ffac 	bl	80034d0 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8008578:	4638      	mov	r0, r7
 800857a:	f7fa fbb7 	bl	8002cec <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800857e:	4620      	mov	r0, r4
 8008580:	f004 fa5c 	bl	800ca3c <netif_set_up>
      netif_set_link_up(netif);
 8008584:	4620      	mov	r0, r4
 8008586:	f004 fab7 	bl	800caf8 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800858a:	2064      	movs	r0, #100	; 0x64
 800858c:	f000 ff50 	bl	8009430 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008590:	e7cf      	b.n	8008532 <ethernet_link_thread+0x12>
      duplex = ETH_HALFDUPLEX_MODE;
 8008592:	2600      	movs	r6, #0
      speed = ETH_SPEED_10M;
 8008594:	46b0      	mov	r8, r6
 8008596:	e7e3      	b.n	8008560 <ethernet_link_thread+0x40>
      duplex = ETH_FULLDUPLEX_MODE;
 8008598:	f44f 5600 	mov.w	r6, #8192	; 0x2000
      speed = ETH_SPEED_10M;
 800859c:	f04f 0800 	mov.w	r8, #0
 80085a0:	e7de      	b.n	8008560 <ethernet_link_thread+0x40>
      duplex = ETH_HALFDUPLEX_MODE;
 80085a2:	2600      	movs	r6, #0
      speed = ETH_SPEED_100M;
 80085a4:	f44f 4880 	mov.w	r8, #16384	; 0x4000
 80085a8:	e7da      	b.n	8008560 <ethernet_link_thread+0x40>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80085aa:	07da      	lsls	r2, r3, #31
 80085ac:	d4ed      	bmi.n	800858a <ethernet_link_thread+0x6a>
 80085ae:	2801      	cmp	r0, #1
 80085b0:	ddeb      	ble.n	800858a <ethernet_link_thread+0x6a>
 80085b2:	e7ca      	b.n	800854a <ethernet_link_thread+0x2a>
    HAL_ETH_Stop_IT(&heth);
 80085b4:	4638      	mov	r0, r7
 80085b6:	f7fa fbdf 	bl	8002d78 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80085ba:	4620      	mov	r0, r4
 80085bc:	f004 fa6a 	bl	800ca94 <netif_set_down>
    netif_set_link_down(netif);
 80085c0:	4620      	mov	r0, r4
 80085c2:	f004 fabd 	bl	800cb40 <netif_set_link_down>
 80085c6:	e7e0      	b.n	800858a <ethernet_link_thread+0x6a>
    if(linkchanged)
 80085c8:	f1b9 0f00 	cmp.w	r9, #0
 80085cc:	d0dd      	beq.n	800858a <ethernet_link_thread+0x6a>
 80085ce:	e7c7      	b.n	8008560 <ethernet_link_thread+0x40>
 80085d0:	240147f4 	.word	0x240147f4
 80085d4:	24014814 	.word	0x24014814

080085d8 <MX_MBEDTLS_Init>:

/* USER CODE END 2 */

/* MBEDTLS init function */
void MX_MBEDTLS_Init(void)
{
 80085d8:	b508      	push	{r3, lr}
   /**
  */
  mbedtls_ssl_init(&ssl);
 80085da:	4808      	ldr	r0, [pc, #32]	; (80085fc <MX_MBEDTLS_Init+0x24>)
 80085dc:	f00a fff4 	bl	80135c8 <mbedtls_ssl_init>
  mbedtls_ssl_config_init(&conf);
 80085e0:	4807      	ldr	r0, [pc, #28]	; (8008600 <MX_MBEDTLS_Init+0x28>)
 80085e2:	f00a fff7 	bl	80135d4 <mbedtls_ssl_config_init>
  mbedtls_x509_crt_init(&cert);
 80085e6:	4807      	ldr	r0, [pc, #28]	; (8008604 <MX_MBEDTLS_Init+0x2c>)
 80085e8:	f00a fff8 	bl	80135dc <mbedtls_x509_crt_init>
  mbedtls_ctr_drbg_init(&ctr_drbg);
 80085ec:	4806      	ldr	r0, [pc, #24]	; (8008608 <MX_MBEDTLS_Init+0x30>)
 80085ee:	f00a ffbb 	bl	8013568 <mbedtls_ctr_drbg_init>
  mbedtls_entropy_init( &entropy );
 80085f2:	4806      	ldr	r0, [pc, #24]	; (800860c <MX_MBEDTLS_Init+0x34>)
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */

}
 80085f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mbedtls_entropy_init( &entropy );
 80085f8:	f00a bfbc 	b.w	8013574 <mbedtls_entropy_init>
 80085fc:	24014d50 	.word	0x24014d50
 8008600:	24014a04 	.word	0x24014a04
 8008604:	240148d0 	.word	0x240148d0
 8008608:	24014e68 	.word	0x24014e68
 800860c:	24014ad8 	.word	0x24014ad8

08008610 <mbedtls_hardware_poll>:
int mbedtls_hardware_poll( void *Data, unsigned char *Output, size_t Len, size_t *oLen )
{
  uint32_t index;
  uint32_t randomValue;

  for (index = 0; index < Len/4; index++)
 8008610:	0892      	lsrs	r2, r2, #2
 8008612:	d023      	beq.n	800865c <mbedtls_hardware_poll+0x4c>
{
 8008614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008618:	461f      	mov	r7, r3
 800861a:	b082      	sub	sp, #8
 800861c:	460c      	mov	r4, r1
  {
    if (HAL_RNG_GenerateRandomNumber(&hrng, &randomValue) == HAL_OK)
 800861e:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8008660 <mbedtls_hardware_poll+0x50>
 8008622:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8008626:	e009      	b.n	800863c <mbedtls_hardware_poll+0x2c>
    {
      *oLen += 4;
 8008628:	683d      	ldr	r5, [r7, #0]
      memset(&(Output[index * 4]), (int)randomValue, 4);
 800862a:	4620      	mov	r0, r4
 800862c:	3404      	adds	r4, #4
 800862e:	9901      	ldr	r1, [sp, #4]
      *oLen += 4;
 8008630:	4415      	add	r5, r2
 8008632:	603d      	str	r5, [r7, #0]
      memset(&(Output[index * 4]), (int)randomValue, 4);
 8008634:	f00b fa8a 	bl	8013b4c <memset>
  for (index = 0; index < Len/4; index++)
 8008638:	42b4      	cmp	r4, r6
 800863a:	d00b      	beq.n	8008654 <mbedtls_hardware_poll+0x44>
    if (HAL_RNG_GenerateRandomNumber(&hrng, &randomValue) == HAL_OK)
 800863c:	a901      	add	r1, sp, #4
 800863e:	4640      	mov	r0, r8
 8008640:	f7fd fdc4 	bl	80061cc <HAL_RNG_GenerateRandomNumber>
      memset(&(Output[index * 4]), (int)randomValue, 4);
 8008644:	2204      	movs	r2, #4
    if (HAL_RNG_GenerateRandomNumber(&hrng, &randomValue) == HAL_OK)
 8008646:	2800      	cmp	r0, #0
 8008648:	d0ee      	beq.n	8008628 <mbedtls_hardware_poll+0x18>
 800864a:	3404      	adds	r4, #4
    }
    else
    {
      Error_Handler();
 800864c:	f7f8 fb62 	bl	8000d14 <Error_Handler>
  for (index = 0; index < Len/4; index++)
 8008650:	42b4      	cmp	r4, r6
 8008652:	d1f3      	bne.n	800863c <mbedtls_hardware_poll+0x2c>
    }
  }

  return 0;
}
 8008654:	2000      	movs	r0, #0
 8008656:	b002      	add	sp, #8
 8008658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800865c:	2000      	movs	r0, #0
 800865e:	4770      	bx	lr
 8008660:	2401448c 	.word	0x2401448c

08008664 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008664:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008666:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800866a:	b194      	cbz	r4, 8008692 <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800866c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8008670:	b16b      	cbz	r3, 800868e <USBD_CDC_EP0_RxReady+0x2a>
 8008672:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8008676:	28ff      	cmp	r0, #255	; 0xff
 8008678:	d009      	beq.n	800868e <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	4621      	mov	r1, r4
 800867e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8008682:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8008684:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 8008686:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 8008688:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800868c:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800868e:	2000      	movs	r0, #0
}
 8008690:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8008692:	2003      	movs	r0, #3
}
 8008694:	bd10      	pop	{r4, pc}
 8008696:	bf00      	nop

08008698 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008698:	2343      	movs	r3, #67	; 0x43
 800869a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 800869c:	4800      	ldr	r0, [pc, #0]	; (80086a0 <USBD_CDC_GetFSCfgDesc+0x8>)
 800869e:	4770      	bx	lr
 80086a0:	2400005c 	.word	0x2400005c

080086a4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80086a4:	2343      	movs	r3, #67	; 0x43
 80086a6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 80086a8:	4800      	ldr	r0, [pc, #0]	; (80086ac <USBD_CDC_GetHSCfgDesc+0x8>)
 80086aa:	4770      	bx	lr
 80086ac:	240000a0 	.word	0x240000a0

080086b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80086b0:	2343      	movs	r3, #67	; 0x43
 80086b2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 80086b4:	4800      	ldr	r0, [pc, #0]	; (80086b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80086b6:	4770      	bx	lr
 80086b8:	240000f0 	.word	0x240000f0

080086bc <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80086bc:	230a      	movs	r3, #10
 80086be:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 80086c0:	4800      	ldr	r0, [pc, #0]	; (80086c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80086c2:	4770      	bx	lr
 80086c4:	240000e4 	.word	0x240000e4

080086c8 <USBD_CDC_DataOut>:
{
 80086c8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80086ca:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 80086ce:	b174      	cbz	r4, 80086ee <USBD_CDC_DataOut+0x26>
 80086d0:	4605      	mov	r5, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80086d2:	f00b f9eb 	bl	8013aac <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80086d6:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80086da:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80086de:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80086e8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80086ea:	2000      	movs	r0, #0
}
 80086ec:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 80086ee:	2003      	movs	r0, #3
}
 80086f0:	bd38      	pop	{r3, r4, r5, pc}
 80086f2:	bf00      	nop

080086f4 <USBD_CDC_DataIn>:
{
 80086f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 80086f6:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
 80086fa:	b355      	cbz	r5, 8008752 <USBD_CDC_DataIn+0x5e>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80086fc:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 8008700:	4603      	mov	r3, r0
 8008702:	460a      	mov	r2, r1
 8008704:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008708:	69b7      	ldr	r7, [r6, #24]
 800870a:	b96f      	cbnz	r7, 8008728 <USBD_CDC_DataIn+0x34>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800870c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
    hcdc->TxState = 0U;
 8008710:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008712:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 8008714:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008718:	b1eb      	cbz	r3, 8008756 <USBD_CDC_DataIn+0x62>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800871a:	f505 7104 	add.w	r1, r5, #528	; 0x210
 800871e:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 8008722:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8008724:	4620      	mov	r0, r4
}
 8008726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008728:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800872c:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 8008730:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 8008734:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 8008738:	fbb7 f4fc 	udiv	r4, r7, ip
 800873c:	fb0c 7414 	mls	r4, ip, r4, r7
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008740:	2c00      	cmp	r4, #0
 8008742:	d1e3      	bne.n	800870c <USBD_CDC_DataIn+0x18>
    pdev->ep_in[epnum].total_length = 0U;
 8008744:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008746:	4623      	mov	r3, r4
 8008748:	4622      	mov	r2, r4
 800874a:	f00b f993 	bl	8013a74 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800874e:	4620      	mov	r0, r4
}
 8008750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8008752:	2003      	movs	r0, #3
}
 8008754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (uint8_t)USBD_OK;
 8008756:	4618      	mov	r0, r3
}
 8008758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800875a:	bf00      	nop

0800875c <USBD_CDC_Setup>:
{
 800875c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t ifalt = 0U;
 800875e:	2600      	movs	r6, #0
{
 8008760:	b085      	sub	sp, #20
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008762:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8008766:	f88d 600d 	strb.w	r6, [sp, #13]
  uint16_t status_info = 0U;
 800876a:	f8ad 600e 	strh.w	r6, [sp, #14]
  if (hcdc == NULL)
 800876e:	2f00      	cmp	r7, #0
 8008770:	d050      	beq.n	8008814 <USBD_CDC_Setup+0xb8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008772:	780a      	ldrb	r2, [r1, #0]
 8008774:	4603      	mov	r3, r0
 8008776:	460c      	mov	r4, r1
 8008778:	f012 0560 	ands.w	r5, r2, #96	; 0x60
 800877c:	d01a      	beq.n	80087b4 <USBD_CDC_Setup+0x58>
 800877e:	2d20      	cmp	r5, #32
 8008780:	d111      	bne.n	80087a6 <USBD_CDC_Setup+0x4a>
      if (req->wLength != 0U)
 8008782:	88cd      	ldrh	r5, [r1, #6]
 8008784:	f891 c001 	ldrb.w	ip, [r1, #1]
 8008788:	2d00      	cmp	r5, #0
 800878a:	d14d      	bne.n	8008828 <USBD_CDC_Setup+0xcc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800878c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8008790:	462a      	mov	r2, r5
 8008792:	4660      	mov	r0, ip
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8008798:	4628      	mov	r0, r5
}
 800879a:	b005      	add	sp, #20
 800879c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800879e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80087a2:	2a03      	cmp	r2, #3
 80087a4:	d039      	beq.n	800881a <USBD_CDC_Setup+0xbe>
          USBD_CtlError(pdev, req);
 80087a6:	4618      	mov	r0, r3
 80087a8:	4621      	mov	r1, r4
 80087aa:	f000 fd43 	bl	8009234 <USBD_CtlError>
          ret = USBD_FAIL;
 80087ae:	2003      	movs	r0, #3
}
 80087b0:	b005      	add	sp, #20
 80087b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      switch (req->bRequest)
 80087b4:	784a      	ldrb	r2, [r1, #1]
 80087b6:	2a0b      	cmp	r2, #11
 80087b8:	d8f5      	bhi.n	80087a6 <USBD_CDC_Setup+0x4a>
 80087ba:	a101      	add	r1, pc, #4	; (adr r1, 80087c0 <USBD_CDC_Setup+0x64>)
 80087bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80087c0:	0800879f 	.word	0x0800879f
 80087c4:	080087f9 	.word	0x080087f9
 80087c8:	080087a7 	.word	0x080087a7
 80087cc:	080087a7 	.word	0x080087a7
 80087d0:	080087a7 	.word	0x080087a7
 80087d4:	080087a7 	.word	0x080087a7
 80087d8:	080087a7 	.word	0x080087a7
 80087dc:	080087a7 	.word	0x080087a7
 80087e0:	080087a7 	.word	0x080087a7
 80087e4:	080087a7 	.word	0x080087a7
 80087e8:	080087ff 	.word	0x080087ff
 80087ec:	080087f1 	.word	0x080087f1
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80087f0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80087f4:	2a03      	cmp	r2, #3
 80087f6:	d1d6      	bne.n	80087a6 <USBD_CDC_Setup+0x4a>
  USBD_StatusTypeDef ret = USBD_OK;
 80087f8:	2000      	movs	r0, #0
}
 80087fa:	b005      	add	sp, #20
 80087fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087fe:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8008802:	2a03      	cmp	r2, #3
 8008804:	d1cf      	bne.n	80087a6 <USBD_CDC_Setup+0x4a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008806:	2201      	movs	r2, #1
 8008808:	f10d 010d 	add.w	r1, sp, #13
 800880c:	f000 fd44 	bl	8009298 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008810:	2000      	movs	r0, #0
 8008812:	e7cd      	b.n	80087b0 <USBD_CDC_Setup+0x54>
    return (uint8_t)USBD_FAIL;
 8008814:	2003      	movs	r0, #3
}
 8008816:	b005      	add	sp, #20
 8008818:	bdf0      	pop	{r4, r5, r6, r7, pc}
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800881a:	2202      	movs	r2, #2
 800881c:	f10d 010e 	add.w	r1, sp, #14
 8008820:	f000 fd3a 	bl	8009298 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008824:	2000      	movs	r0, #0
 8008826:	e7c3      	b.n	80087b0 <USBD_CDC_Setup+0x54>
        if ((req->bmRequest & 0x80U) != 0U)
 8008828:	0612      	lsls	r2, r2, #24
 800882a:	d512      	bpl.n	8008852 <USBD_CDC_Setup+0xf6>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800882c:	462a      	mov	r2, r5
 800882e:	f8d3 52c0 	ldr.w	r5, [r3, #704]	; 0x2c0
 8008832:	4660      	mov	r0, ip
 8008834:	4639      	mov	r1, r7
 8008836:	68ad      	ldr	r5, [r5, #8]
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	47a8      	blx	r5
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800883c:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800883e:	4639      	mov	r1, r7
 8008840:	9b01      	ldr	r3, [sp, #4]
 8008842:	2a07      	cmp	r2, #7
 8008844:	4618      	mov	r0, r3
 8008846:	bf28      	it	cs
 8008848:	2207      	movcs	r2, #7
 800884a:	f000 fd25 	bl	8009298 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800884e:	4630      	mov	r0, r6
 8008850:	e7ae      	b.n	80087b0 <USBD_CDC_Setup+0x54>
          hcdc->CmdOpCode = req->bRequest;
 8008852:	f887 c200 	strb.w	ip, [r7, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008856:	462a      	mov	r2, r5
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008858:	f887 5201 	strb.w	r5, [r7, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800885c:	4639      	mov	r1, r7
 800885e:	f000 fd31 	bl	80092c4 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8008862:	4630      	mov	r0, r6
 8008864:	e7a4      	b.n	80087b0 <USBD_CDC_Setup+0x54>
 8008866:	bf00      	nop

08008868 <USBD_CDC_DeInit>:
{
 8008868:	b538      	push	{r3, r4, r5, lr}
 800886a:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800886c:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800886e:	2181      	movs	r1, #129	; 0x81
 8008870:	f00b f8b4 	bl	80139dc <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008874:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008876:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008878:	4620      	mov	r0, r4
 800887a:	f00b f8af 	bl	80139dc <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800887e:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008882:	4620      	mov	r0, r4
 8008884:	2182      	movs	r1, #130	; 0x82
 8008886:	f00b f8a9 	bl	80139dc <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800888a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800888e:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 8008890:	b14b      	cbz	r3, 80088a6 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008892:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800889a:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800889e:	f00b f90d 	bl	8013abc <USBD_static_free>
    pdev->pClassData = NULL;
 80088a2:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 80088a6:	2000      	movs	r0, #0
 80088a8:	bd38      	pop	{r3, r4, r5, pc}
 80088aa:	bf00      	nop

080088ac <USBD_CDC_Init>:
{
 80088ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b0:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80088b2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80088b6:	f00b f8fd 	bl	8013ab4 <USBD_static_malloc>
  if (hcdc == NULL)
 80088ba:	4605      	mov	r5, r0
 80088bc:	2800      	cmp	r0, #0
 80088be:	d04a      	beq.n	8008956 <USBD_CDC_Init+0xaa>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088c0:	7c23      	ldrb	r3, [r4, #16]
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80088c2:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 80088c4:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088c8:	b393      	cbz	r3, 8008930 <USBD_CDC_Init+0x84>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80088ca:	2340      	movs	r3, #64	; 0x40
 80088cc:	2181      	movs	r1, #129	; 0x81
 80088ce:	2202      	movs	r2, #2
 80088d0:	4620      	mov	r0, r4
 80088d2:	f00b f871 	bl	80139b8 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80088d6:	4631      	mov	r1, r6
 80088d8:	2340      	movs	r3, #64	; 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80088da:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80088dc:	2202      	movs	r2, #2
 80088de:	4620      	mov	r0, r4
 80088e0:	f00b f86a 	bl	80139b8 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80088e4:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80088e6:	2203      	movs	r2, #3
 80088e8:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80088ea:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80088ee:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80088f0:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80088f4:	2308      	movs	r3, #8
 80088f6:	f00b f85f 	bl	80139b8 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80088fa:	2701      	movs	r7, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80088fc:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 8008900:	2600      	movs	r6, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008902:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800890a:	f894 8010 	ldrb.w	r8, [r4, #16]
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800890e:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8008912:	4639      	mov	r1, r7
  hcdc->TxState = 0U;
 8008914:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008918:	4620      	mov	r0, r4
  hcdc->RxState = 0U;
 800891a:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800891e:	f1b8 0f00 	cmp.w	r8, #0
 8008922:	d011      	beq.n	8008948 <USBD_CDC_Init+0x9c>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008924:	2340      	movs	r3, #64	; 0x40
 8008926:	f00b f8b3 	bl	8013a90 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800892a:	4630      	mov	r0, r6
}
 800892c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008930:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008934:	2181      	movs	r1, #129	; 0x81
 8008936:	2202      	movs	r2, #2
 8008938:	4620      	mov	r0, r4
 800893a:	f00b f83d 	bl	80139b8 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800893e:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008940:	4631      	mov	r1, r6
 8008942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008946:	e7c9      	b.n	80088dc <USBD_CDC_Init+0x30>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008948:	f44f 7300 	mov.w	r3, #512	; 0x200
 800894c:	f00b f8a0 	bl	8013a90 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8008950:	4640      	mov	r0, r8
}
 8008952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassData = NULL;
 8008956:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800895a:	2002      	movs	r0, #2
}
 800895c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008960 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8008960:	b119      	cbz	r1, 800896a <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8008962:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8008966:	2000      	movs	r0, #0
 8008968:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800896a:	2003      	movs	r0, #3
}
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop

08008970 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008970:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8008974:	b12b      	cbz	r3, 8008982 <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8008976:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800897a:	2000      	movs	r0, #0
  hcdc->TxLength = length;
 800897c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 8008980:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8008982:	2003      	movs	r0, #3
}
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop

08008988 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008988:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800898c:	b11b      	cbz	r3, 8008996 <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 800898e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008992:	2000      	movs	r0, #0
 8008994:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8008996:	2003      	movs	r0, #3
}
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop

0800899c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800899c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 80089a0:	b18a      	cbz	r2, 80089c6 <USBD_CDC_ReceivePacket+0x2a>
 80089a2:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
{
 80089a6:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089a8:	7c04      	ldrb	r4, [r0, #16]
 80089aa:	b12c      	cbz	r4, 80089b8 <USBD_CDC_ReceivePacket+0x1c>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80089ac:	2340      	movs	r3, #64	; 0x40
 80089ae:	2101      	movs	r1, #1
 80089b0:	f00b f86e 	bl	8013a90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80089b4:	2000      	movs	r0, #0
}
 80089b6:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80089b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089bc:	2101      	movs	r1, #1
 80089be:	f00b f867 	bl	8013a90 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80089c2:	4620      	mov	r0, r4
}
 80089c4:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 80089c6:	2003      	movs	r0, #3
}
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop

080089cc <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80089cc:	4603      	mov	r3, r0
 80089ce:	b180      	cbz	r0, 80089f2 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80089d0:	2000      	movs	r0, #0
 80089d2:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80089d6:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80089da:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80089de:	b109      	cbz	r1, 80089e4 <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 80089e0:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80089e4:	2101      	movs	r1, #1
  pdev->id = id;
 80089e6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80089e8:	4618      	mov	r0, r3
  pdev->dev_state = USBD_STATE_DEFAULT;
 80089ea:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  ret = USBD_LL_Init(pdev);
 80089ee:	f00a bfa1 	b.w	8013934 <USBD_LL_Init>

  return ret;
}
 80089f2:	2003      	movs	r0, #3
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop

080089f8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80089f8:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 80089fa:	2400      	movs	r4, #0
{
 80089fc:	b083      	sub	sp, #12
  uint16_t len = 0U;
 80089fe:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 8008a02:	b161      	cbz	r1, 8008a1e <USBD_RegisterClass+0x26>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008a04:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  pdev->pClass = pclass;
 8008a06:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008a0a:	b163      	cbz	r3, 8008a26 <USBD_RegisterClass+0x2e>
 8008a0c:	4605      	mov	r5, r0
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008a0e:	f10d 0006 	add.w	r0, sp, #6
 8008a12:	4798      	blx	r3
 8008a14:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
}
 8008a18:	4620      	mov	r0, r4
 8008a1a:	b003      	add	sp, #12
 8008a1c:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 8008a1e:	2403      	movs	r4, #3
}
 8008a20:	4620      	mov	r0, r4
 8008a22:	b003      	add	sp, #12
 8008a24:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 8008a26:	461c      	mov	r4, r3
 8008a28:	e7f6      	b.n	8008a18 <USBD_RegisterClass+0x20>
 8008a2a:	bf00      	nop

08008a2c <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008a2c:	f00a bfb6 	b.w	801399c <USBD_LL_Start>

08008a30 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8008a30:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008a34:	b10b      	cbz	r3, 8008a3a <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4718      	bx	r3
  }

  return ret;
}
 8008a3a:	2003      	movs	r0, #3
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop

08008a40 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a40:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008a42:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008a46:	b10b      	cbz	r3, 8008a4c <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	4798      	blx	r3
  }

  return USBD_OK;
}
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	bd08      	pop	{r3, pc}

08008a50 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008a50:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008a52:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 8008a56:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008a58:	4628      	mov	r0, r5
 8008a5a:	f000 fbd7 	bl	800920c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8008a5e:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 8008a62:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 8008a64:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
  switch (pdev->request.bmRequest & 0x1FU)
 8008a68:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 8008a6c:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 8008a70:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 8008a72:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 8008a76:	d015      	beq.n	8008aa4 <USBD_LL_SetupStage+0x54>
 8008a78:	d30e      	bcc.n	8008a98 <USBD_LL_SetupStage+0x48>
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d105      	bne.n	8008a8a <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
      break;

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8008a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008a86:	f000 bb1f 	b.w	80090c8 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f001 0180 	and.w	r1, r1, #128	; 0x80
}
 8008a90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008a94:	f00a bfb0 	b.w	80139f8 <USBD_LL_StallEP>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008a98:	4629      	mov	r1, r5
 8008a9a:	4620      	mov	r0, r4
}
 8008a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008aa0:	f000 b930 	b.w	8008d04 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	4620      	mov	r0, r4
}
 8008aa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008aac:	f000 bad4 	b.w	8009058 <USBD_StdItfReq>

08008ab0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008ab0:	b510      	push	{r4, lr}
 8008ab2:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008ab4:	b929      	cbnz	r1, 8008ac2 <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008ab6:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 8008aba:	2903      	cmp	r1, #3
 8008abc:	d00d      	beq.n	8008ada <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 8008abe:	2000      	movs	r0, #0
 8008ac0:	bd10      	pop	{r4, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ac2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8008ac6:	2a03      	cmp	r2, #3
 8008ac8:	d1f9      	bne.n	8008abe <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 8008aca:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008ace:	699b      	ldr	r3, [r3, #24]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d0f4      	beq.n	8008abe <USBD_LL_DataOutStage+0xe>
}
 8008ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008ad8:	4718      	bx	r3
 8008ada:	4611      	mov	r1, r2
      if (pep->rem_length > pep->maxpacket)
 8008adc:	f8d0 315c 	ldr.w	r3, [r0, #348]	; 0x15c
 8008ae0:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d808      	bhi.n	8008afa <USBD_LL_DataOutStage+0x4a>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ae8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008aec:	2b03      	cmp	r3, #3
 8008aee:	d00d      	beq.n	8008b0c <USBD_LL_DataOutStage+0x5c>
        (void)USBD_CtlSendStatus(pdev);
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 fbff 	bl	80092f4 <USBD_CtlSendStatus>
}
 8008af6:	2000      	movs	r0, #0
 8008af8:	bd10      	pop	{r4, pc}
        pep->rem_length -= pep->maxpacket;
 8008afa:	1a9b      	subs	r3, r3, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008afc:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 8008afe:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008b02:	bf28      	it	cs
 8008b04:	461a      	movcs	r2, r3
 8008b06:	f000 fbed 	bl	80092e4 <USBD_CtlContinueRx>
 8008b0a:	e7d8      	b.n	8008abe <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 8008b0c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008b10:	691b      	ldr	r3, [r3, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d0ec      	beq.n	8008af0 <USBD_LL_DataOutStage+0x40>
            pdev->pClass->EP0_RxReady(pdev);
 8008b16:	4798      	blx	r3
 8008b18:	e7ea      	b.n	8008af0 <USBD_LL_DataOutStage+0x40>
 8008b1a:	bf00      	nop

08008b1c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008b1c:	b570      	push	{r4, r5, r6, lr}
 8008b1e:	4604      	mov	r4, r0
 8008b20:	b082      	sub	sp, #8
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008b22:	b951      	cbnz	r1, 8008b3a <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008b24:	f8d0 5294 	ldr.w	r5, [r0, #660]	; 0x294
 8008b28:	2d02      	cmp	r5, #2
 8008b2a:	d013      	beq.n	8008b54 <USBD_LL_DataInStage+0x38>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008b2c:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d023      	beq.n	8008b7c <USBD_LL_DataInStage+0x60>
      }
    }
  }

  return USBD_OK;
}
 8008b34:	2000      	movs	r0, #0
 8008b36:	b002      	add	sp, #8
 8008b38:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b3a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008b3e:	2b03      	cmp	r3, #3
 8008b40:	d1f8      	bne.n	8008b34 <USBD_LL_DataInStage+0x18>
      if (pdev->pClass->DataIn != NULL)
 8008b42:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008b46:	695b      	ldr	r3, [r3, #20]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d0f3      	beq.n	8008b34 <USBD_LL_DataInStage+0x18>
}
 8008b4c:	b002      	add	sp, #8
 8008b4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008b52:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 8008b54:	e9d0 5607 	ldrd	r5, r6, [r0, #28]
 8008b58:	42b5      	cmp	r5, r6
 8008b5a:	d815      	bhi.n	8008b88 <USBD_LL_DataInStage+0x6c>
        if ((pep->maxpacket == pep->rem_length) &&
 8008b5c:	d022      	beq.n	8008ba4 <USBD_LL_DataInStage+0x88>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b5e:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d032      	beq.n	8008bcc <USBD_LL_DataInStage+0xb0>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b66:	2180      	movs	r1, #128	; 0x80
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f00a ff45 	bl	80139f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008b6e:	4620      	mov	r0, r4
 8008b70:	f000 fbcc 	bl	800930c <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 8008b74:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d1db      	bne.n	8008b34 <USBD_LL_DataInStage+0x18>
      pdev->dev_test_mode = 0U;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 8008b80:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 8008b84:	b002      	add	sp, #8
 8008b86:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8008b88:	1bad      	subs	r5, r5, r6
 8008b8a:	9101      	str	r1, [sp, #4]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008b8c:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8008b8e:	61c5      	str	r5, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008b90:	462a      	mov	r2, r5
 8008b92:	f000 fb8f 	bl	80092b4 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b96:	9b01      	ldr	r3, [sp, #4]
 8008b98:	4620      	mov	r0, r4
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	f00a ff77 	bl	8013a90 <USBD_LL_PrepareReceive>
 8008ba2:	e7c3      	b.n	8008b2c <USBD_LL_DataInStage+0x10>
            (pep->total_length >= pep->maxpacket) &&
 8008ba4:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8008ba6:	4295      	cmp	r5, r2
 8008ba8:	d8d9      	bhi.n	8008b5e <USBD_LL_DataInStage+0x42>
            (pep->total_length >= pep->maxpacket) &&
 8008baa:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 8008bae:	42aa      	cmp	r2, r5
 8008bb0:	d2d5      	bcs.n	8008b5e <USBD_LL_DataInStage+0x42>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008bb2:	460a      	mov	r2, r1
 8008bb4:	9101      	str	r1, [sp, #4]
 8008bb6:	f000 fb7d 	bl	80092b4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008bba:	9b01      	ldr	r3, [sp, #4]
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008bbc:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 8008bbe:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	f00a ff63 	bl	8013a90 <USBD_LL_PrepareReceive>
 8008bca:	e7af      	b.n	8008b2c <USBD_LL_DataInStage+0x10>
            if (pdev->pClass->EP0_TxSent != NULL)
 8008bcc:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d0c7      	beq.n	8008b66 <USBD_LL_DataInStage+0x4a>
              pdev->pClass->EP0_TxSent(pdev);
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	4798      	blx	r3
 8008bda:	e7c4      	b.n	8008b66 <USBD_LL_DataInStage+0x4a>

08008bdc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008bdc:	b570      	push	{r4, r5, r6, lr}
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8008bde:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008be0:	2401      	movs	r4, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 8008be2:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008be6:	f880 429c 	strb.w	r4, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 8008bea:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 8008bec:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 8008bf0:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 8008bf4:	b1e2      	cbz	r2, 8008c30 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 8008bf6:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	b113      	cbz	r3, 8008c04 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 8008bfe:	6853      	ldr	r3, [r2, #4]
 8008c00:	b103      	cbz	r3, 8008c04 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c02:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c04:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c06:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008c08:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c0a:	4620      	mov	r0, r4
 8008c0c:	462b      	mov	r3, r5
 8008c0e:	4611      	mov	r1, r2
 8008c10:	f00a fed2 	bl	80139b8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008c14:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c18:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c1c:	462b      	mov	r3, r5
 8008c1e:	2200      	movs	r2, #0
 8008c20:	2180      	movs	r1, #128	; 0x80
 8008c22:	4620      	mov	r0, r4
 8008c24:	f00a fec8 	bl	80139b8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008c28:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c2a:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 8008c2c:	2000      	movs	r0, #0
}
 8008c2e:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8008c30:	2003      	movs	r0, #3
}
 8008c32:	bd70      	pop	{r4, r5, r6, pc}

08008c34 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8008c34:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8008c36:	2000      	movs	r0, #0
 8008c38:	4770      	bx	lr
 8008c3a:	bf00      	nop

08008c3c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008c3c:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008c3e:	2104      	movs	r1, #4

  return USBD_OK;
}
 8008c40:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 8008c42:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008c46:	b2d2      	uxtb	r2, r2
 8008c48:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008c4c:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop

08008c54 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008c54:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008c58:	2b04      	cmp	r3, #4
 8008c5a:	d104      	bne.n	8008c66 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008c5c:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8008c66:	2000      	movs	r0, #0
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop

08008c6c <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 8008c6c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8008c70:	b15a      	cbz	r2, 8008c8a <USBD_LL_SOF+0x1e>
{
 8008c72:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c74:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008c78:	2b03      	cmp	r3, #3
 8008c7a:	d001      	beq.n	8008c80 <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 8008c7c:	2000      	movs	r0, #0
}
 8008c7e:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8008c80:	69d3      	ldr	r3, [r2, #28]
 8008c82:	b123      	cbz	r3, 8008c8e <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 8008c84:	4798      	blx	r3
  return USBD_OK;
 8008c86:	2000      	movs	r0, #0
}
 8008c88:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8008c8a:	2003      	movs	r0, #3
}
 8008c8c:	4770      	bx	lr
  return USBD_OK;
 8008c8e:	4618      	mov	r0, r3
}
 8008c90:	bd08      	pop	{r3, pc}
 8008c92:	bf00      	nop

08008c94 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 8008c94:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8008c98:	b15a      	cbz	r2, 8008cb2 <USBD_LL_IsoINIncomplete+0x1e>
{
 8008c9a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c9c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008ca0:	2b03      	cmp	r3, #3
 8008ca2:	d001      	beq.n	8008ca8 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8008ca4:	2000      	movs	r0, #0
}
 8008ca6:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008ca8:	6a13      	ldr	r3, [r2, #32]
 8008caa:	b123      	cbz	r3, 8008cb6 <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8008cac:	4798      	blx	r3
  return USBD_OK;
 8008cae:	2000      	movs	r0, #0
}
 8008cb0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8008cb2:	2003      	movs	r0, #3
}
 8008cb4:	4770      	bx	lr
  return USBD_OK;
 8008cb6:	4618      	mov	r0, r3
}
 8008cb8:	bd08      	pop	{r3, pc}
 8008cba:	bf00      	nop

08008cbc <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 8008cbc:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8008cc0:	b15a      	cbz	r2, 8008cda <USBD_LL_IsoOUTIncomplete+0x1e>
{
 8008cc2:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cc4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008cc8:	2b03      	cmp	r3, #3
 8008cca:	d001      	beq.n	8008cd0 <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8008ccc:	2000      	movs	r0, #0
}
 8008cce:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008cd0:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8008cd2:	b123      	cbz	r3, 8008cde <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8008cd4:	4798      	blx	r3
  return USBD_OK;
 8008cd6:	2000      	movs	r0, #0
}
 8008cd8:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8008cda:	2003      	movs	r0, #3
}
 8008cdc:	4770      	bx	lr
  return USBD_OK;
 8008cde:	4618      	mov	r0, r3
}
 8008ce0:	bd08      	pop	{r3, pc}
 8008ce2:	bf00      	nop

08008ce4 <USBD_LL_DevConnected>:
 8008ce4:	2000      	movs	r0, #0
 8008ce6:	4770      	bx	lr

08008ce8 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ce8:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 8008cea:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008cee:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 8008cf2:	b12a      	cbz	r2, 8008d00 <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008cf4:	6852      	ldr	r2, [r2, #4]
 8008cf6:	7901      	ldrb	r1, [r0, #4]
{
 8008cf8:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008cfa:	4790      	blx	r2
  }

  return USBD_OK;
}
 8008cfc:	2000      	movs	r0, #0
 8008cfe:	bd08      	pop	{r3, pc}
 8008d00:	2000      	movs	r0, #0
 8008d02:	4770      	bx	lr

08008d04 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d04:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d06:	780b      	ldrb	r3, [r1, #0]
{
 8008d08:	b082      	sub	sp, #8
 8008d0a:	460d      	mov	r5, r1
 8008d0c:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d12:	2b20      	cmp	r3, #32
 8008d14:	d028      	beq.n	8008d68 <USBD_StdDevReq+0x64>
 8008d16:	2b40      	cmp	r3, #64	; 0x40
 8008d18:	d026      	beq.n	8008d68 <USBD_StdDevReq+0x64>
 8008d1a:	b15b      	cbz	r3, 8008d34 <USBD_StdDevReq+0x30>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008d1c:	2180      	movs	r1, #128	; 0x80
 8008d1e:	4620      	mov	r0, r4
 8008d20:	f00a fe6a 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008d24:	2100      	movs	r1, #0
 8008d26:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8008d28:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8008d2a:	f00a fe65 	bl	80139f8 <USBD_LL_StallEP>
}
 8008d2e:	4628      	mov	r0, r5
 8008d30:	b002      	add	sp, #8
 8008d32:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 8008d34:	784b      	ldrb	r3, [r1, #1]
 8008d36:	2b09      	cmp	r3, #9
 8008d38:	d8f0      	bhi.n	8008d1c <USBD_StdDevReq+0x18>
 8008d3a:	a201      	add	r2, pc, #4	; (adr r2, 8008d40 <USBD_StdDevReq+0x3c>)
 8008d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d40:	08008de1 	.word	0x08008de1
 8008d44:	08008e0f 	.word	0x08008e0f
 8008d48:	08008d1d 	.word	0x08008d1d
 8008d4c:	08008e2b 	.word	0x08008e2b
 8008d50:	08008d1d 	.word	0x08008d1d
 8008d54:	08008e37 	.word	0x08008e37
 8008d58:	08008e79 	.word	0x08008e79
 8008d5c:	08008d1d 	.word	0x08008d1d
 8008d60:	08008e95 	.word	0x08008e95
 8008d64:	08008d7d 	.word	0x08008d7d
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008d68:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8008d6c:	4629      	mov	r1, r5
 8008d6e:	4620      	mov	r0, r4
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	4798      	blx	r3
 8008d74:	4605      	mov	r5, r0
}
 8008d76:	4628      	mov	r0, r5
 8008d78:	b002      	add	sp, #8
 8008d7a:	bd70      	pop	{r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);
 8008d7c:	7889      	ldrb	r1, [r1, #2]
 8008d7e:	4eb5      	ldr	r6, [pc, #724]	; (8009054 <USBD_StdDevReq+0x350>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008d80:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8008d82:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008d84:	f200 810d 	bhi.w	8008fa2 <USBD_StdDevReq+0x29e>
  switch (pdev->dev_state)
 8008d88:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008d8c:	b2db      	uxtb	r3, r3
 8008d8e:	2b02      	cmp	r3, #2
 8008d90:	f000 8114 	beq.w	8008fbc <USBD_StdDevReq+0x2b8>
 8008d94:	2b03      	cmp	r3, #3
 8008d96:	f040 8121 	bne.w	8008fdc <USBD_StdDevReq+0x2d8>
      if (cfgidx == 0U)
 8008d9a:	2900      	cmp	r1, #0
 8008d9c:	f000 8144 	beq.w	8009028 <USBD_StdDevReq+0x324>
      else if (cfgidx != pdev->dev_config)
 8008da0:	6841      	ldr	r1, [r0, #4]
 8008da2:	2901      	cmp	r1, #1
 8008da4:	f000 8127 	beq.w	8008ff6 <USBD_StdDevReq+0x2f2>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008da8:	b2c9      	uxtb	r1, r1
 8008daa:	f7ff fe49 	bl	8008a40 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008dae:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008db0:	4620      	mov	r0, r4
        pdev->dev_config = cfgidx;
 8008db2:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008db4:	f7ff fe3c 	bl	8008a30 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008db8:	4605      	mov	r5, r0
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	f000 811b 	beq.w	8008ff6 <USBD_StdDevReq+0x2f2>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008dc0:	2180      	movs	r1, #128	; 0x80
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f00a fe18 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008dc8:	2100      	movs	r1, #0
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f00a fe14 	bl	80139f8 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008dd0:	7921      	ldrb	r1, [r4, #4]
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	f7ff fe34 	bl	8008a40 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008dd8:	2302      	movs	r3, #2
 8008dda:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8008dde:	e7a6      	b.n	8008d2e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8008de0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008de4:	2203      	movs	r2, #3
 8008de6:	3b01      	subs	r3, #1
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d897      	bhi.n	8008d1c <USBD_StdDevReq+0x18>
      if (req->wLength != 0x2U)
 8008dec:	88cb      	ldrh	r3, [r1, #6]
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d194      	bne.n	8008d1c <USBD_StdDevReq+0x18>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008df2:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 8008df4:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008df8:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8008dfa:	b103      	cbz	r3, 8008dfe <USBD_StdDevReq+0xfa>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008dfc:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008dfe:	2202      	movs	r2, #2
 8008e00:	f104 010c 	add.w	r1, r4, #12
 8008e04:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8008e06:	2500      	movs	r5, #0
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008e08:	f000 fa46 	bl	8009298 <USBD_CtlSendData>
 8008e0c:	e78f      	b.n	8008d2e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8008e0e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008e12:	3b01      	subs	r3, #1
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d881      	bhi.n	8008d1c <USBD_StdDevReq+0x18>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e18:	884b      	ldrh	r3, [r1, #2]
        pdev->dev_remote_wakeup = 0U;
 8008e1a:	2500      	movs	r5, #0
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d186      	bne.n	8008d2e <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8008e20:	f8c0 52a4 	str.w	r5, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008e24:	f000 fa66 	bl	80092f4 <USBD_CtlSendStatus>
 8008e28:	e781      	b.n	8008d2e <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e2a:	884b      	ldrh	r3, [r1, #2]
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	f000 80e7 	beq.w	8009000 <USBD_StdDevReq+0x2fc>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e32:	2500      	movs	r5, #0
 8008e34:	e77b      	b.n	8008d2e <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008e36:	888b      	ldrh	r3, [r1, #4]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	f47f af6f 	bne.w	8008d1c <USBD_StdDevReq+0x18>
 8008e3e:	88ce      	ldrh	r6, [r1, #6]
 8008e40:	2e00      	cmp	r6, #0
 8008e42:	f47f af6b 	bne.w	8008d1c <USBD_StdDevReq+0x18>
 8008e46:	884d      	ldrh	r5, [r1, #2]
 8008e48:	2d7f      	cmp	r5, #127	; 0x7f
 8008e4a:	f63f af67 	bhi.w	8008d1c <USBD_StdDevReq+0x18>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e4e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008e52:	2b03      	cmp	r3, #3
 8008e54:	f43f af62 	beq.w	8008d1c <USBD_StdDevReq+0x18>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008e58:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 8008e5a:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008e5e:	f00a fdfb 	bl	8013a58 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008e62:	4620      	mov	r0, r4
 8008e64:	f000 fa46 	bl	80092f4 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8008e68:	2d00      	cmp	r5, #0
 8008e6a:	f000 80ef 	beq.w	800904c <USBD_StdDevReq+0x348>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e6e:	2302      	movs	r3, #2
  USBD_StatusTypeDef ret = USBD_OK;
 8008e70:	4635      	mov	r5, r6
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e72:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8008e76:	e75a      	b.n	8008d2e <USBD_StdDevReq+0x2a>
          USBD_GetDescriptor(pdev, req);
 8008e78:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 8008e7a:	2100      	movs	r1, #0
  switch (req->wValue >> 8)
 8008e7c:	0a13      	lsrs	r3, r2, #8
  uint16_t len = 0U;
 8008e7e:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 8008e82:	3b01      	subs	r3, #1
 8008e84:	2b06      	cmp	r3, #6
 8008e86:	d861      	bhi.n	8008f4c <USBD_StdDevReq+0x248>
 8008e88:	e8df f003 	tbb	[pc, r3]
 8008e8c:	60375048 	.word	0x60375048
 8008e90:	3f60      	.short	0x3f60
 8008e92:	1a          	.byte	0x1a
 8008e93:	00          	.byte	0x00
  if (req->wLength != 1U)
 8008e94:	88ca      	ldrh	r2, [r1, #6]
 8008e96:	2a01      	cmp	r2, #1
 8008e98:	f47f af40 	bne.w	8008d1c <USBD_StdDevReq+0x18>
    switch (pdev->dev_state)
 8008e9c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008ea0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f43f af39 	beq.w	8008d1c <USBD_StdDevReq+0x18>
 8008eaa:	2902      	cmp	r1, #2
 8008eac:	f240 80ae 	bls.w	800900c <USBD_StdDevReq+0x308>
 8008eb0:	2903      	cmp	r1, #3
 8008eb2:	f47f af33 	bne.w	8008d1c <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008eb6:	1d01      	adds	r1, r0, #4
  USBD_StatusTypeDef ret = USBD_OK;
 8008eb8:	2500      	movs	r5, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008eba:	f000 f9ed 	bl	8009298 <USBD_CtlSendData>
 8008ebe:	e736      	b.n	8008d2e <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ec0:	7c03      	ldrb	r3, [r0, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d142      	bne.n	8008f4c <USBD_StdDevReq+0x248>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008ec6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008eca:	f10d 0006 	add.w	r0, sp, #6
 8008ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ed2:	2307      	movs	r3, #7
 8008ed4:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 8008ed6:	88eb      	ldrh	r3, [r5, #6]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d06b      	beq.n	8008fb4 <USBD_StdDevReq+0x2b0>
    if (len != 0U)
 8008edc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008ee0:	2a00      	cmp	r2, #0
 8008ee2:	d033      	beq.n	8008f4c <USBD_StdDevReq+0x248>
      len = MIN(len, req->wLength);
 8008ee4:	4293      	cmp	r3, r2
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ee6:	4601      	mov	r1, r0
 8008ee8:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 8008eea:	bf28      	it	cs
 8008eec:	4613      	movcs	r3, r2
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008eee:	461a      	mov	r2, r3
      len = MIN(len, req->wLength);
 8008ef0:	f8ad 3006 	strh.w	r3, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ef4:	f000 f9d0 	bl	8009298 <USBD_CtlSendData>
 8008ef8:	e79b      	b.n	8008e32 <USBD_StdDevReq+0x12e>
      switch ((uint8_t)(req->wValue))
 8008efa:	b2d2      	uxtb	r2, r2
 8008efc:	2a05      	cmp	r2, #5
 8008efe:	d825      	bhi.n	8008f4c <USBD_StdDevReq+0x248>
 8008f00:	e8df f002 	tbb	[pc, r2]
 8008f04:	3d434920 	.word	0x3d434920
 8008f08:	2d37      	.short	0x2d37
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f0a:	7c03      	ldrb	r3, [r0, #16]
 8008f0c:	b9f3      	cbnz	r3, 8008f4c <USBD_StdDevReq+0x248>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008f0e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008f12:	f10d 0006 	add.w	r0, sp, #6
 8008f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f18:	4798      	blx	r3
 8008f1a:	e7dc      	b.n	8008ed6 <USBD_StdDevReq+0x1d2>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008f1c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f20:	f10d 0106 	add.w	r1, sp, #6
 8008f24:	7c00      	ldrb	r0, [r0, #16]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4798      	blx	r3
 8008f2a:	e7d4      	b.n	8008ed6 <USBD_StdDevReq+0x1d2>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f2c:	7c02      	ldrb	r2, [r0, #16]
 8008f2e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008f32:	2a00      	cmp	r2, #0
 8008f34:	d171      	bne.n	800901a <USBD_StdDevReq+0x316>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f38:	f10d 0006 	add.w	r0, sp, #6
 8008f3c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f3e:	2302      	movs	r3, #2
 8008f40:	7043      	strb	r3, [r0, #1]
 8008f42:	e7c8      	b.n	8008ed6 <USBD_StdDevReq+0x1d2>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f44:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	b96b      	cbnz	r3, 8008f68 <USBD_StdDevReq+0x264>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f4c:	2180      	movs	r1, #128	; 0x80
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f00a fd52 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008f54:	4620      	mov	r0, r4
 8008f56:	2100      	movs	r1, #0
 8008f58:	f00a fd4e 	bl	80139f8 <USBD_LL_StallEP>
 8008f5c:	e769      	b.n	8008e32 <USBD_StdDevReq+0x12e>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f5e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d0f1      	beq.n	8008f4c <USBD_StdDevReq+0x248>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f68:	f10d 0106 	add.w	r1, sp, #6
 8008f6c:	7c20      	ldrb	r0, [r4, #16]
 8008f6e:	4798      	blx	r3
 8008f70:	e7b1      	b.n	8008ed6 <USBD_StdDevReq+0x1d2>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008f72:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f76:	695b      	ldr	r3, [r3, #20]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1f5      	bne.n	8008f68 <USBD_StdDevReq+0x264>
 8008f7c:	e7e6      	b.n	8008f4c <USBD_StdDevReq+0x248>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f7e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1ef      	bne.n	8008f68 <USBD_StdDevReq+0x264>
 8008f88:	e7e0      	b.n	8008f4c <USBD_StdDevReq+0x248>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f8a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1e9      	bne.n	8008f68 <USBD_StdDevReq+0x264>
 8008f94:	e7da      	b.n	8008f4c <USBD_StdDevReq+0x248>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f96:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1e3      	bne.n	8008f68 <USBD_StdDevReq+0x264>
 8008fa0:	e7d4      	b.n	8008f4c <USBD_StdDevReq+0x248>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fa2:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 8008fa4:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fa6:	f00a fd27 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008faa:	4620      	mov	r0, r4
 8008fac:	2100      	movs	r1, #0
 8008fae:	f00a fd23 	bl	80139f8 <USBD_LL_StallEP>
 8008fb2:	e6bc      	b.n	8008d2e <USBD_StdDevReq+0x2a>
    (void)USBD_CtlSendStatus(pdev);
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f000 f99d 	bl	80092f4 <USBD_CtlSendStatus>
 8008fba:	e73a      	b.n	8008e32 <USBD_StdDevReq+0x12e>
      if (cfgidx != 0U)
 8008fbc:	b1d9      	cbz	r1, 8008ff6 <USBD_StdDevReq+0x2f2>
        pdev->dev_config = cfgidx;
 8008fbe:	2101      	movs	r1, #1
 8008fc0:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008fc2:	f7ff fd35 	bl	8008a30 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	b3c8      	cbz	r0, 800903e <USBD_StdDevReq+0x33a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fca:	2180      	movs	r1, #128	; 0x80
 8008fcc:	4620      	mov	r0, r4
 8008fce:	f00a fd13 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	f00a fd0f 	bl	80139f8 <USBD_LL_StallEP>
 8008fda:	e6a8      	b.n	8008d2e <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fdc:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 8008fde:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fe0:	f00a fd0a 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	f00a fd06 	bl	80139f8 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008fec:	7831      	ldrb	r1, [r6, #0]
 8008fee:	4620      	mov	r0, r4
 8008ff0:	f7ff fd26 	bl	8008a40 <USBD_ClrClassConfig>
 8008ff4:	e69b      	b.n	8008d2e <USBD_StdDevReq+0x2a>
        (void)USBD_CtlSendStatus(pdev);
 8008ff6:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8008ff8:	2500      	movs	r5, #0
        (void)USBD_CtlSendStatus(pdev);
 8008ffa:	f000 f97b 	bl	80092f4 <USBD_CtlSendStatus>
 8008ffe:	e696      	b.n	8008d2e <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 8009000:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
  USBD_StatusTypeDef ret = USBD_OK;
 8009004:	2500      	movs	r5, #0
    (void)USBD_CtlSendStatus(pdev);
 8009006:	f000 f975 	bl	80092f4 <USBD_CtlSendStatus>
 800900a:	e690      	b.n	8008d2e <USBD_StdDevReq+0x2a>
        pdev->dev_default_config = 0U;
 800900c:	2500      	movs	r5, #0
 800900e:	4601      	mov	r1, r0
 8009010:	f841 5f08 	str.w	r5, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009014:	f000 f940 	bl	8009298 <USBD_CtlSendData>
 8009018:	e689      	b.n	8008d2e <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800901a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800901c:	f10d 0006 	add.w	r0, sp, #6
 8009020:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009022:	2302      	movs	r3, #2
 8009024:	7043      	strb	r3, [r0, #1]
 8009026:	e756      	b.n	8008ed6 <USBD_StdDevReq+0x1d2>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009028:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800902a:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800902c:	460d      	mov	r5, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800902e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009032:	f7ff fd05 	bl	8008a40 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009036:	4620      	mov	r0, r4
 8009038:	f000 f95c 	bl	80092f4 <USBD_CtlSendStatus>
 800903c:	e677      	b.n	8008d2e <USBD_StdDevReq+0x2a>
          (void)USBD_CtlSendStatus(pdev);
 800903e:	4620      	mov	r0, r4
 8009040:	f000 f958 	bl	80092f4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009044:	2303      	movs	r3, #3
 8009046:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800904a:	e670      	b.n	8008d2e <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800904c:	2301      	movs	r3, #1
 800904e:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8009052:	e66c      	b.n	8008d2e <USBD_StdDevReq+0x2a>
 8009054:	24000240 	.word	0x24000240

08009058 <USBD_StdItfReq>:
{
 8009058:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800905a:	780b      	ldrb	r3, [r1, #0]
{
 800905c:	460d      	mov	r5, r1
 800905e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009060:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009064:	2b20      	cmp	r3, #32
 8009066:	d00d      	beq.n	8009084 <USBD_StdItfReq+0x2c>
 8009068:	2b40      	cmp	r3, #64	; 0x40
 800906a:	d00b      	beq.n	8009084 <USBD_StdItfReq+0x2c>
 800906c:	b153      	cbz	r3, 8009084 <USBD_StdItfReq+0x2c>
  USBD_StatusTypeDef ret = USBD_OK;
 800906e:	2600      	movs	r6, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009070:	2180      	movs	r1, #128	; 0x80
 8009072:	4620      	mov	r0, r4
 8009074:	f00a fcc0 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009078:	4620      	mov	r0, r4
 800907a:	4631      	mov	r1, r6
 800907c:	f00a fcbc 	bl	80139f8 <USBD_LL_StallEP>
}
 8009080:	4630      	mov	r0, r6
 8009082:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8009084:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8009088:	3b01      	subs	r3, #1
 800908a:	2b02      	cmp	r3, #2
 800908c:	d8ef      	bhi.n	800906e <USBD_StdItfReq+0x16>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800908e:	792b      	ldrb	r3, [r5, #4]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d80f      	bhi.n	80090b4 <USBD_StdItfReq+0x5c>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009094:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8009098:	4629      	mov	r1, r5
 800909a:	4620      	mov	r0, r4
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80090a0:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80090a2:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1eb      	bne.n	8009080 <USBD_StdItfReq+0x28>
 80090a8:	2800      	cmp	r0, #0
 80090aa:	d1e9      	bne.n	8009080 <USBD_StdItfReq+0x28>
              (void)USBD_CtlSendStatus(pdev);
 80090ac:	4620      	mov	r0, r4
 80090ae:	f000 f921 	bl	80092f4 <USBD_CtlSendStatus>
 80090b2:	e7e5      	b.n	8009080 <USBD_StdItfReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80090b4:	2180      	movs	r1, #128	; 0x80
 80090b6:	4620      	mov	r0, r4
 80090b8:	f00a fc9e 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80090bc:	2100      	movs	r1, #0
 80090be:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 80090c0:	460e      	mov	r6, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 80090c2:	f00a fc99 	bl	80139f8 <USBD_LL_StallEP>
 80090c6:	e7db      	b.n	8009080 <USBD_StdItfReq+0x28>

080090c8 <USBD_StdEPReq>:
{
 80090c8:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090ca:	780b      	ldrb	r3, [r1, #0]
{
 80090cc:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80090d2:	2b20      	cmp	r3, #32
 80090d4:	d028      	beq.n	8009128 <USBD_StdEPReq+0x60>
 80090d6:	2b40      	cmp	r3, #64	; 0x40
 80090d8:	d026      	beq.n	8009128 <USBD_StdEPReq+0x60>
 80090da:	460c      	mov	r4, r1
 80090dc:	b14b      	cbz	r3, 80090f2 <USBD_StdEPReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80090de:	2180      	movs	r1, #128	; 0x80
 80090e0:	4628      	mov	r0, r5
 80090e2:	f00a fc89 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80090e6:	4628      	mov	r0, r5
 80090e8:	2100      	movs	r1, #0
 80090ea:	f00a fc85 	bl	80139f8 <USBD_LL_StallEP>
}
 80090ee:	2000      	movs	r0, #0
 80090f0:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 80090f2:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 80090f4:	888a      	ldrh	r2, [r1, #4]
      switch (req->bRequest)
 80090f6:	2b01      	cmp	r3, #1
  ep_addr = LOBYTE(req->wIndex);
 80090f8:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 80090fa:	d03f      	beq.n	800917c <USBD_StdEPReq+0xb4>
 80090fc:	d31b      	bcc.n	8009136 <USBD_StdEPReq+0x6e>
 80090fe:	2b03      	cmp	r3, #3
 8009100:	d1ed      	bne.n	80090de <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 8009102:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009106:	b2db      	uxtb	r3, r3
 8009108:	2b02      	cmp	r3, #2
 800910a:	d050      	beq.n	80091ae <USBD_StdEPReq+0xe6>
 800910c:	2b03      	cmp	r3, #3
 800910e:	d1e6      	bne.n	80090de <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009110:	8863      	ldrh	r3, [r4, #2]
 8009112:	b92b      	cbnz	r3, 8009120 <USBD_StdEPReq+0x58>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009114:	064a      	lsls	r2, r1, #25
 8009116:	d003      	beq.n	8009120 <USBD_StdEPReq+0x58>
 8009118:	88e3      	ldrh	r3, [r4, #6]
 800911a:	b90b      	cbnz	r3, 8009120 <USBD_StdEPReq+0x58>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800911c:	f00a fc6c 	bl	80139f8 <USBD_LL_StallEP>
              (void)USBD_CtlSendStatus(pdev);
 8009120:	4628      	mov	r0, r5
 8009122:	f000 f8e7 	bl	80092f4 <USBD_CtlSendStatus>
              break;
 8009126:	e7e2      	b.n	80090ee <USBD_StdEPReq+0x26>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009128:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800912c:	4628      	mov	r0, r5
 800912e:	689b      	ldr	r3, [r3, #8]
}
 8009130:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009134:	4718      	bx	r3
          switch (pdev->dev_state)
 8009136:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800913a:	b2db      	uxtb	r3, r3
 800913c:	2b02      	cmp	r3, #2
 800913e:	d03f      	beq.n	80091c0 <USBD_StdEPReq+0xf8>
 8009140:	2b03      	cmp	r3, #3
 8009142:	d1cc      	bne.n	80090de <USBD_StdEPReq+0x16>
 8009144:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 8009148:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800914a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800914e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 8009152:	d447      	bmi.n	80091e4 <USBD_StdEPReq+0x11c>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009154:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 8009158:	2b00      	cmp	r3, #0
 800915a:	d0c0      	beq.n	80090de <USBD_StdEPReq+0x16>
 800915c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009160:	2414      	movs	r4, #20
 8009162:	fb04 0403 	mla	r4, r4, r3, r0
 8009166:	f504 74aa 	add.w	r4, r4, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800916a:	2b00      	cmp	r3, #0
 800916c:	d146      	bne.n	80091fc <USBD_StdEPReq+0x134>
                pep->status = 0x0001U;
 800916e:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009170:	4621      	mov	r1, r4
 8009172:	4628      	mov	r0, r5
 8009174:	2202      	movs	r2, #2
 8009176:	f000 f88f 	bl	8009298 <USBD_CtlSendData>
              break;
 800917a:	e7b8      	b.n	80090ee <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800917c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009180:	b2db      	uxtb	r3, r3
 8009182:	2b02      	cmp	r3, #2
 8009184:	d013      	beq.n	80091ae <USBD_StdEPReq+0xe6>
 8009186:	2b03      	cmp	r3, #3
 8009188:	d1a9      	bne.n	80090de <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800918a:	8863      	ldrh	r3, [r4, #2]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d1ae      	bne.n	80090ee <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 8009190:	064e      	lsls	r6, r1, #25
 8009192:	d001      	beq.n	8009198 <USBD_StdEPReq+0xd0>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009194:	f00a fc3e 	bl	8013a14 <USBD_LL_ClearStallEP>
                (void)USBD_CtlSendStatus(pdev);
 8009198:	4628      	mov	r0, r5
 800919a:	f000 f8ab 	bl	80092f4 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800919e:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 80091a2:	4621      	mov	r1, r4
 80091a4:	4628      	mov	r0, r5
 80091a6:	689b      	ldr	r3, [r3, #8]
}
 80091a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80091ac:	4718      	bx	r3
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091ae:	064b      	lsls	r3, r1, #25
 80091b0:	d095      	beq.n	80090de <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80091b2:	f00a fc21 	bl	80139f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80091b6:	4628      	mov	r0, r5
 80091b8:	2180      	movs	r1, #128	; 0x80
 80091ba:	f00a fc1d 	bl	80139f8 <USBD_LL_StallEP>
 80091be:	e796      	b.n	80090ee <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091c0:	0648      	lsls	r0, r1, #25
 80091c2:	d18c      	bne.n	80090de <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091c4:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 80091c6:	f04f 0400 	mov.w	r4, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80091ca:	4628      	mov	r0, r5
 80091cc:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091d0:	bf4c      	ite	mi
 80091d2:	f105 0314 	addmi.w	r3, r5, #20
 80091d6:	f505 73aa 	addpl.w	r3, r5, #340	; 0x154
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80091da:	4619      	mov	r1, r3
              pep->status = 0x0000U;
 80091dc:	601c      	str	r4, [r3, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80091de:	f000 f85b 	bl	8009298 <USBD_CtlSendData>
              break;
 80091e2:	e784      	b.n	80090ee <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80091e4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f43f af79 	beq.w	80090de <USBD_StdEPReq+0x16>
 80091ec:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091f0:	1c5c      	adds	r4, r3, #1
 80091f2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80091f6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 80091fa:	e7b6      	b.n	800916a <USBD_StdEPReq+0xa2>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80091fc:	4628      	mov	r0, r5
 80091fe:	f00a fc17 	bl	8013a30 <USBD_LL_IsStallEP>
 8009202:	b108      	cbz	r0, 8009208 <USBD_StdEPReq+0x140>
                pep->status = 0x0001U;
 8009204:	2301      	movs	r3, #1
 8009206:	e7b2      	b.n	800916e <USBD_StdEPReq+0xa6>
                pep->status = 0x0000U;
 8009208:	6020      	str	r0, [r4, #0]
 800920a:	e7b1      	b.n	8009170 <USBD_StdEPReq+0xa8>

0800920c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800920c:	780b      	ldrb	r3, [r1, #0]
 800920e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8009210:	784b      	ldrb	r3, [r1, #1]
 8009212:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009214:	78ca      	ldrb	r2, [r1, #3]
 8009216:	788b      	ldrb	r3, [r1, #2]
 8009218:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800921c:	8043      	strh	r3, [r0, #2]
 800921e:	794a      	ldrb	r2, [r1, #5]
 8009220:	790b      	ldrb	r3, [r1, #4]
 8009222:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8009226:	8083      	strh	r3, [r0, #4]
 8009228:	79ca      	ldrb	r2, [r1, #7]
 800922a:	798b      	ldrb	r3, [r1, #6]
 800922c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8009230:	80c3      	strh	r3, [r0, #6]
}
 8009232:	4770      	bx	lr

08009234 <USBD_CtlError>:
{
 8009234:	b510      	push	{r4, lr}
 8009236:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009238:	2180      	movs	r1, #128	; 0x80
 800923a:	f00a fbdd 	bl	80139f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800923e:	2100      	movs	r1, #0
 8009240:	4620      	mov	r0, r4
}
 8009242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 8009246:	f00a bbd7 	b.w	80139f8 <USBD_LL_StallEP>
 800924a:	bf00      	nop

0800924c <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800924c:	b300      	cbz	r0, 8009290 <USBD_GetString+0x44>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800924e:	7803      	ldrb	r3, [r0, #0]
{
 8009250:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 8009252:	b1f3      	cbz	r3, 8009292 <USBD_GetString+0x46>
 8009254:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 8009256:	2300      	movs	r3, #0
  {
    len++;
 8009258:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800925a:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    len++;
 800925e:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 8009260:	2d00      	cmp	r5, #0
 8009262:	d1f9      	bne.n	8009258 <USBD_GetString+0xc>
 8009264:	005b      	lsls	r3, r3, #1
 8009266:	3302      	adds	r3, #2
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009268:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800926a:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800926c:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800926e:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 8009270:	7804      	ldrb	r4, [r0, #0]
 8009272:	b15c      	cbz	r4, 800928c <USBD_GetString+0x40>
  idx++;
 8009274:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8009276:	2500      	movs	r5, #0
    idx++;
 8009278:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800927a:	54cc      	strb	r4, [r1, r3]
    idx++;
 800927c:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800927e:	b2d2      	uxtb	r2, r2
    idx++;
 8009280:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 8009282:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 8009284:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8009288:	2c00      	cmp	r4, #0
 800928a:	d1f5      	bne.n	8009278 <USBD_GetString+0x2c>
}
 800928c:	bc30      	pop	{r4, r5}
 800928e:	4770      	bx	lr
 8009290:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8009292:	2302      	movs	r3, #2
 8009294:	e7e8      	b.n	8009268 <USBD_GetString+0x1c>
 8009296:	bf00      	nop

08009298 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800929c:	2602      	movs	r6, #2
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800929e:	460a      	mov	r2, r1
 80092a0:	2100      	movs	r1, #0
  pdev->ep_in[0].total_length = len;
 80092a2:	6185      	str	r5, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092a4:	462b      	mov	r3, r5
  pdev->ep_in[0].rem_length = len;
 80092a6:	61c5      	str	r5, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80092a8:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092ac:	f00a fbe2 	bl	8013a74 <USBD_LL_Transmit>

  return USBD_OK;
}
 80092b0:	2000      	movs	r0, #0
 80092b2:	bd70      	pop	{r4, r5, r6, pc}

080092b4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80092b4:	b508      	push	{r3, lr}
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092b6:	4613      	mov	r3, r2
 80092b8:	460a      	mov	r2, r1
 80092ba:	2100      	movs	r1, #0
 80092bc:	f00a fbda 	bl	8013a74 <USBD_LL_Transmit>

  return USBD_OK;
}
 80092c0:	2000      	movs	r0, #0
 80092c2:	bd08      	pop	{r3, pc}

080092c4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80092c4:	b570      	push	{r4, r5, r6, lr}
 80092c6:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80092c8:	2603      	movs	r6, #3
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092ca:	460a      	mov	r2, r1
 80092cc:	2100      	movs	r1, #0
  pdev->ep_out[0].total_length = len;
 80092ce:	f8c0 5158 	str.w	r5, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092d2:	462b      	mov	r3, r5
  pdev->ep_out[0].rem_length = len;
 80092d4:	f8c0 515c 	str.w	r5, [r0, #348]	; 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80092d8:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092dc:	f00a fbd8 	bl	8013a90 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80092e0:	2000      	movs	r0, #0
 80092e2:	bd70      	pop	{r4, r5, r6, pc}

080092e4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092e4:	b508      	push	{r3, lr}
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092e6:	4613      	mov	r3, r2
 80092e8:	460a      	mov	r2, r1
 80092ea:	2100      	movs	r1, #0
 80092ec:	f00a fbd0 	bl	8013a90 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80092f0:	2000      	movs	r0, #0
 80092f2:	bd08      	pop	{r3, pc}

080092f4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80092f4:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092f6:	2104      	movs	r1, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092f8:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092fa:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092fe:	461a      	mov	r2, r3
 8009300:	4619      	mov	r1, r3
 8009302:	f00a fbb7 	bl	8013a74 <USBD_LL_Transmit>

  return USBD_OK;
}
 8009306:	2000      	movs	r0, #0
 8009308:	bd08      	pop	{r3, pc}
 800930a:	bf00      	nop

0800930c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800930c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800930e:	2105      	movs	r1, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009310:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009312:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009316:	461a      	mov	r2, r3
 8009318:	4619      	mov	r1, r3
 800931a:	f00a fbb9 	bl	8013a90 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800931e:	2000      	movs	r0, #0
 8009320:	bd08      	pop	{r3, pc}
 8009322:	bf00      	nop

08009324 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009324:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8009326:	4b05      	ldr	r3, [pc, #20]	; (800933c <SysTick_Handler+0x18>)
 8009328:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800932a:	f001 fd81 	bl	800ae30 <xTaskGetSchedulerState>
 800932e:	2801      	cmp	r0, #1
 8009330:	d003      	beq.n	800933a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8009332:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8009336:	f002 b945 	b.w	800b5c4 <xPortSysTickHandler>
}
 800933a:	bd08      	pop	{r3, pc}
 800933c:	e000e010 	.word	0xe000e010

08009340 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009340:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8009344:	b92b      	cbnz	r3, 8009352 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8009346:	4b06      	ldr	r3, [pc, #24]	; (8009360 <osKernelInitialize+0x20>)
 8009348:	6818      	ldr	r0, [r3, #0]
 800934a:	b928      	cbnz	r0, 8009358 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800934c:	2201      	movs	r2, #1
 800934e:	601a      	str	r2, [r3, #0]
 8009350:	4770      	bx	lr
    stat = osErrorISR;
 8009352:	f06f 0005 	mvn.w	r0, #5
 8009356:	4770      	bx	lr
      stat = osOK;
    } else {
      stat = osError;
 8009358:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	24000aa8 	.word	0x24000aa8

08009364 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009364:	b510      	push	{r4, lr}
 8009366:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800936a:	b974      	cbnz	r4, 800938a <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800936c:	4b08      	ldr	r3, [pc, #32]	; (8009390 <osKernelStart+0x2c>)
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	2a01      	cmp	r2, #1
 8009372:	d107      	bne.n	8009384 <osKernelStart+0x20>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009374:	4907      	ldr	r1, [pc, #28]	; (8009394 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009376:	2202      	movs	r2, #2
 8009378:	77cc      	strb	r4, [r1, #31]
 800937a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800937c:	f001 fb52 	bl	800aa24 <vTaskStartScheduler>
      stat = osOK;
 8009380:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8009382:	bd10      	pop	{r4, pc}
      stat = osError;
 8009384:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009388:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800938a:	f06f 0005 	mvn.w	r0, #5
}
 800938e:	bd10      	pop	{r4, pc}
 8009390:	24000aa8 	.word	0x24000aa8
 8009394:	e000ed00 	.word	0xe000ed00

08009398 <osKernelGetTickCount>:
 8009398:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 800939c:	b90b      	cbnz	r3, 80093a2 <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
  } else {
    ticks = xTaskGetTickCount();
 800939e:	f001 bc41 	b.w	800ac24 <xTaskGetTickCount>
    ticks = xTaskGetTickCountFromISR();
 80093a2:	f001 bc45 	b.w	800ac30 <xTaskGetTickCountFromISR>
 80093a6:	bf00      	nop

080093a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80093a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80093aa:	2400      	movs	r4, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80093ac:	b087      	sub	sp, #28
  hTask = NULL;
 80093ae:	9405      	str	r4, [sp, #20]
 80093b0:	f3ef 8505 	mrs	r5, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80093b4:	bb3d      	cbnz	r5, 8009406 <osThreadNew+0x5e>
 80093b6:	b330      	cbz	r0, 8009406 <osThreadNew+0x5e>
 80093b8:	460b      	mov	r3, r1
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 80093ba:	b1ca      	cbz	r2, 80093f0 <osThreadNew+0x48>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80093bc:	6995      	ldr	r5, [r2, #24]
      if (attr->name != NULL) {
 80093be:	6811      	ldr	r1, [r2, #0]
      if (attr->priority != osPriorityNone) {
 80093c0:	bb25      	cbnz	r5, 800940c <osThreadNew+0x64>
    prio  = (UBaseType_t)osPriorityNormal;
 80093c2:	2518      	movs	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80093c4:	6854      	ldr	r4, [r2, #4]
 80093c6:	07e4      	lsls	r4, r4, #31
 80093c8:	d41d      	bmi.n	8009406 <osThreadNew+0x5e>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80093ca:	6956      	ldr	r6, [r2, #20]
 80093cc:	b316      	cbz	r6, 8009414 <osThreadNew+0x6c>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80093ce:	08b7      	lsrs	r7, r6, #2
 80093d0:	e9d2 4c02 	ldrd	r4, ip, [r2, #8]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80093d4:	b30c      	cbz	r4, 800941a <osThreadNew+0x72>
 80093d6:	f1bc 0f63 	cmp.w	ip, #99	; 0x63
 80093da:	d914      	bls.n	8009406 <osThreadNew+0x5e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80093dc:	6912      	ldr	r2, [r2, #16]
 80093de:	b196      	cbz	r6, 8009406 <osThreadNew+0x5e>
 80093e0:	b18a      	cbz	r2, 8009406 <osThreadNew+0x5e>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80093e2:	9500      	str	r5, [sp, #0]
 80093e4:	e9cd 2401 	strd	r2, r4, [sp, #4]
 80093e8:	463a      	mov	r2, r7
 80093ea:	f001 faaf 	bl	800a94c <xTaskCreateStatic>
 80093ee:	e00b      	b.n	8009408 <osThreadNew+0x60>
    name = NULL;
 80093f0:	4611      	mov	r1, r2
    prio  = (UBaseType_t)osPriorityNormal;
 80093f2:	2518      	movs	r5, #24
 80093f4:	f44f 7200 	mov.w	r2, #512	; 0x200
      #endif
    }
    else {
      if (mem == 0) {
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80093f8:	ac05      	add	r4, sp, #20
 80093fa:	e9cd 5400 	strd	r5, r4, [sp]
 80093fe:	f001 fadd 	bl	800a9bc <xTaskCreate>
 8009402:	2801      	cmp	r0, #1
 8009404:	d011      	beq.n	800942a <osThreadNew+0x82>
        return (NULL);
 8009406:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8009408:	b007      	add	sp, #28
 800940a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800940c:	1e6e      	subs	r6, r5, #1
 800940e:	2e37      	cmp	r6, #55	; 0x37
 8009410:	d9d8      	bls.n	80093c4 <osThreadNew+0x1c>
 8009412:	e7f8      	b.n	8009406 <osThreadNew+0x5e>
    stack = configMINIMAL_STACK_SIZE;
 8009414:	f44f 7700 	mov.w	r7, #512	; 0x200
 8009418:	e7da      	b.n	80093d0 <osThreadNew+0x28>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800941a:	f1bc 0f00 	cmp.w	ip, #0
 800941e:	d1f2      	bne.n	8009406 <osThreadNew+0x5e>
 8009420:	6912      	ldr	r2, [r2, #16]
 8009422:	2a00      	cmp	r2, #0
 8009424:	d1ef      	bne.n	8009406 <osThreadNew+0x5e>
 8009426:	b2ba      	uxth	r2, r7
 8009428:	e7e6      	b.n	80093f8 <osThreadNew+0x50>
 800942a:	9805      	ldr	r0, [sp, #20]
 800942c:	e7ec      	b.n	8009408 <osThreadNew+0x60>
 800942e:	bf00      	nop

08009430 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009430:	b510      	push	{r4, lr}
 8009432:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8009436:	b92c      	cbnz	r4, 8009444 <osDelay+0x14>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8009438:	b900      	cbnz	r0, 800943c <osDelay+0xc>
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800943a:	bd10      	pop	{r4, pc}
      vTaskDelay(ticks);
 800943c:	f001 fbce 	bl	800abdc <vTaskDelay>
    stat = osOK;
 8009440:	4620      	mov	r0, r4
}
 8009442:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8009444:	f06f 0005 	mvn.w	r0, #5
}
 8009448:	bd10      	pop	{r4, pc}
 800944a:	bf00      	nop

0800944c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800944c:	b570      	push	{r4, r5, r6, lr}
 800944e:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8009452:	bb13      	cbnz	r3, 800949a <osMutexNew+0x4e>
 8009454:	4604      	mov	r4, r0
    if (attr != NULL) {
 8009456:	b340      	cbz	r0, 80094aa <osMutexNew+0x5e>
      type = attr->attr_bits;
 8009458:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800945a:	f003 0601 	and.w	r6, r3, #1
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800945e:	071b      	lsls	r3, r3, #28
 8009460:	d41b      	bmi.n	800949a <osMutexNew+0x4e>
 8009462:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
      mem = -1;

      if (attr != NULL) {
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009466:	b181      	cbz	r1, 800948a <osMutexNew+0x3e>
 8009468:	2b4f      	cmp	r3, #79	; 0x4f
 800946a:	d916      	bls.n	800949a <osMutexNew+0x4e>
        mem = 0;
      }

      if (mem == 1) {
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800946c:	b1c6      	cbz	r6, 80094a0 <osMutexNew+0x54>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800946e:	2004      	movs	r0, #4
 8009470:	f000 fc9a 	bl	8009da8 <xQueueCreateMutexStatic>
 8009474:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009476:	b185      	cbz	r5, 800949a <osMutexNew+0x4e>
        if (attr != NULL) {
          name = attr->name;
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8009478:	6821      	ldr	r1, [r4, #0]
 800947a:	4628      	mov	r0, r5
 800947c:	f000 ffc2 	bl	800a404 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009480:	b166      	cbz	r6, 800949c <osMutexNew+0x50>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009482:	f045 0501 	orr.w	r5, r5, #1
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8009486:	4628      	mov	r0, r5
 8009488:	bd70      	pop	{r4, r5, r6, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800948a:	b933      	cbnz	r3, 800949a <osMutexNew+0x4e>
            if (rmtx != 0U) {
 800948c:	b16e      	cbz	r6, 80094aa <osMutexNew+0x5e>
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800948e:	2004      	movs	r0, #4
 8009490:	f000 fcc0 	bl	8009e14 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8009494:	4605      	mov	r5, r0
 8009496:	2800      	cmp	r0, #0
 8009498:	d1ee      	bne.n	8009478 <osMutexNew+0x2c>
  hMutex = NULL;
 800949a:	2500      	movs	r5, #0
}
 800949c:	4628      	mov	r0, r5
 800949e:	bd70      	pop	{r4, r5, r6, pc}
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80094a0:	2001      	movs	r0, #1
 80094a2:	f000 fc81 	bl	8009da8 <xQueueCreateMutexStatic>
 80094a6:	4605      	mov	r5, r0
 80094a8:	e7e5      	b.n	8009476 <osMutexNew+0x2a>
              hMutex = xSemaphoreCreateMutex ();
 80094aa:	2001      	movs	r0, #1
 80094ac:	f000 fcb2 	bl	8009e14 <xQueueCreateMutex>
      if (hMutex != NULL) {
 80094b0:	4605      	mov	r5, r0
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d0f1      	beq.n	800949a <osMutexNew+0x4e>
        if (attr != NULL) {
 80094b6:	b924      	cbnz	r4, 80094c2 <osMutexNew+0x76>
        vQueueAddToRegistry (hMutex, name);
 80094b8:	4621      	mov	r1, r4
 80094ba:	f000 ffa3 	bl	800a404 <vQueueAddToRegistry>
}
 80094be:	4628      	mov	r0, r5
 80094c0:	bd70      	pop	{r4, r5, r6, pc}
 80094c2:	2600      	movs	r6, #0
 80094c4:	e7d8      	b.n	8009478 <osMutexNew+0x2c>
 80094c6:	bf00      	nop

080094c8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80094c8:	b538      	push	{r3, r4, r5, lr}
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80094ca:	f020 0501 	bic.w	r5, r0, #1

  rmtx = (uint32_t)mutex_id & 1U;
 80094ce:	f000 0301 	and.w	r3, r0, #1
 80094d2:	f3ef 8005 	mrs	r0, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 80094d6:	b9a0      	cbnz	r0, 8009502 <osMutexAcquire+0x3a>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80094d8:	b1b5      	cbz	r5, 8009508 <osMutexAcquire+0x40>
 80094da:	460c      	mov	r4, r1
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80094dc:	4628      	mov	r0, r5
    if (rmtx != 0U) {
 80094de:	b953      	cbnz	r3, 80094f6 <osMutexAcquire+0x2e>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80094e0:	f000 fe28 	bl	800a134 <xQueueSemaphoreTake>
 80094e4:	2801      	cmp	r0, #1
 80094e6:	d00a      	beq.n	80094fe <osMutexAcquire+0x36>
          stat = osErrorResource;
 80094e8:	2c00      	cmp	r4, #0
 80094ea:	bf14      	ite	ne
 80094ec:	f06f 0001 	mvnne.w	r0, #1
 80094f0:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 80094f4:	bd38      	pop	{r3, r4, r5, pc}
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80094f6:	f000 feeb 	bl	800a2d0 <xQueueTakeMutexRecursive>
 80094fa:	2801      	cmp	r0, #1
 80094fc:	d1f4      	bne.n	80094e8 <osMutexAcquire+0x20>
  stat = osOK;
 80094fe:	2000      	movs	r0, #0
}
 8009500:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorISR;
 8009502:	f06f 0005 	mvn.w	r0, #5
}
 8009506:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorParameter;
 8009508:	f06f 0003 	mvn.w	r0, #3
}
 800950c:	bd38      	pop	{r3, r4, r5, pc}
 800950e:	bf00      	nop

08009510 <osMutexRelease>:
 8009510:	f3ef 8105 	mrs	r1, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8009514:	b9b1      	cbnz	r1, 8009544 <osMutexRelease+0x34>
 8009516:	f020 0201 	bic.w	r2, r0, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 800951a:	b1b2      	cbz	r2, 800954a <osMutexRelease+0x3a>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800951c:	b508      	push	{r3, lr}
 800951e:	f000 0301 	and.w	r3, r0, #1
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009522:	4610      	mov	r0, r2
    if (rmtx != 0U) {
 8009524:	b93b      	cbnz	r3, 8009536 <osMutexRelease+0x26>
        stat = osErrorResource;
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009526:	461a      	mov	r2, r3
 8009528:	4619      	mov	r1, r3
 800952a:	f000 fb7b 	bl	8009c24 <xQueueGenericSend>
 800952e:	2801      	cmp	r0, #1
 8009530:	d105      	bne.n	800953e <osMutexRelease+0x2e>
  stat = osOK;
 8009532:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8009534:	bd08      	pop	{r3, pc}
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009536:	f000 fc4d 	bl	8009dd4 <xQueueGiveMutexRecursive>
 800953a:	2801      	cmp	r0, #1
 800953c:	d0f9      	beq.n	8009532 <osMutexRelease+0x22>
        stat = osErrorResource;
 800953e:	f06f 0002 	mvn.w	r0, #2
}
 8009542:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8009544:	f06f 0005 	mvn.w	r0, #5
 8009548:	4770      	bx	lr
    stat = osErrorParameter;
 800954a:	f06f 0003 	mvn.w	r0, #3
}
 800954e:	4770      	bx	lr

08009550 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009552:	b083      	sub	sp, #12
 8009554:	f3ef 8505 	mrs	r5, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009558:	b98d      	cbnz	r5, 800957e <osSemaphoreNew+0x2e>
 800955a:	4603      	mov	r3, r0
 800955c:	b178      	cbz	r0, 800957e <osSemaphoreNew+0x2e>
 800955e:	4288      	cmp	r0, r1
 8009560:	460e      	mov	r6, r1
 8009562:	d30c      	bcc.n	800957e <osSemaphoreNew+0x2e>
 8009564:	4614      	mov	r4, r2
    mem = -1;

    if (attr != NULL) {
 8009566:	b182      	cbz	r2, 800958a <osSemaphoreNew+0x3a>
 8009568:	e9d2 2702 	ldrd	r2, r7, [r2, #8]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800956c:	b15a      	cbz	r2, 8009586 <osSemaphoreNew+0x36>
 800956e:	2f4f      	cmp	r7, #79	; 0x4f
 8009570:	d905      	bls.n	800957e <osSemaphoreNew+0x2e>
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 8009572:	2801      	cmp	r0, #1
 8009574:	d02e      	beq.n	80095d4 <osSemaphoreNew+0x84>
        }
      }
      else {
        if (mem == 1) {
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009576:	f000 fb13 	bl	8009ba0 <xQueueCreateCountingSemaphoreStatic>
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800957a:	4605      	mov	r5, r0
 800957c:	b9c0      	cbnz	r0, 80095b0 <osSemaphoreNew+0x60>
  hSemaphore = NULL;
 800957e:	2500      	movs	r5, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 8009580:	4628      	mov	r0, r5
 8009582:	b003      	add	sp, #12
 8009584:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009586:	2f00      	cmp	r7, #0
 8009588:	d1f9      	bne.n	800957e <osSemaphoreNew+0x2e>
      if (max_count == 1U) {
 800958a:	2b01      	cmp	r3, #1
 800958c:	d117      	bne.n	80095be <osSemaphoreNew+0x6e>
            hSemaphore = xSemaphoreCreateBinary();
 800958e:	4618      	mov	r0, r3
 8009590:	2203      	movs	r2, #3
 8009592:	2100      	movs	r1, #0
 8009594:	f000 fadc 	bl	8009b50 <xQueueGenericCreate>
 8009598:	4605      	mov	r5, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800959a:	b1ad      	cbz	r5, 80095c8 <osSemaphoreNew+0x78>
 800959c:	b1a6      	cbz	r6, 80095c8 <osSemaphoreNew+0x78>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800959e:	2300      	movs	r3, #0
 80095a0:	4628      	mov	r0, r5
 80095a2:	461a      	mov	r2, r3
 80095a4:	4619      	mov	r1, r3
 80095a6:	f000 fb3d 	bl	8009c24 <xQueueGenericSend>
 80095aa:	2801      	cmp	r0, #1
 80095ac:	d11d      	bne.n	80095ea <osSemaphoreNew+0x9a>
        if (attr != NULL) {
 80095ae:	b17c      	cbz	r4, 80095d0 <osSemaphoreNew+0x80>
          name = attr->name;
 80095b0:	6821      	ldr	r1, [r4, #0]
        vQueueAddToRegistry (hSemaphore, name);
 80095b2:	4628      	mov	r0, r5
 80095b4:	f000 ff26 	bl	800a404 <vQueueAddToRegistry>
}
 80095b8:	4628      	mov	r0, r5
 80095ba:	b003      	add	sp, #12
 80095bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80095be:	4631      	mov	r1, r6
 80095c0:	4618      	mov	r0, r3
 80095c2:	f000 fb11 	bl	8009be8 <xQueueCreateCountingSemaphore>
 80095c6:	4605      	mov	r5, r0
      if (hSemaphore != NULL) {
 80095c8:	2d00      	cmp	r5, #0
 80095ca:	d0d8      	beq.n	800957e <osSemaphoreNew+0x2e>
        if (attr != NULL) {
 80095cc:	2c00      	cmp	r4, #0
 80095ce:	d1ef      	bne.n	80095b0 <osSemaphoreNew+0x60>
          name = NULL;
 80095d0:	4621      	mov	r1, r4
 80095d2:	e7ee      	b.n	80095b2 <osSemaphoreNew+0x62>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80095d4:	2703      	movs	r7, #3
 80095d6:	4613      	mov	r3, r2
 80095d8:	4629      	mov	r1, r5
 80095da:	462a      	mov	r2, r5
 80095dc:	9700      	str	r7, [sp, #0]
 80095de:	f000 fa65 	bl	8009aac <xQueueGenericCreateStatic>
 80095e2:	4605      	mov	r5, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80095e4:	2d00      	cmp	r5, #0
 80095e6:	d1d9      	bne.n	800959c <osSemaphoreNew+0x4c>
 80095e8:	e7ee      	b.n	80095c8 <osSemaphoreNew+0x78>
            vSemaphoreDelete (hSemaphore);
 80095ea:	4628      	mov	r0, r5
            hSemaphore = NULL;
 80095ec:	2500      	movs	r5, #0
            vSemaphoreDelete (hSemaphore);
 80095ee:	f000 fee1 	bl	800a3b4 <vQueueDelete>
 80095f2:	e7c5      	b.n	8009580 <osSemaphoreNew+0x30>

080095f4 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80095f4:	b368      	cbz	r0, 8009652 <osSemaphoreAcquire+0x5e>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80095f6:	b510      	push	{r4, lr}
 80095f8:	460c      	mov	r4, r1
 80095fa:	b082      	sub	sp, #8
 80095fc:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8009600:	b1bb      	cbz	r3, 8009632 <osSemaphoreAcquire+0x3e>
    if (timeout != 0U) {
 8009602:	bb19      	cbnz	r1, 800964c <osSemaphoreAcquire+0x58>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8009604:	aa02      	add	r2, sp, #8
 8009606:	f842 1d04 	str.w	r1, [r2, #-4]!

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800960a:	f000 fe81 	bl	800a310 <xQueueReceiveFromISR>
 800960e:	2801      	cmp	r0, #1
 8009610:	d118      	bne.n	8009644 <osSemaphoreAcquire+0x50>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8009612:	9b01      	ldr	r3, [sp, #4]
 8009614:	b913      	cbnz	r3, 800961c <osSemaphoreAcquire+0x28>
  stat = osOK;
 8009616:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8009618:	b002      	add	sp, #8
 800961a:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 800961c:	4b0e      	ldr	r3, [pc, #56]	; (8009658 <osSemaphoreAcquire+0x64>)
 800961e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	f3bf 8f4f 	dsb	sy
 8009628:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800962c:	4620      	mov	r0, r4
}
 800962e:	b002      	add	sp, #8
 8009630:	bd10      	pop	{r4, pc}
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009632:	f000 fd7f 	bl	800a134 <xQueueSemaphoreTake>
 8009636:	2801      	cmp	r0, #1
 8009638:	d0ed      	beq.n	8009616 <osSemaphoreAcquire+0x22>
      if (timeout != 0U) {
 800963a:	b11c      	cbz	r4, 8009644 <osSemaphoreAcquire+0x50>
        stat = osErrorTimeout;
 800963c:	f06f 0001 	mvn.w	r0, #1
}
 8009640:	b002      	add	sp, #8
 8009642:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 8009644:	f06f 0002 	mvn.w	r0, #2
}
 8009648:	b002      	add	sp, #8
 800964a:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 800964c:	f06f 0003 	mvn.w	r0, #3
 8009650:	e7e2      	b.n	8009618 <osSemaphoreAcquire+0x24>
 8009652:	f06f 0003 	mvn.w	r0, #3
}
 8009656:	4770      	bx	lr
 8009658:	e000ed04 	.word	0xe000ed04

0800965c <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 800965c:	b328      	cbz	r0, 80096aa <osSemaphoreRelease+0x4e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800965e:	b510      	push	{r4, lr}
 8009660:	b082      	sub	sp, #8
 8009662:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8009666:	b1a3      	cbz	r3, 8009692 <osSemaphoreRelease+0x36>
    yield = pdFALSE;
 8009668:	a902      	add	r1, sp, #8
 800966a:	2400      	movs	r4, #0
 800966c:	f841 4d04 	str.w	r4, [r1, #-4]!

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009670:	f000 fc4e 	bl	8009f10 <xQueueGiveFromISR>
 8009674:	2801      	cmp	r0, #1
 8009676:	d115      	bne.n	80096a4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 8009678:	9b01      	ldr	r3, [sp, #4]
 800967a:	b183      	cbz	r3, 800969e <osSemaphoreRelease+0x42>
 800967c:	4b0c      	ldr	r3, [pc, #48]	; (80096b0 <osSemaphoreRelease+0x54>)
 800967e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009682:	601a      	str	r2, [r3, #0]
 8009684:	f3bf 8f4f 	dsb	sy
 8009688:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800968c:	4620      	mov	r0, r4
      stat = osErrorResource;
    }
  }

  return (stat);
}
 800968e:	b002      	add	sp, #8
 8009690:	bd10      	pop	{r4, pc}
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009692:	461a      	mov	r2, r3
 8009694:	4619      	mov	r1, r3
 8009696:	f000 fac5 	bl	8009c24 <xQueueGenericSend>
 800969a:	2801      	cmp	r0, #1
 800969c:	d102      	bne.n	80096a4 <osSemaphoreRelease+0x48>
  stat = osOK;
 800969e:	2000      	movs	r0, #0
}
 80096a0:	b002      	add	sp, #8
 80096a2:	bd10      	pop	{r4, pc}
      stat = osErrorResource;
 80096a4:	f06f 0002 	mvn.w	r0, #2
 80096a8:	e7fa      	b.n	80096a0 <osSemaphoreRelease+0x44>
    stat = osErrorParameter;
 80096aa:	f06f 0003 	mvn.w	r0, #3
}
 80096ae:	4770      	bx	lr
 80096b0:	e000ed04 	.word	0xe000ed04

080096b4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80096b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096b6:	b083      	sub	sp, #12
 80096b8:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80096bc:	b986      	cbnz	r6, 80096e0 <osMessageQueueNew+0x2c>
 80096be:	4605      	mov	r5, r0
 80096c0:	b170      	cbz	r0, 80096e0 <osMessageQueueNew+0x2c>
 80096c2:	b169      	cbz	r1, 80096e0 <osMessageQueueNew+0x2c>
 80096c4:	4614      	mov	r4, r2
    mem = -1;

    if (attr != NULL) {
 80096c6:	b17a      	cbz	r2, 80096e8 <osMessageQueueNew+0x34>
 80096c8:	e9d2 7202 	ldrd	r7, r2, [r2, #8]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80096cc:	b1c7      	cbz	r7, 8009700 <osMessageQueueNew+0x4c>
 80096ce:	2a4f      	cmp	r2, #79	; 0x4f
 80096d0:	d906      	bls.n	80096e0 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80096d2:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80096d4:	b122      	cbz	r2, 80096e0 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80096d6:	fb01 f505 	mul.w	r5, r1, r5
 80096da:	6963      	ldr	r3, [r4, #20]
 80096dc:	42ab      	cmp	r3, r5
 80096de:	d21c      	bcs.n	800971a <osMessageQueueNew+0x66>
  hQueue = NULL;
 80096e0:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80096e2:	4628      	mov	r0, r5
 80096e4:	b003      	add	sp, #12
 80096e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hQueue = xQueueCreate (msg_count, msg_size);
 80096e8:	f000 fa32 	bl	8009b50 <xQueueGenericCreate>
    if (hQueue != NULL) {
 80096ec:	4605      	mov	r5, r0
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d0f6      	beq.n	80096e0 <osMessageQueueNew+0x2c>
        name = NULL;
 80096f2:	4621      	mov	r1, r4
      vQueueAddToRegistry (hQueue, name);
 80096f4:	4628      	mov	r0, r5
 80096f6:	f000 fe85 	bl	800a404 <vQueueAddToRegistry>
}
 80096fa:	4628      	mov	r0, r5
 80096fc:	b003      	add	sp, #12
 80096fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009700:	2a00      	cmp	r2, #0
 8009702:	d1ed      	bne.n	80096e0 <osMessageQueueNew+0x2c>
 8009704:	6923      	ldr	r3, [r4, #16]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d1ea      	bne.n	80096e0 <osMessageQueueNew+0x2c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800970a:	6962      	ldr	r2, [r4, #20]
 800970c:	2a00      	cmp	r2, #0
 800970e:	d1e7      	bne.n	80096e0 <osMessageQueueNew+0x2c>
          hQueue = xQueueCreate (msg_count, msg_size);
 8009710:	f000 fa1e 	bl	8009b50 <xQueueGenericCreate>
    if (hQueue != NULL) {
 8009714:	4605      	mov	r5, r0
 8009716:	b938      	cbnz	r0, 8009728 <osMessageQueueNew+0x74>
 8009718:	e7e2      	b.n	80096e0 <osMessageQueueNew+0x2c>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800971a:	9600      	str	r6, [sp, #0]
 800971c:	463b      	mov	r3, r7
 800971e:	f000 f9c5 	bl	8009aac <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 8009722:	4605      	mov	r5, r0
 8009724:	2800      	cmp	r0, #0
 8009726:	d0db      	beq.n	80096e0 <osMessageQueueNew+0x2c>
        name = attr->name;
 8009728:	6821      	ldr	r1, [r4, #0]
 800972a:	e7e3      	b.n	80096f4 <osMessageQueueNew+0x40>

0800972c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800972c:	b530      	push	{r4, r5, lr}
 800972e:	461d      	mov	r5, r3
 8009730:	b083      	sub	sp, #12
 8009732:	f3ef 8205 	mrs	r2, IPSR
 8009736:	fab0 f480 	clz	r4, r0
 800973a:	fab1 f381 	clz	r3, r1
 800973e:	0964      	lsrs	r4, r4, #5
 8009740:	095b      	lsrs	r3, r3, #5

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8009742:	b1ca      	cbz	r2, 8009778 <osMessageQueuePut+0x4c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009744:	2d00      	cmp	r5, #0
 8009746:	bf18      	it	ne
 8009748:	2301      	movne	r3, #1
 800974a:	bb43      	cbnz	r3, 800979e <osMessageQueuePut+0x72>
 800974c:	bb3c      	cbnz	r4, 800979e <osMessageQueuePut+0x72>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 800974e:	aa02      	add	r2, sp, #8

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009750:	4623      	mov	r3, r4
      yield = pdFALSE;
 8009752:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009756:	f000 fb6f 	bl	8009e38 <xQueueGenericSendFromISR>
 800975a:	2801      	cmp	r0, #1
 800975c:	d11b      	bne.n	8009796 <osMessageQueuePut+0x6a>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 800975e:	9b01      	ldr	r3, [sp, #4]
 8009760:	b1b3      	cbz	r3, 8009790 <osMessageQueuePut+0x64>
 8009762:	4b10      	ldr	r3, [pc, #64]	; (80097a4 <osMessageQueuePut+0x78>)
 8009764:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009768:	601a      	str	r2, [r3, #0]
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8009772:	4620      	mov	r0, r4
      }
    }
  }

  return (stat);
}
 8009774:	b003      	add	sp, #12
 8009776:	bd30      	pop	{r4, r5, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009778:	b98c      	cbnz	r4, 800979e <osMessageQueuePut+0x72>
 800977a:	b983      	cbnz	r3, 800979e <osMessageQueuePut+0x72>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800977c:	462a      	mov	r2, r5
 800977e:	f000 fa51 	bl	8009c24 <xQueueGenericSend>
 8009782:	2801      	cmp	r0, #1
 8009784:	d004      	beq.n	8009790 <osMessageQueuePut+0x64>
        if (timeout != 0U) {
 8009786:	b135      	cbz	r5, 8009796 <osMessageQueuePut+0x6a>
          stat = osErrorTimeout;
 8009788:	f06f 0001 	mvn.w	r0, #1
}
 800978c:	b003      	add	sp, #12
 800978e:	bd30      	pop	{r4, r5, pc}
  stat = osOK;
 8009790:	2000      	movs	r0, #0
}
 8009792:	b003      	add	sp, #12
 8009794:	bd30      	pop	{r4, r5, pc}
          stat = osErrorResource;
 8009796:	f06f 0002 	mvn.w	r0, #2
}
 800979a:	b003      	add	sp, #12
 800979c:	bd30      	pop	{r4, r5, pc}
      stat = osErrorParameter;
 800979e:	f06f 0003 	mvn.w	r0, #3
 80097a2:	e7e7      	b.n	8009774 <osMessageQueuePut+0x48>
 80097a4:	e000ed04 	.word	0xe000ed04

080097a8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80097a8:	b530      	push	{r4, r5, lr}
 80097aa:	461d      	mov	r5, r3
 80097ac:	b083      	sub	sp, #12
 80097ae:	f3ef 8305 	mrs	r3, IPSR
 80097b2:	fab0 f480 	clz	r4, r0
 80097b6:	fab1 f281 	clz	r2, r1
 80097ba:	0964      	lsrs	r4, r4, #5
 80097bc:	0952      	lsrs	r2, r2, #5

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80097be:	b1c3      	cbz	r3, 80097f2 <osMessageQueueGet+0x4a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80097c0:	2d00      	cmp	r5, #0
 80097c2:	bf18      	it	ne
 80097c4:	2201      	movne	r2, #1
 80097c6:	bb3a      	cbnz	r2, 8009818 <osMessageQueueGet+0x70>
 80097c8:	bb34      	cbnz	r4, 8009818 <osMessageQueueGet+0x70>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 80097ca:	aa02      	add	r2, sp, #8
 80097cc:	f842 4d04 	str.w	r4, [r2, #-4]!

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80097d0:	f000 fd9e 	bl	800a310 <xQueueReceiveFromISR>
 80097d4:	2801      	cmp	r0, #1
 80097d6:	d11b      	bne.n	8009810 <osMessageQueueGet+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80097d8:	9b01      	ldr	r3, [sp, #4]
 80097da:	b1b3      	cbz	r3, 800980a <osMessageQueueGet+0x62>
 80097dc:	4b10      	ldr	r3, [pc, #64]	; (8009820 <osMessageQueueGet+0x78>)
 80097de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097e2:	601a      	str	r2, [r3, #0]
 80097e4:	f3bf 8f4f 	dsb	sy
 80097e8:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80097ec:	4620      	mov	r0, r4
      }
    }
  }

  return (stat);
}
 80097ee:	b003      	add	sp, #12
 80097f0:	bd30      	pop	{r4, r5, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80097f2:	b98c      	cbnz	r4, 8009818 <osMessageQueueGet+0x70>
 80097f4:	b982      	cbnz	r2, 8009818 <osMessageQueueGet+0x70>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80097f6:	462a      	mov	r2, r5
 80097f8:	f000 fbe0 	bl	8009fbc <xQueueReceive>
 80097fc:	2801      	cmp	r0, #1
 80097fe:	d004      	beq.n	800980a <osMessageQueueGet+0x62>
        if (timeout != 0U) {
 8009800:	b135      	cbz	r5, 8009810 <osMessageQueueGet+0x68>
          stat = osErrorTimeout;
 8009802:	f06f 0001 	mvn.w	r0, #1
}
 8009806:	b003      	add	sp, #12
 8009808:	bd30      	pop	{r4, r5, pc}
  stat = osOK;
 800980a:	2000      	movs	r0, #0
}
 800980c:	b003      	add	sp, #12
 800980e:	bd30      	pop	{r4, r5, pc}
          stat = osErrorResource;
 8009810:	f06f 0002 	mvn.w	r0, #2
}
 8009814:	b003      	add	sp, #12
 8009816:	bd30      	pop	{r4, r5, pc}
      stat = osErrorParameter;
 8009818:	f06f 0003 	mvn.w	r0, #3
 800981c:	e7e7      	b.n	80097ee <osMessageQueueGet+0x46>
 800981e:	bf00      	nop
 8009820:	e000ed04 	.word	0xe000ed04

08009824 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009824:	b430      	push	{r4, r5}
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009826:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800982a:	4d03      	ldr	r5, [pc, #12]	; (8009838 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800982c:	4c03      	ldr	r4, [pc, #12]	; (800983c <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800982e:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009830:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009832:	6013      	str	r3, [r2, #0]
}
 8009834:	bc30      	pop	{r4, r5}
 8009836:	4770      	bx	lr
 8009838:	24000a44 	.word	0x24000a44
 800983c:	24000244 	.word	0x24000244

08009840 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009840:	b430      	push	{r4, r5}
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009842:	f44f 6380 	mov.w	r3, #1024	; 0x400
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009846:	4d03      	ldr	r5, [pc, #12]	; (8009854 <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009848:	4c03      	ldr	r4, [pc, #12]	; (8009858 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800984a:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800984c:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800984e:	6013      	str	r3, [r2, #0]
}
 8009850:	bc30      	pop	{r4, r5}
 8009852:	4770      	bx	lr
 8009854:	24001aac 	.word	0x24001aac
 8009858:	24000aac 	.word	0x24000aac

0800985c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800985c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009860:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009864:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009866:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009868:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800986a:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800986c:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop

08009874 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009874:	2300      	movs	r3, #0
 8009876:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop

0800987c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800987c:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800987e:	6802      	ldr	r2, [r0, #0]
{
 8009880:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009882:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8009884:	3201      	adds	r2, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009886:	e9c1 3401 	strd	r3, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800988a:	689c      	ldr	r4, [r3, #8]
 800988c:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800988e:	6099      	str	r1, [r3, #8]
}
 8009890:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8009894:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8009896:	6002      	str	r2, [r0, #0]
}
 8009898:	4770      	bx	lr
 800989a:	bf00      	nop

0800989c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800989c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800989e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80098a0:	1c6b      	adds	r3, r5, #1
 80098a2:	d011      	beq.n	80098c8 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80098a4:	f100 0208 	add.w	r2, r0, #8
 80098a8:	e000      	b.n	80098ac <vListInsert+0x10>
 80098aa:	461a      	mov	r2, r3
 80098ac:	6853      	ldr	r3, [r2, #4]
 80098ae:	681c      	ldr	r4, [r3, #0]
 80098b0:	42ac      	cmp	r4, r5
 80098b2:	d9fa      	bls.n	80098aa <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80098b4:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80098b6:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80098b8:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80098ba:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80098bc:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80098be:	6051      	str	r1, [r2, #4]
	pxNewListItem->pxContainer = pxList;
 80098c0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80098c2:	6004      	str	r4, [r0, #0]
}
 80098c4:	bc30      	pop	{r4, r5}
 80098c6:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80098c8:	6902      	ldr	r2, [r0, #16]
 80098ca:	6853      	ldr	r3, [r2, #4]
 80098cc:	e7f2      	b.n	80098b4 <vListInsert+0x18>
 80098ce:	bf00      	nop

080098d0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80098d0:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80098d2:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
{
 80098d6:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80098d8:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80098da:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80098dc:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 80098de:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 80098e0:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80098e4:	604a      	str	r2, [r1, #4]
	( pxList->uxNumberOfItems )--;
 80098e6:	681a      	ldr	r2, [r3, #0]
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80098e8:	bf08      	it	eq
 80098ea:	6059      	streq	r1, [r3, #4]
	pxItemToRemove->pxContainer = NULL;
 80098ec:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 80098ee:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 80098f0:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80098f2:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80098f4:	6818      	ldr	r0, [r3, #0]
}
 80098f6:	4770      	bx	lr

080098f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	4616      	mov	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80098fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80098fe:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009900:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009902:	b92a      	cbnz	r2, 8009910 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009904:	6806      	ldr	r6, [r0, #0]
 8009906:	3501      	adds	r5, #1
 8009908:	b366      	cbz	r6, 8009964 <prvCopyDataToQueue+0x6c>
BaseType_t xReturn = pdFALSE;
 800990a:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800990c:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 800990e:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8009910:	b97e      	cbnz	r6, 8009932 <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009912:	6840      	ldr	r0, [r0, #4]
 8009914:	3501      	adds	r5, #1
 8009916:	f00a f90e 	bl	8013b36 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800991a:	6863      	ldr	r3, [r4, #4]
 800991c:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800991e:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009920:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009922:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009924:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009926:	d3f0      	bcc.n	800990a <prvCopyDataToQueue+0x12>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009928:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 800992a:	4630      	mov	r0, r6
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800992c:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800992e:	6063      	str	r3, [r4, #4]
}
 8009930:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009932:	68c0      	ldr	r0, [r0, #12]
 8009934:	f00a f8ff 	bl	8013b36 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009938:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800993a:	68e3      	ldr	r3, [r4, #12]
 800993c:	4252      	negs	r2, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800993e:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009940:	4413      	add	r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009942:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009944:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009946:	d202      	bcs.n	800994e <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009948:	68a3      	ldr	r3, [r4, #8]
 800994a:	441a      	add	r2, r3
 800994c:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800994e:	2e02      	cmp	r6, #2
 8009950:	d003      	beq.n	800995a <prvCopyDataToQueue+0x62>
 8009952:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 8009954:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009956:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8009958:	bd70      	pop	{r4, r5, r6, pc}
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800995a:	2d00      	cmp	r5, #0
 800995c:	d1d5      	bne.n	800990a <prvCopyDataToQueue+0x12>
 800995e:	2501      	movs	r5, #1
BaseType_t xReturn = pdFALSE;
 8009960:	2000      	movs	r0, #0
 8009962:	e7d3      	b.n	800990c <prvCopyDataToQueue+0x14>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009964:	6880      	ldr	r0, [r0, #8]
 8009966:	f001 fab5 	bl	800aed4 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800996a:	60a6      	str	r6, [r4, #8]
 800996c:	e7ce      	b.n	800990c <prvCopyDataToQueue+0x14>
 800996e:	bf00      	nop

08009970 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009970:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009972:	b172      	cbz	r2, 8009992 <prvCopyDataFromQueue+0x22>
 8009974:	460b      	mov	r3, r1
{
 8009976:	b410      	push	{r4}
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009978:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800997c:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800997e:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009980:	60c1      	str	r1, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009982:	d301      	bcc.n	8009988 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009984:	6801      	ldr	r1, [r0, #0]
 8009986:	60c1      	str	r1, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009988:	4618      	mov	r0, r3
	}
}
 800998a:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800998e:	f00a b8d2 	b.w	8013b36 <memcpy>
 8009992:	4770      	bx	lr

08009994 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009994:	b570      	push	{r4, r5, r6, lr}
 8009996:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009998:	f001 fdac 	bl	800b4f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800999c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 80099a0:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80099a2:	2c00      	cmp	r4, #0
 80099a4:	dd16      	ble.n	80099d4 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80099a8:	b1a3      	cbz	r3, 80099d4 <prvUnlockQueue+0x40>
 80099aa:	f105 0624 	add.w	r6, r5, #36	; 0x24
 80099ae:	e005      	b.n	80099bc <prvUnlockQueue+0x28>
 80099b0:	3c01      	subs	r4, #1
 80099b2:	b2e3      	uxtb	r3, r4
 80099b4:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80099b6:	b16b      	cbz	r3, 80099d4 <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80099ba:	b15b      	cbz	r3, 80099d4 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099bc:	4630      	mov	r0, r6
 80099be:	f001 f995 	bl	800acec <xTaskRemoveFromEventList>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	d0f4      	beq.n	80099b0 <prvUnlockQueue+0x1c>
 80099c6:	3c01      	subs	r4, #1
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80099c8:	f001 fa26 	bl	800ae18 <vTaskMissedYield>
 80099cc:	b2e3      	uxtb	r3, r4
 80099ce:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1f1      	bne.n	80099b8 <prvUnlockQueue+0x24>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80099d4:	23ff      	movs	r3, #255	; 0xff
 80099d6:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80099da:	f001 fdad 	bl	800b538 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80099de:	f001 fd89 	bl	800b4f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80099e2:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 80099e6:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099e8:	2c00      	cmp	r4, #0
 80099ea:	dd16      	ble.n	8009a1a <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099ec:	692b      	ldr	r3, [r5, #16]
 80099ee:	b1a3      	cbz	r3, 8009a1a <prvUnlockQueue+0x86>
 80099f0:	f105 0610 	add.w	r6, r5, #16
 80099f4:	e005      	b.n	8009a02 <prvUnlockQueue+0x6e>
 80099f6:	3c01      	subs	r4, #1
 80099f8:	b2e3      	uxtb	r3, r4
 80099fa:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099fc:	b16b      	cbz	r3, 8009a1a <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099fe:	692b      	ldr	r3, [r5, #16]
 8009a00:	b15b      	cbz	r3, 8009a1a <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a02:	4630      	mov	r0, r6
 8009a04:	f001 f972 	bl	800acec <xTaskRemoveFromEventList>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	d0f4      	beq.n	80099f6 <prvUnlockQueue+0x62>
 8009a0c:	3c01      	subs	r4, #1
				{
					vTaskMissedYield();
 8009a0e:	f001 fa03 	bl	800ae18 <vTaskMissedYield>
 8009a12:	b2e3      	uxtb	r3, r4
 8009a14:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d1f1      	bne.n	80099fe <prvUnlockQueue+0x6a>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009a1a:	23ff      	movs	r3, #255	; 0xff
 8009a1c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8009a20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8009a24:	f001 bd88 	b.w	800b538 <vPortExitCritical>

08009a28 <xQueueGenericReset>:
{
 8009a28:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8009a2a:	b1e0      	cbz	r0, 8009a66 <xQueueGenericReset+0x3e>
 8009a2c:	4604      	mov	r4, r0
 8009a2e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8009a30:	f001 fd60 	bl	800b4f4 <vPortEnterCritical>
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a34:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a36:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a38:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8009a3a:	20ff      	movs	r0, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a3c:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a3e:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a42:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a46:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 8009a4a:	fb03 f301 	mul.w	r3, r3, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a4e:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a50:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a52:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a54:	60a3      	str	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a56:	60e2      	str	r2, [r4, #12]
		if( xNewQueue == pdFALSE )
 8009a58:	b975      	cbnz	r5, 8009a78 <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a5a:	6923      	ldr	r3, [r4, #16]
 8009a5c:	b9ab      	cbnz	r3, 8009a8a <xQueueGenericReset+0x62>
	taskEXIT_CRITICAL();
 8009a5e:	f001 fd6b 	bl	800b538 <vPortExitCritical>
}
 8009a62:	2001      	movs	r0, #1
 8009a64:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6a:	f383 8811 	msr	BASEPRI, r3
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f3bf 8f4f 	dsb	sy
 8009a76:	e7fe      	b.n	8009a76 <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a78:	f104 0010 	add.w	r0, r4, #16
 8009a7c:	f7ff feee 	bl	800985c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a80:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009a84:	f7ff feea 	bl	800985c <vListInitialise>
 8009a88:	e7e9      	b.n	8009a5e <xQueueGenericReset+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a8a:	f104 0010 	add.w	r0, r4, #16
 8009a8e:	f001 f92d 	bl	800acec <xTaskRemoveFromEventList>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	d0e3      	beq.n	8009a5e <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8009a96:	4b04      	ldr	r3, [pc, #16]	; (8009aa8 <xQueueGenericReset+0x80>)
 8009a98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a9c:	601a      	str	r2, [r3, #0]
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	e7da      	b.n	8009a5e <xQueueGenericReset+0x36>
 8009aa8:	e000ed04 	.word	0xe000ed04

08009aac <xQueueGenericCreateStatic>:
	{
 8009aac:	b570      	push	{r4, r5, r6, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009ab4:	b940      	cbnz	r0, 8009ac8 <xQueueGenericCreateStatic+0x1c>
 8009ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	e7fe      	b.n	8009ac6 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8009ac8:	b153      	cbz	r3, 8009ae0 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009aca:	b192      	cbz	r2, 8009af2 <xQueueGenericCreateStatic+0x46>
 8009acc:	b989      	cbnz	r1, 8009af2 <xQueueGenericCreateStatic+0x46>
 8009ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	e7fe      	b.n	8009ade <xQueueGenericCreateStatic+0x32>
 8009ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae4:	f383 8811 	msr	BASEPRI, r3
 8009ae8:	f3bf 8f6f 	isb	sy
 8009aec:	f3bf 8f4f 	dsb	sy
 8009af0:	e7fe      	b.n	8009af0 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009af2:	b94a      	cbnz	r2, 8009b08 <xQueueGenericCreateStatic+0x5c>
 8009af4:	b141      	cbz	r1, 8009b08 <xQueueGenericCreateStatic+0x5c>
 8009af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009afa:	f383 8811 	msr	BASEPRI, r3
 8009afe:	f3bf 8f6f 	isb	sy
 8009b02:	f3bf 8f4f 	dsb	sy
 8009b06:	e7fe      	b.n	8009b06 <xQueueGenericCreateStatic+0x5a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b08:	2450      	movs	r4, #80	; 0x50
 8009b0a:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b0c:	9c01      	ldr	r4, [sp, #4]
 8009b0e:	2c50      	cmp	r4, #80	; 0x50
 8009b10:	d008      	beq.n	8009b24 <xQueueGenericCreateStatic+0x78>
 8009b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b16:	f383 8811 	msr	BASEPRI, r3
 8009b1a:	f3bf 8f6f 	isb	sy
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	e7fe      	b.n	8009b22 <xQueueGenericCreateStatic+0x76>
 8009b24:	461c      	mov	r4, r3
 8009b26:	4613      	mov	r3, r2
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b28:	2601      	movs	r6, #1
 8009b2a:	460a      	mov	r2, r1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b2c:	2900      	cmp	r1, #0
 8009b2e:	bf08      	it	eq
 8009b30:	4623      	moveq	r3, r4
	pxNewQueue->uxLength = uxQueueLength;
 8009b32:	63e0      	str	r0, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b34:	4631      	mov	r1, r6
 8009b36:	4620      	mov	r0, r4
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b38:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8009b3a:	6422      	str	r2, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b3c:	f884 6046 	strb.w	r6, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b40:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b42:	f7ff ff71 	bl	8009a28 <xQueueGenericReset>
	}
 8009b46:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8009b48:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	}
 8009b4c:	b002      	add	sp, #8
 8009b4e:	bd70      	pop	{r4, r5, r6, pc}

08009b50 <xQueueGenericCreate>:
	{
 8009b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b52:	b940      	cbnz	r0, 8009b66 <xQueueGenericCreate+0x16>
 8009b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b58:	f383 8811 	msr	BASEPRI, r3
 8009b5c:	f3bf 8f6f 	isb	sy
 8009b60:	f3bf 8f4f 	dsb	sy
 8009b64:	e7fe      	b.n	8009b64 <xQueueGenericCreate+0x14>
 8009b66:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b68:	fb01 f000 	mul.w	r0, r1, r0
 8009b6c:	4617      	mov	r7, r2
 8009b6e:	460d      	mov	r5, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009b70:	3050      	adds	r0, #80	; 0x50
 8009b72:	f001 fe37 	bl	800b7e4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8009b76:	4604      	mov	r4, r0
 8009b78:	b178      	cbz	r0, 8009b9a <xQueueGenericCreate+0x4a>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009b7a:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b7c:	f100 0350 	add.w	r3, r0, #80	; 0x50
	pxNewQueue->uxLength = uxQueueLength;
 8009b80:	63c6      	str	r6, [r0, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b82:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b84:	4295      	cmp	r5, r2
 8009b86:	bf08      	it	eq
 8009b88:	4603      	moveq	r3, r0
	pxNewQueue->uxItemSize = uxItemSize;
 8009b8a:	6405      	str	r5, [r0, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009b8c:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b90:	6003      	str	r3, [r0, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b92:	f7ff ff49 	bl	8009a28 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8009b96:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
 8009b9a:	4620      	mov	r0, r4
 8009b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b9e:	bf00      	nop

08009ba0 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 8009ba0:	b940      	cbnz	r0, 8009bb4 <xQueueCreateCountingSemaphoreStatic+0x14>
 8009ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba6:	f383 8811 	msr	BASEPRI, r3
 8009baa:	f3bf 8f6f 	isb	sy
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	e7fe      	b.n	8009bb2 <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009bb4:	4288      	cmp	r0, r1
 8009bb6:	d208      	bcs.n	8009bca <xQueueCreateCountingSemaphoreStatic+0x2a>
 8009bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bbc:	f383 8811 	msr	BASEPRI, r3
 8009bc0:	f3bf 8f6f 	isb	sy
 8009bc4:	f3bf 8f4f 	dsb	sy
 8009bc8:	e7fe      	b.n	8009bc8 <xQueueCreateCountingSemaphoreStatic+0x28>
	{
 8009bca:	b510      	push	{r4, lr}
 8009bcc:	4613      	mov	r3, r2
 8009bce:	b082      	sub	sp, #8
 8009bd0:	460c      	mov	r4, r1
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2102      	movs	r1, #2
 8009bd6:	9100      	str	r1, [sp, #0]
 8009bd8:	4611      	mov	r1, r2
 8009bda:	f7ff ff67 	bl	8009aac <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8009bde:	b100      	cbz	r0, 8009be2 <xQueueCreateCountingSemaphoreStatic+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009be0:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8009be2:	b002      	add	sp, #8
 8009be4:	bd10      	pop	{r4, pc}
 8009be6:	bf00      	nop

08009be8 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8009be8:	b940      	cbnz	r0, 8009bfc <xQueueCreateCountingSemaphore+0x14>
 8009bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bee:	f383 8811 	msr	BASEPRI, r3
 8009bf2:	f3bf 8f6f 	isb	sy
 8009bf6:	f3bf 8f4f 	dsb	sy
 8009bfa:	e7fe      	b.n	8009bfa <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009bfc:	4288      	cmp	r0, r1
 8009bfe:	d208      	bcs.n	8009c12 <xQueueCreateCountingSemaphore+0x2a>
 8009c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c04:	f383 8811 	msr	BASEPRI, r3
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	f3bf 8f4f 	dsb	sy
 8009c10:	e7fe      	b.n	8009c10 <xQueueCreateCountingSemaphore+0x28>
	{
 8009c12:	b510      	push	{r4, lr}
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009c14:	2202      	movs	r2, #2
 8009c16:	460c      	mov	r4, r1
 8009c18:	2100      	movs	r1, #0
 8009c1a:	f7ff ff99 	bl	8009b50 <xQueueGenericCreate>
		if( xHandle != NULL )
 8009c1e:	b100      	cbz	r0, 8009c22 <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009c20:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8009c22:	bd10      	pop	{r4, pc}

08009c24 <xQueueGenericSend>:
{
 8009c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c28:	b084      	sub	sp, #16
 8009c2a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	f000 809d 	beq.w	8009d6c <xQueueGenericSend+0x148>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c32:	2900      	cmp	r1, #0
 8009c34:	f000 808d 	beq.w	8009d52 <xQueueGenericSend+0x12e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c38:	2b02      	cmp	r3, #2
 8009c3a:	d10b      	bne.n	8009c54 <xQueueGenericSend+0x30>
 8009c3c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009c3e:	2a01      	cmp	r2, #1
 8009c40:	d008      	beq.n	8009c54 <xQueueGenericSend+0x30>
 8009c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c46:	f383 8811 	msr	BASEPRI, r3
 8009c4a:	f3bf 8f6f 	isb	sy
 8009c4e:	f3bf 8f4f 	dsb	sy
 8009c52:	e7fe      	b.n	8009c52 <xQueueGenericSend+0x2e>
 8009c54:	4604      	mov	r4, r0
 8009c56:	461e      	mov	r6, r3
 8009c58:	4689      	mov	r9, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c5a:	f001 f8e9 	bl	800ae30 <xTaskGetSchedulerState>
 8009c5e:	b950      	cbnz	r0, 8009c76 <xQueueGenericSend+0x52>
 8009c60:	9b01      	ldr	r3, [sp, #4]
 8009c62:	b143      	cbz	r3, 8009c76 <xQueueGenericSend+0x52>
 8009c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	e7fe      	b.n	8009c74 <xQueueGenericSend+0x50>
 8009c76:	f1a6 0502 	sub.w	r5, r6, #2
{
 8009c7a:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8009c7c:	f8df a124 	ldr.w	sl, [pc, #292]	; 8009da4 <xQueueGenericSend+0x180>
 8009c80:	fab5 f585 	clz	r5, r5
		prvLockQueue( pxQueue );
 8009c84:	46b8      	mov	r8, r7
 8009c86:	096d      	lsrs	r5, r5, #5
 8009c88:	e007      	b.n	8009c9a <xQueueGenericSend+0x76>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8009c8a:	f001 fc55 	bl	800b538 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f7ff fe80 	bl	8009994 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c94:	f000 ff14 	bl	800aac0 <xTaskResumeAll>
 8009c98:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8009c9a:	f001 fc2b 	bl	800b4f4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009ca0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d33f      	bcc.n	8009d26 <xQueueGenericSend+0x102>
 8009ca6:	2d00      	cmp	r5, #0
 8009ca8:	d13d      	bne.n	8009d26 <xQueueGenericSend+0x102>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009caa:	9b01      	ldr	r3, [sp, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d066      	beq.n	8009d7e <xQueueGenericSend+0x15a>
				else if( xEntryTimeSet == pdFALSE )
 8009cb0:	b917      	cbnz	r7, 8009cb8 <xQueueGenericSend+0x94>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009cb2:	a802      	add	r0, sp, #8
 8009cb4:	f001 f85e 	bl	800ad74 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8009cb8:	f001 fc3e 	bl	800b538 <vPortExitCritical>
		vTaskSuspendAll();
 8009cbc:	f000 fef8 	bl	800aab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cc0:	f001 fc18 	bl	800b4f4 <vPortEnterCritical>
 8009cc4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009cc8:	2bff      	cmp	r3, #255	; 0xff
 8009cca:	d101      	bne.n	8009cd0 <xQueueGenericSend+0xac>
 8009ccc:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 8009cd0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009cd4:	2bff      	cmp	r3, #255	; 0xff
 8009cd6:	d101      	bne.n	8009cdc <xQueueGenericSend+0xb8>
 8009cd8:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 8009cdc:	f001 fc2c 	bl	800b538 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ce0:	a901      	add	r1, sp, #4
 8009ce2:	a802      	add	r0, sp, #8
 8009ce4:	f001 f852 	bl	800ad8c <xTaskCheckForTimeOut>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	d153      	bne.n	8009d94 <xQueueGenericSend+0x170>
	taskENTER_CRITICAL();
 8009cec:	f001 fc02 	bl	800b4f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009cf0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009cf2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d1c8      	bne.n	8009c8a <xQueueGenericSend+0x66>
	taskEXIT_CRITICAL();
 8009cf8:	f001 fc1e 	bl	800b538 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009cfc:	9901      	ldr	r1, [sp, #4]
 8009cfe:	f104 0010 	add.w	r0, r4, #16
 8009d02:	f000 ffbb 	bl	800ac7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009d06:	4620      	mov	r0, r4
 8009d08:	f7ff fe44 	bl	8009994 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d0c:	f000 fed8 	bl	800aac0 <xTaskResumeAll>
 8009d10:	2800      	cmp	r0, #0
 8009d12:	d1c1      	bne.n	8009c98 <xQueueGenericSend+0x74>
					portYIELD_WITHIN_API();
 8009d14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009d18:	f8ca 3000 	str.w	r3, [sl]
 8009d1c:	f3bf 8f4f 	dsb	sy
 8009d20:	f3bf 8f6f 	isb	sy
 8009d24:	e7b8      	b.n	8009c98 <xQueueGenericSend+0x74>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d26:	4632      	mov	r2, r6
 8009d28:	4649      	mov	r1, r9
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	f7ff fde4 	bl	80098f8 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d32:	bb43      	cbnz	r3, 8009d86 <xQueueGenericSend+0x162>
					else if( xYieldRequired != pdFALSE )
 8009d34:	b138      	cbz	r0, 8009d46 <xQueueGenericSend+0x122>
						queueYIELD_IF_USING_PREEMPTION();
 8009d36:	4b1b      	ldr	r3, [pc, #108]	; (8009da4 <xQueueGenericSend+0x180>)
 8009d38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d3c:	601a      	str	r2, [r3, #0]
 8009d3e:	f3bf 8f4f 	dsb	sy
 8009d42:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8009d46:	f001 fbf7 	bl	800b538 <vPortExitCritical>
				return pdPASS;
 8009d4a:	2001      	movs	r0, #1
}
 8009d4c:	b004      	add	sp, #16
 8009d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d52:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009d54:	2a00      	cmp	r2, #0
 8009d56:	f43f af6f 	beq.w	8009c38 <xQueueGenericSend+0x14>
 8009d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5e:	f383 8811 	msr	BASEPRI, r3
 8009d62:	f3bf 8f6f 	isb	sy
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	e7fe      	b.n	8009d6a <xQueueGenericSend+0x146>
 8009d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d70:	f383 8811 	msr	BASEPRI, r3
 8009d74:	f3bf 8f6f 	isb	sy
 8009d78:	f3bf 8f4f 	dsb	sy
 8009d7c:	e7fe      	b.n	8009d7c <xQueueGenericSend+0x158>
					taskEXIT_CRITICAL();
 8009d7e:	f001 fbdb 	bl	800b538 <vPortExitCritical>
					return errQUEUE_FULL;
 8009d82:	4628      	mov	r0, r5
 8009d84:	e7e2      	b.n	8009d4c <xQueueGenericSend+0x128>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d86:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009d8a:	f000 ffaf 	bl	800acec <xTaskRemoveFromEventList>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	d1d1      	bne.n	8009d36 <xQueueGenericSend+0x112>
 8009d92:	e7d8      	b.n	8009d46 <xQueueGenericSend+0x122>
			prvUnlockQueue( pxQueue );
 8009d94:	4620      	mov	r0, r4
 8009d96:	f7ff fdfd 	bl	8009994 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d9a:	f000 fe91 	bl	800aac0 <xTaskResumeAll>
			return errQUEUE_FULL;
 8009d9e:	2000      	movs	r0, #0
 8009da0:	e7d4      	b.n	8009d4c <xQueueGenericSend+0x128>
 8009da2:	bf00      	nop
 8009da4:	e000ed04 	.word	0xe000ed04

08009da8 <xQueueCreateMutexStatic>:
	{
 8009da8:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009daa:	2200      	movs	r2, #0
	{
 8009dac:	b082      	sub	sp, #8
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009dae:	460b      	mov	r3, r1
 8009db0:	9000      	str	r0, [sp, #0]
 8009db2:	4611      	mov	r1, r2
 8009db4:	2001      	movs	r0, #1
 8009db6:	f7ff fe79 	bl	8009aac <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8009dba:	4604      	mov	r4, r0
 8009dbc:	b138      	cbz	r0, 8009dce <xQueueCreateMutexStatic+0x26>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009dc2:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009dc4:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009dc6:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009dc8:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009dca:	f7ff ff2b 	bl	8009c24 <xQueueGenericSend>
	}
 8009dce:	4620      	mov	r0, r4
 8009dd0:	b002      	add	sp, #8
 8009dd2:	bd10      	pop	{r4, pc}

08009dd4 <xQueueGiveMutexRecursive>:
	{
 8009dd4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8009dd6:	b138      	cbz	r0, 8009de8 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009dd8:	6885      	ldr	r5, [r0, #8]
 8009dda:	4604      	mov	r4, r0
 8009ddc:	f001 f822 	bl	800ae24 <xTaskGetCurrentTaskHandle>
 8009de0:	4285      	cmp	r5, r0
 8009de2:	d00a      	beq.n	8009dfa <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8009de4:	2000      	movs	r0, #0
	}
 8009de6:	bd38      	pop	{r3, r4, r5, pc}
 8009de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dec:	f383 8811 	msr	BASEPRI, r3
 8009df0:	f3bf 8f6f 	isb	sy
 8009df4:	f3bf 8f4f 	dsb	sy
 8009df8:	e7fe      	b.n	8009df8 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8009dfa:	68e3      	ldr	r3, [r4, #12]
 8009dfc:	3b01      	subs	r3, #1
 8009dfe:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009e00:	b10b      	cbz	r3, 8009e06 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 8009e02:	2001      	movs	r0, #1
	}
 8009e04:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009e06:	4620      	mov	r0, r4
 8009e08:	461a      	mov	r2, r3
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	f7ff ff0a 	bl	8009c24 <xQueueGenericSend>
			xReturn = pdPASS;
 8009e10:	2001      	movs	r0, #1
	}
 8009e12:	bd38      	pop	{r3, r4, r5, pc}

08009e14 <xQueueCreateMutex>:
	{
 8009e14:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009e16:	4602      	mov	r2, r0
 8009e18:	2100      	movs	r1, #0
 8009e1a:	2001      	movs	r0, #1
 8009e1c:	f7ff fe98 	bl	8009b50 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8009e20:	4604      	mov	r4, r0
 8009e22:	b138      	cbz	r0, 8009e34 <xQueueCreateMutex+0x20>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e24:	2300      	movs	r3, #0
 8009e26:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009e28:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009e2a:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009e2c:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009e2e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009e30:	f7ff fef8 	bl	8009c24 <xQueueGenericSend>
	}
 8009e34:	4620      	mov	r0, r4
 8009e36:	bd10      	pop	{r4, pc}

08009e38 <xQueueGenericSendFromISR>:
{
 8009e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	d038      	beq.n	8009eb2 <xQueueGenericSendFromISR+0x7a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e40:	b359      	cbz	r1, 8009e9a <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e42:	2b02      	cmp	r3, #2
 8009e44:	d10b      	bne.n	8009e5e <xQueueGenericSendFromISR+0x26>
 8009e46:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009e48:	2c01      	cmp	r4, #1
 8009e4a:	d008      	beq.n	8009e5e <xQueueGenericSendFromISR+0x26>
 8009e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	e7fe      	b.n	8009e5c <xQueueGenericSendFromISR+0x24>
 8009e5e:	4604      	mov	r4, r0
 8009e60:	461f      	mov	r7, r3
 8009e62:	4690      	mov	r8, r2
 8009e64:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e66:	f001 fc67 	bl	800b738 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e6a:	f3ef 8611 	mrs	r6, BASEPRI
 8009e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009e80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d31e      	bcc.n	8009ec4 <xQueueGenericSendFromISR+0x8c>
 8009e86:	f1a7 0002 	sub.w	r0, r7, #2
 8009e8a:	fab0 f080 	clz	r0, r0
 8009e8e:	0940      	lsrs	r0, r0, #5
 8009e90:	b9c0      	cbnz	r0, 8009ec4 <xQueueGenericSendFromISR+0x8c>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009e92:	f386 8811 	msr	BASEPRI, r6
}
 8009e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e9a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009e9c:	2c00      	cmp	r4, #0
 8009e9e:	d0d0      	beq.n	8009e42 <xQueueGenericSendFromISR+0xa>
	__asm volatile
 8009ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	e7fe      	b.n	8009eb0 <xQueueGenericSendFromISR+0x78>
 8009eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb6:	f383 8811 	msr	BASEPRI, r3
 8009eba:	f3bf 8f6f 	isb	sy
 8009ebe:	f3bf 8f4f 	dsb	sy
 8009ec2:	e7fe      	b.n	8009ec2 <xQueueGenericSendFromISR+0x8a>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009ec4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ec8:	463a      	mov	r2, r7
 8009eca:	4649      	mov	r1, r9
 8009ecc:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8009ece:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ed0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ed2:	f7ff fd11 	bl	80098f8 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009ed6:	1c6b      	adds	r3, r5, #1
 8009ed8:	d008      	beq.n	8009eec <xQueueGenericSendFromISR+0xb4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009eda:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8009edc:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009ede:	b25b      	sxtb	r3, r3
 8009ee0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8009ee4:	f386 8811 	msr	BASEPRI, r6
}
 8009ee8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009eee:	b90b      	cbnz	r3, 8009ef4 <xQueueGenericSendFromISR+0xbc>
			xReturn = pdPASS;
 8009ef0:	2001      	movs	r0, #1
 8009ef2:	e7ce      	b.n	8009e92 <xQueueGenericSendFromISR+0x5a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ef4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009ef8:	f000 fef8 	bl	800acec <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d0f7      	beq.n	8009ef0 <xQueueGenericSendFromISR+0xb8>
 8009f00:	f1b8 0f00 	cmp.w	r8, #0
 8009f04:	d0f4      	beq.n	8009ef0 <xQueueGenericSendFromISR+0xb8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f06:	2001      	movs	r0, #1
 8009f08:	f8c8 0000 	str.w	r0, [r8]
 8009f0c:	e7c1      	b.n	8009e92 <xQueueGenericSendFromISR+0x5a>
 8009f0e:	bf00      	nop

08009f10 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8009f10:	b370      	cbz	r0, 8009f70 <xQueueGiveFromISR+0x60>
	configASSERT( pxQueue->uxItemSize == 0 );
 8009f12:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009f14:	b143      	cbz	r3, 8009f28 <xQueueGiveFromISR+0x18>
	__asm volatile
 8009f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1a:	f383 8811 	msr	BASEPRI, r3
 8009f1e:	f3bf 8f6f 	isb	sy
 8009f22:	f3bf 8f4f 	dsb	sy
 8009f26:	e7fe      	b.n	8009f26 <xQueueGiveFromISR+0x16>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009f28:	6803      	ldr	r3, [r0, #0]
 8009f2a:	b353      	cbz	r3, 8009f82 <xQueueGiveFromISR+0x72>
{
 8009f2c:	b570      	push	{r4, r5, r6, lr}
 8009f2e:	4604      	mov	r4, r0
 8009f30:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f32:	f001 fc01 	bl	800b738 <vPortValidateInterruptPriority>
	__asm volatile
 8009f36:	f3ef 8611 	mrs	r6, BASEPRI
 8009f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3e:	f383 8811 	msr	BASEPRI, r3
 8009f42:	f3bf 8f6f 	isb	sy
 8009f46:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f4a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009f4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d927      	bls.n	8009fa2 <xQueueGiveFromISR+0x92>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f52:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f56:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f58:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f5a:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8009f5c:	1c5a      	adds	r2, r3, #1
 8009f5e:	d01c      	beq.n	8009f9a <xQueueGiveFromISR+0x8a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f60:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8009f62:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f64:	b25b      	sxtb	r3, r3
 8009f66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8009f6a:	f386 8811 	msr	BASEPRI, r6
}
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}
	__asm volatile
 8009f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f74:	f383 8811 	msr	BASEPRI, r3
 8009f78:	f3bf 8f6f 	isb	sy
 8009f7c:	f3bf 8f4f 	dsb	sy
 8009f80:	e7fe      	b.n	8009f80 <xQueueGiveFromISR+0x70>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009f82:	6883      	ldr	r3, [r0, #8]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d0d1      	beq.n	8009f2c <xQueueGiveFromISR+0x1c>
 8009f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8c:	f383 8811 	msr	BASEPRI, r3
 8009f90:	f3bf 8f6f 	isb	sy
 8009f94:	f3bf 8f4f 	dsb	sy
 8009f98:	e7fe      	b.n	8009f98 <xQueueGiveFromISR+0x88>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f9c:	b91b      	cbnz	r3, 8009fa6 <xQueueGiveFromISR+0x96>
			xReturn = pdPASS;
 8009f9e:	2001      	movs	r0, #1
 8009fa0:	e7e3      	b.n	8009f6a <xQueueGiveFromISR+0x5a>
			xReturn = errQUEUE_FULL;
 8009fa2:	2000      	movs	r0, #0
 8009fa4:	e7e1      	b.n	8009f6a <xQueueGiveFromISR+0x5a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fa6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009faa:	f000 fe9f 	bl	800acec <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8009fae:	2d00      	cmp	r5, #0
 8009fb0:	d0f5      	beq.n	8009f9e <xQueueGiveFromISR+0x8e>
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d0f3      	beq.n	8009f9e <xQueueGiveFromISR+0x8e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009fb6:	2001      	movs	r0, #1
 8009fb8:	6028      	str	r0, [r5, #0]
 8009fba:	e7d6      	b.n	8009f6a <xQueueGiveFromISR+0x5a>

08009fbc <xQueueReceive>:
{
 8009fbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009fc0:	b085      	sub	sp, #20
 8009fc2:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	f000 809b 	beq.w	800a100 <xQueueReceive+0x144>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fca:	2900      	cmp	r1, #0
 8009fcc:	f000 808b 	beq.w	800a0e6 <xQueueReceive+0x12a>
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fd4:	f000 ff2c 	bl	800ae30 <xTaskGetSchedulerState>
 8009fd8:	b950      	cbnz	r0, 8009ff0 <xQueueReceive+0x34>
 8009fda:	9b01      	ldr	r3, [sp, #4]
 8009fdc:	b143      	cbz	r3, 8009ff0 <xQueueReceive+0x34>
 8009fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	e7fe      	b.n	8009fee <xQueueReceive+0x32>
		taskENTER_CRITICAL();
 8009ff0:	f001 fa80 	bl	800b4f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ff4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ff6:	2d00      	cmp	r5, #0
 8009ff8:	d144      	bne.n	800a084 <xQueueReceive+0xc8>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ffa:	9b01      	ldr	r3, [sp, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d06c      	beq.n	800a0da <xQueueReceive+0x11e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a000:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 800a002:	462e      	mov	r6, r5
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a004:	f104 0924 	add.w	r9, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 800a008:	f8df 8124 	ldr.w	r8, [pc, #292]	; 800a130 <xQueueReceive+0x174>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a00c:	f000 feb2 	bl	800ad74 <vTaskInternalSetTimeOutState>
 800a010:	e012      	b.n	800a038 <xQueueReceive+0x7c>
	taskENTER_CRITICAL();
 800a012:	f001 fa6f 	bl	800b4f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a016:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d048      	beq.n	800a0ae <xQueueReceive+0xf2>
	taskEXIT_CRITICAL();
 800a01c:	f001 fa8c 	bl	800b538 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 800a020:	4620      	mov	r0, r4
 800a022:	f7ff fcb7 	bl	8009994 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a026:	f000 fd4b 	bl	800aac0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800a02a:	f001 fa63 	bl	800b4f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a02e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a030:	bb45      	cbnz	r5, 800a084 <xQueueReceive+0xc8>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a032:	9b01      	ldr	r3, [sp, #4]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d050      	beq.n	800a0da <xQueueReceive+0x11e>
		taskEXIT_CRITICAL();
 800a038:	f001 fa7e 	bl	800b538 <vPortExitCritical>
		vTaskSuspendAll();
 800a03c:	f000 fd38 	bl	800aab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a040:	f001 fa58 	bl	800b4f4 <vPortEnterCritical>
 800a044:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a048:	2bff      	cmp	r3, #255	; 0xff
 800a04a:	d02d      	beq.n	800a0a8 <xQueueReceive+0xec>
 800a04c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a050:	2bff      	cmp	r3, #255	; 0xff
 800a052:	d026      	beq.n	800a0a2 <xQueueReceive+0xe6>
 800a054:	f001 fa70 	bl	800b538 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a058:	a901      	add	r1, sp, #4
 800a05a:	a802      	add	r0, sp, #8
 800a05c:	f000 fe96 	bl	800ad8c <xTaskCheckForTimeOut>
 800a060:	2800      	cmp	r0, #0
 800a062:	d0d6      	beq.n	800a012 <xQueueReceive+0x56>
			prvUnlockQueue( pxQueue );
 800a064:	4620      	mov	r0, r4
 800a066:	f7ff fc95 	bl	8009994 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a06a:	f000 fd29 	bl	800aac0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 800a06e:	f001 fa41 	bl	800b4f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a072:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a074:	b38b      	cbz	r3, 800a0da <xQueueReceive+0x11e>
	taskEXIT_CRITICAL();
 800a076:	f001 fa5f 	bl	800b538 <vPortExitCritical>
		taskENTER_CRITICAL();
 800a07a:	f001 fa3b 	bl	800b4f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a07e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a080:	2d00      	cmp	r5, #0
 800a082:	d0d6      	beq.n	800a032 <xQueueReceive+0x76>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a084:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a086:	4639      	mov	r1, r7
 800a088:	4620      	mov	r0, r4
 800a08a:	f7ff fc71 	bl	8009970 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a08e:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a090:	6923      	ldr	r3, [r4, #16]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d13d      	bne.n	800a112 <xQueueReceive+0x156>
				taskEXIT_CRITICAL();
 800a096:	f001 fa4f 	bl	800b538 <vPortExitCritical>
				return pdPASS;
 800a09a:	2001      	movs	r0, #1
}
 800a09c:	b005      	add	sp, #20
 800a09e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		prvLockQueue( pxQueue );
 800a0a2:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
 800a0a6:	e7d5      	b.n	800a054 <xQueueReceive+0x98>
 800a0a8:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
 800a0ac:	e7ce      	b.n	800a04c <xQueueReceive+0x90>
	taskEXIT_CRITICAL();
 800a0ae:	f001 fa43 	bl	800b538 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a0b2:	9901      	ldr	r1, [sp, #4]
 800a0b4:	4648      	mov	r0, r9
 800a0b6:	f000 fde1 	bl	800ac7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f7ff fc6a 	bl	8009994 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a0c0:	f000 fcfe 	bl	800aac0 <xTaskResumeAll>
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	d1d8      	bne.n	800a07a <xQueueReceive+0xbe>
					portYIELD_WITHIN_API();
 800a0c8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a0cc:	f8c8 3000 	str.w	r3, [r8]
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	e7cf      	b.n	800a07a <xQueueReceive+0xbe>
					taskEXIT_CRITICAL();
 800a0da:	f001 fa2d 	bl	800b538 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800a0de:	2000      	movs	r0, #0
}
 800a0e0:	b005      	add	sp, #20
 800a0e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a0e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	f43f af71 	beq.w	8009fd0 <xQueueReceive+0x14>
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	e7fe      	b.n	800a0fe <xQueueReceive+0x142>
 800a100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a104:	f383 8811 	msr	BASEPRI, r3
 800a108:	f3bf 8f6f 	isb	sy
 800a10c:	f3bf 8f4f 	dsb	sy
 800a110:	e7fe      	b.n	800a110 <xQueueReceive+0x154>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a112:	f104 0010 	add.w	r0, r4, #16
 800a116:	f000 fde9 	bl	800acec <xTaskRemoveFromEventList>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	d0bb      	beq.n	800a096 <xQueueReceive+0xda>
						queueYIELD_IF_USING_PREEMPTION();
 800a11e:	4b04      	ldr	r3, [pc, #16]	; (800a130 <xQueueReceive+0x174>)
 800a120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a124:	601a      	str	r2, [r3, #0]
 800a126:	f3bf 8f4f 	dsb	sy
 800a12a:	f3bf 8f6f 	isb	sy
 800a12e:	e7b2      	b.n	800a096 <xQueueReceive+0xda>
 800a130:	e000ed04 	.word	0xe000ed04

0800a134 <xQueueSemaphoreTake>:
{
 800a134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a138:	b084      	sub	sp, #16
 800a13a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800a13c:	b150      	cbz	r0, 800a154 <xQueueSemaphoreTake+0x20>
	configASSERT( pxQueue->uxItemSize == 0 );
 800a13e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800a140:	b18d      	cbz	r5, 800a166 <xQueueSemaphoreTake+0x32>
 800a142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a146:	f383 8811 	msr	BASEPRI, r3
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	e7fe      	b.n	800a152 <xQueueSemaphoreTake+0x1e>
 800a154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a158:	f383 8811 	msr	BASEPRI, r3
 800a15c:	f3bf 8f6f 	isb	sy
 800a160:	f3bf 8f4f 	dsb	sy
 800a164:	e7fe      	b.n	800a164 <xQueueSemaphoreTake+0x30>
 800a166:	4604      	mov	r4, r0
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a168:	f000 fe62 	bl	800ae30 <xTaskGetSchedulerState>
 800a16c:	b950      	cbnz	r0, 800a184 <xQueueSemaphoreTake+0x50>
 800a16e:	9d01      	ldr	r5, [sp, #4]
 800a170:	b145      	cbz	r5, 800a184 <xQueueSemaphoreTake+0x50>
 800a172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a176:	f383 8811 	msr	BASEPRI, r3
 800a17a:	f3bf 8f6f 	isb	sy
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	e7fe      	b.n	800a182 <xQueueSemaphoreTake+0x4e>
 800a184:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 800a186:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 800a188:	f8df 8140 	ldr.w	r8, [pc, #320]	; 800a2cc <xQueueSemaphoreTake+0x198>
 800a18c:	e00c      	b.n	800a1a8 <xQueueSemaphoreTake+0x74>
	taskENTER_CRITICAL();
 800a18e:	f001 f9b1 	bl	800b4f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a192:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a194:	2b00      	cmp	r3, #0
 800a196:	d039      	beq.n	800a20c <xQueueSemaphoreTake+0xd8>
	taskEXIT_CRITICAL();
 800a198:	f001 f9ce 	bl	800b538 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 800a19c:	4620      	mov	r0, r4
 800a19e:	f7ff fbf9 	bl	8009994 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a1a2:	f000 fc8d 	bl	800aac0 <xTaskResumeAll>
 800a1a6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800a1a8:	f001 f9a4 	bl	800b4f4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a1ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d16f      	bne.n	800a292 <xQueueSemaphoreTake+0x15e>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a1b2:	9b01      	ldr	r3, [sp, #4]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d061      	beq.n	800a27c <xQueueSemaphoreTake+0x148>
				else if( xEntryTimeSet == pdFALSE )
 800a1b8:	b916      	cbnz	r6, 800a1c0 <xQueueSemaphoreTake+0x8c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1ba:	a802      	add	r0, sp, #8
 800a1bc:	f000 fdda 	bl	800ad74 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800a1c0:	f001 f9ba 	bl	800b538 <vPortExitCritical>
		vTaskSuspendAll();
 800a1c4:	f000 fc74 	bl	800aab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1c8:	f001 f994 	bl	800b4f4 <vPortEnterCritical>
 800a1cc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a1d0:	2bff      	cmp	r3, #255	; 0xff
 800a1d2:	d101      	bne.n	800a1d8 <xQueueSemaphoreTake+0xa4>
 800a1d4:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 800a1d8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a1dc:	2bff      	cmp	r3, #255	; 0xff
 800a1de:	d101      	bne.n	800a1e4 <xQueueSemaphoreTake+0xb0>
 800a1e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a1e4:	f001 f9a8 	bl	800b538 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1e8:	a901      	add	r1, sp, #4
 800a1ea:	a802      	add	r0, sp, #8
 800a1ec:	f000 fdce 	bl	800ad8c <xTaskCheckForTimeOut>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	d0cc      	beq.n	800a18e <xQueueSemaphoreTake+0x5a>
			prvUnlockQueue( pxQueue );
 800a1f4:	4620      	mov	r0, r4
 800a1f6:	f7ff fbcd 	bl	8009994 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a1fa:	f000 fc61 	bl	800aac0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 800a1fe:	f001 f979 	bl	800b4f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a202:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a204:	b1db      	cbz	r3, 800a23e <xQueueSemaphoreTake+0x10a>
	taskEXIT_CRITICAL();
 800a206:	f001 f997 	bl	800b538 <vPortExitCritical>
 800a20a:	e7cc      	b.n	800a1a6 <xQueueSemaphoreTake+0x72>
 800a20c:	f001 f994 	bl	800b538 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a210:	6823      	ldr	r3, [r4, #0]
 800a212:	b1db      	cbz	r3, 800a24c <xQueueSemaphoreTake+0x118>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a214:	9901      	ldr	r1, [sp, #4]
 800a216:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800a21a:	f000 fd2f 	bl	800ac7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a21e:	4620      	mov	r0, r4
 800a220:	f7ff fbb8 	bl	8009994 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a224:	f000 fc4c 	bl	800aac0 <xTaskResumeAll>
 800a228:	2800      	cmp	r0, #0
 800a22a:	d1bc      	bne.n	800a1a6 <xQueueSemaphoreTake+0x72>
					portYIELD_WITHIN_API();
 800a22c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a230:	f8c8 3000 	str.w	r3, [r8]
 800a234:	f3bf 8f4f 	dsb	sy
 800a238:	f3bf 8f6f 	isb	sy
 800a23c:	e7b3      	b.n	800a1a6 <xQueueSemaphoreTake+0x72>
	taskEXIT_CRITICAL();
 800a23e:	f001 f97b 	bl	800b538 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 800a242:	b965      	cbnz	r5, 800a25e <xQueueSemaphoreTake+0x12a>
}
 800a244:	4628      	mov	r0, r5
 800a246:	b004      	add	sp, #16
 800a248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						taskENTER_CRITICAL();
 800a24c:	f001 f952 	bl	800b4f4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a250:	68a0      	ldr	r0, [r4, #8]
 800a252:	f000 fdfd 	bl	800ae50 <xTaskPriorityInherit>
 800a256:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 800a258:	f001 f96e 	bl	800b538 <vPortExitCritical>
 800a25c:	e7da      	b.n	800a214 <xQueueSemaphoreTake+0xe0>
						taskENTER_CRITICAL();
 800a25e:	f001 f949 	bl	800b4f4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a262:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a264:	b119      	cbz	r1, 800a26e <xQueueSemaphoreTake+0x13a>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a266:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a268:	6819      	ldr	r1, [r3, #0]
 800a26a:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a26e:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 800a270:	2500      	movs	r5, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a272:	f000 fe71 	bl	800af58 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 800a276:	f001 f95f 	bl	800b538 <vPortExitCritical>
 800a27a:	e7e3      	b.n	800a244 <xQueueSemaphoreTake+0x110>
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a27c:	2d00      	cmp	r5, #0
 800a27e:	d0fa      	beq.n	800a276 <xQueueSemaphoreTake+0x142>
 800a280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	e7fe      	b.n	800a290 <xQueueSemaphoreTake+0x15c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a292:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a294:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a296:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a298:	b912      	cbnz	r2, 800a2a0 <xQueueSemaphoreTake+0x16c>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a29a:	f000 fea9 	bl	800aff0 <pvTaskIncrementMutexHeldCount>
 800a29e:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2a0:	6923      	ldr	r3, [r4, #16]
 800a2a2:	b91b      	cbnz	r3, 800a2ac <xQueueSemaphoreTake+0x178>
				taskEXIT_CRITICAL();
 800a2a4:	f001 f948 	bl	800b538 <vPortExitCritical>
				return pdPASS;
 800a2a8:	2501      	movs	r5, #1
 800a2aa:	e7cb      	b.n	800a244 <xQueueSemaphoreTake+0x110>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2ac:	f104 0010 	add.w	r0, r4, #16
 800a2b0:	f000 fd1c 	bl	800acec <xTaskRemoveFromEventList>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	d0f5      	beq.n	800a2a4 <xQueueSemaphoreTake+0x170>
						queueYIELD_IF_USING_PREEMPTION();
 800a2b8:	4b04      	ldr	r3, [pc, #16]	; (800a2cc <xQueueSemaphoreTake+0x198>)
 800a2ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2be:	601a      	str	r2, [r3, #0]
 800a2c0:	f3bf 8f4f 	dsb	sy
 800a2c4:	f3bf 8f6f 	isb	sy
 800a2c8:	e7ec      	b.n	800a2a4 <xQueueSemaphoreTake+0x170>
 800a2ca:	bf00      	nop
 800a2cc:	e000ed04 	.word	0xe000ed04

0800a2d0 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 800a2d0:	b180      	cbz	r0, 800a2f4 <xQueueTakeMutexRecursive+0x24>
	{
 800a2d2:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a2d4:	6886      	ldr	r6, [r0, #8]
 800a2d6:	4604      	mov	r4, r0
 800a2d8:	460d      	mov	r5, r1
 800a2da:	f000 fda3 	bl	800ae24 <xTaskGetCurrentTaskHandle>
 800a2de:	4286      	cmp	r6, r0
 800a2e0:	d011      	beq.n	800a306 <xQueueTakeMutexRecursive+0x36>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a2e2:	4629      	mov	r1, r5
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	f7ff ff25 	bl	800a134 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800a2ea:	b110      	cbz	r0, 800a2f2 <xQueueTakeMutexRecursive+0x22>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a2ec:	68e3      	ldr	r3, [r4, #12]
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	60e3      	str	r3, [r4, #12]
	}
 800a2f2:	bd70      	pop	{r4, r5, r6, pc}
 800a2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f8:	f383 8811 	msr	BASEPRI, r3
 800a2fc:	f3bf 8f6f 	isb	sy
 800a300:	f3bf 8f4f 	dsb	sy
 800a304:	e7fe      	b.n	800a304 <xQueueTakeMutexRecursive+0x34>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a306:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 800a308:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a30a:	4403      	add	r3, r0
 800a30c:	60e3      	str	r3, [r4, #12]
	}
 800a30e:	bd70      	pop	{r4, r5, r6, pc}

0800a310 <xQueueReceiveFromISR>:
{
 800a310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800a314:	b1b0      	cbz	r0, 800a344 <xQueueReceiveFromISR+0x34>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a316:	b379      	cbz	r1, 800a378 <xQueueReceiveFromISR+0x68>
 800a318:	4605      	mov	r5, r0
 800a31a:	4690      	mov	r8, r2
 800a31c:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a31e:	f001 fa0b 	bl	800b738 <vPortValidateInterruptPriority>
	__asm volatile
 800a322:	f3ef 8711 	mrs	r7, BASEPRI
 800a326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a32a:	f383 8811 	msr	BASEPRI, r3
 800a32e:	f3bf 8f6f 	isb	sy
 800a332:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a336:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a338:	b96c      	cbnz	r4, 800a356 <xQueueReceiveFromISR+0x46>
			xReturn = pdFAIL;
 800a33a:	4620      	mov	r0, r4
	__asm volatile
 800a33c:	f387 8811 	msr	BASEPRI, r7
}
 800a340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 800a344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a348:	f383 8811 	msr	BASEPRI, r3
 800a34c:	f3bf 8f6f 	isb	sy
 800a350:	f3bf 8f4f 	dsb	sy
 800a354:	e7fe      	b.n	800a354 <xQueueReceiveFromISR+0x44>
			const int8_t cRxLock = pxQueue->cRxLock;
 800a356:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a35a:	4649      	mov	r1, r9
 800a35c:	4628      	mov	r0, r5
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a35e:	3c01      	subs	r4, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 800a360:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a362:	f7ff fb05 	bl	8009970 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a366:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 800a368:	1c73      	adds	r3, r6, #1
 800a36a:	d011      	beq.n	800a390 <xQueueReceiveFromISR+0x80>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a36c:	1c73      	adds	r3, r6, #1
			xReturn = pdPASS;
 800a36e:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a370:	b25b      	sxtb	r3, r3
 800a372:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 800a376:	e7e1      	b.n	800a33c <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a378:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d0cc      	beq.n	800a318 <xQueueReceiveFromISR+0x8>
 800a37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	e7fe      	b.n	800a38e <xQueueReceiveFromISR+0x7e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a390:	692b      	ldr	r3, [r5, #16]
 800a392:	b90b      	cbnz	r3, 800a398 <xQueueReceiveFromISR+0x88>
			xReturn = pdPASS;
 800a394:	2001      	movs	r0, #1
 800a396:	e7d1      	b.n	800a33c <xQueueReceiveFromISR+0x2c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a398:	f105 0010 	add.w	r0, r5, #16
 800a39c:	f000 fca6 	bl	800acec <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 800a3a0:	f1b8 0f00 	cmp.w	r8, #0
 800a3a4:	d0f6      	beq.n	800a394 <xQueueReceiveFromISR+0x84>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	d0f4      	beq.n	800a394 <xQueueReceiveFromISR+0x84>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a3aa:	2001      	movs	r0, #1
 800a3ac:	f8c8 0000 	str.w	r0, [r8]
 800a3b0:	e7c4      	b.n	800a33c <xQueueReceiveFromISR+0x2c>
 800a3b2:	bf00      	nop

0800a3b4 <vQueueDelete>:
	configASSERT( pxQueue );
 800a3b4:	b1b8      	cbz	r0, 800a3e6 <vQueueDelete+0x32>
 800a3b6:	4a12      	ldr	r2, [pc, #72]	; (800a400 <vQueueDelete+0x4c>)
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3b8:	2300      	movs	r3, #0
{
 800a3ba:	b410      	push	{r4}
 800a3bc:	4611      	mov	r1, r2
 800a3be:	e002      	b.n	800a3c6 <vQueueDelete+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	2b08      	cmp	r3, #8
 800a3c4:	d009      	beq.n	800a3da <vQueueDelete+0x26>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a3c6:	684c      	ldr	r4, [r1, #4]
 800a3c8:	3108      	adds	r1, #8
 800a3ca:	42a0      	cmp	r0, r4
 800a3cc:	d1f8      	bne.n	800a3c0 <vQueueDelete+0xc>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a3ce:	2100      	movs	r1, #0

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a3d0:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a3d4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a3d8:	6061      	str	r1, [r4, #4]
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a3da:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 800a3de:	b15b      	cbz	r3, 800a3f8 <vQueueDelete+0x44>
}
 800a3e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3e4:	4770      	bx	lr
 800a3e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ea:	f383 8811 	msr	BASEPRI, r3
 800a3ee:	f3bf 8f6f 	isb	sy
 800a3f2:	f3bf 8f4f 	dsb	sy
 800a3f6:	e7fe      	b.n	800a3f6 <vQueueDelete+0x42>
 800a3f8:	f85d 4b04 	ldr.w	r4, [sp], #4
			vPortFree( pxQueue );
 800a3fc:	f001 ba92 	b.w	800b924 <vPortFree>
 800a400:	24014fa8 	.word	0x24014fa8

0800a404 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a404:	2300      	movs	r3, #0
 800a406:	4a08      	ldr	r2, [pc, #32]	; (800a428 <vQueueAddToRegistry+0x24>)
	{
 800a408:	b430      	push	{r4, r5}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a40a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 800a40e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a412:	b124      	cbz	r4, 800a41e <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a414:	3301      	adds	r3, #1
 800a416:	2b08      	cmp	r3, #8
 800a418:	d1f7      	bne.n	800a40a <vQueueAddToRegistry+0x6>
	}
 800a41a:	bc30      	pop	{r4, r5}
 800a41c:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a41e:	6068      	str	r0, [r5, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a420:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 800a424:	bc30      	pop	{r4, r5}
 800a426:	4770      	bx	lr
 800a428:	24014fa8 	.word	0x24014fa8

0800a42c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a42c:	b570      	push	{r4, r5, r6, lr}
 800a42e:	4604      	mov	r4, r0
 800a430:	460d      	mov	r5, r1
 800a432:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a434:	f001 f85e 	bl	800b4f4 <vPortEnterCritical>
 800a438:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a43c:	2bff      	cmp	r3, #255	; 0xff
 800a43e:	d102      	bne.n	800a446 <vQueueWaitForMessageRestricted+0x1a>
 800a440:	2300      	movs	r3, #0
 800a442:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800a446:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a44a:	2bff      	cmp	r3, #255	; 0xff
 800a44c:	d102      	bne.n	800a454 <vQueueWaitForMessageRestricted+0x28>
 800a44e:	2300      	movs	r3, #0
 800a450:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a454:	f001 f870 	bl	800b538 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a458:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a45a:	b92b      	cbnz	r3, 800a468 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a45c:	4632      	mov	r2, r6
 800a45e:	4629      	mov	r1, r5
 800a460:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800a464:	f000 fc24 	bl	800acb0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a468:	4620      	mov	r0, r4
	}
 800a46a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 800a46e:	f7ff ba91 	b.w	8009994 <prvUnlockQueue>
 800a472:	bf00      	nop

0800a474 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a478:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a47a:	f001 f83b 	bl	800b4f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a47e:	4a33      	ldr	r2, [pc, #204]	; (800a54c <prvAddNewTaskToReadyList+0xd8>)
		if( pxCurrentTCB == NULL )
 800a480:	4e33      	ldr	r6, [pc, #204]	; (800a550 <prvAddNewTaskToReadyList+0xdc>)
		uxCurrentNumberOfTasks++;
 800a482:	6813      	ldr	r3, [r2, #0]
 800a484:	3301      	adds	r3, #1
 800a486:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a488:	6833      	ldr	r3, [r6, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d030      	beq.n	800a4f0 <prvAddNewTaskToReadyList+0x7c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a48e:	4c31      	ldr	r4, [pc, #196]	; (800a554 <prvAddNewTaskToReadyList+0xe0>)
 800a490:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800a492:	6823      	ldr	r3, [r4, #0]
 800a494:	b32b      	cbz	r3, 800a4e2 <prvAddNewTaskToReadyList+0x6e>
 800a496:	4f30      	ldr	r7, [pc, #192]	; (800a558 <prvAddNewTaskToReadyList+0xe4>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a498:	4a30      	ldr	r2, [pc, #192]	; (800a55c <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a49a:	4931      	ldr	r1, [pc, #196]	; (800a560 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 800a49c:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800a49e:	f8d1 c000 	ldr.w	ip, [r1]
		uxTaskNumber++;
 800a4a2:	3301      	adds	r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 800a4a4:	4584      	cmp	ip, r0
		uxTaskNumber++;
 800a4a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a4a8:	64ab      	str	r3, [r5, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
 800a4aa:	d200      	bcs.n	800a4ae <prvAddNewTaskToReadyList+0x3a>
 800a4ac:	6008      	str	r0, [r1, #0]
 800a4ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a4b2:	1d29      	adds	r1, r5, #4
 800a4b4:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800a4b8:	f7ff f9e0 	bl	800987c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a4bc:	f001 f83c 	bl	800b538 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a4c0:	6823      	ldr	r3, [r4, #0]
 800a4c2:	b163      	cbz	r3, 800a4de <prvAddNewTaskToReadyList+0x6a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a4c4:	6832      	ldr	r2, [r6, #0]
 800a4c6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a4c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d207      	bcs.n	800a4de <prvAddNewTaskToReadyList+0x6a>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a4ce:	4b25      	ldr	r3, [pc, #148]	; (800a564 <prvAddNewTaskToReadyList+0xf0>)
 800a4d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	f3bf 8f4f 	dsb	sy
 800a4da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a4e2:	6833      	ldr	r3, [r6, #0]
 800a4e4:	4f1c      	ldr	r7, [pc, #112]	; (800a558 <prvAddNewTaskToReadyList+0xe4>)
 800a4e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e8:	4283      	cmp	r3, r0
 800a4ea:	d8d5      	bhi.n	800a498 <prvAddNewTaskToReadyList+0x24>
					pxCurrentTCB = pxNewTCB;
 800a4ec:	6035      	str	r5, [r6, #0]
 800a4ee:	e7d3      	b.n	800a498 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 800a4f0:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a4f2:	6813      	ldr	r3, [r2, #0]
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d003      	beq.n	800a500 <prvAddNewTaskToReadyList+0x8c>
 800a4f8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800a4fa:	4f17      	ldr	r7, [pc, #92]	; (800a558 <prvAddNewTaskToReadyList+0xe4>)
 800a4fc:	4c15      	ldr	r4, [pc, #84]	; (800a554 <prvAddNewTaskToReadyList+0xe0>)
 800a4fe:	e7cb      	b.n	800a498 <prvAddNewTaskToReadyList+0x24>
 800a500:	4f15      	ldr	r7, [pc, #84]	; (800a558 <prvAddNewTaskToReadyList+0xe4>)
 800a502:	463c      	mov	r4, r7
 800a504:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a508:	4620      	mov	r0, r4
 800a50a:	3414      	adds	r4, #20
 800a50c:	f7ff f9a6 	bl	800985c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a510:	4544      	cmp	r4, r8
 800a512:	d1f9      	bne.n	800a508 <prvAddNewTaskToReadyList+0x94>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a514:	f8df 9064 	ldr.w	r9, [pc, #100]	; 800a57c <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 800a518:	f8df 8064 	ldr.w	r8, [pc, #100]	; 800a580 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList1 );
 800a51c:	4648      	mov	r0, r9
 800a51e:	4c0d      	ldr	r4, [pc, #52]	; (800a554 <prvAddNewTaskToReadyList+0xe0>)
 800a520:	f7ff f99c 	bl	800985c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a524:	4640      	mov	r0, r8
 800a526:	f7ff f999 	bl	800985c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a52a:	480f      	ldr	r0, [pc, #60]	; (800a568 <prvAddNewTaskToReadyList+0xf4>)
 800a52c:	f7ff f996 	bl	800985c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a530:	480e      	ldr	r0, [pc, #56]	; (800a56c <prvAddNewTaskToReadyList+0xf8>)
 800a532:	f7ff f993 	bl	800985c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a536:	480e      	ldr	r0, [pc, #56]	; (800a570 <prvAddNewTaskToReadyList+0xfc>)
 800a538:	f7ff f990 	bl	800985c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a53c:	4a0d      	ldr	r2, [pc, #52]	; (800a574 <prvAddNewTaskToReadyList+0x100>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a53e:	4b0e      	ldr	r3, [pc, #56]	; (800a578 <prvAddNewTaskToReadyList+0x104>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800a540:	f8c2 9000 	str.w	r9, [r2]
 800a544:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a546:	f8c3 8000 	str.w	r8, [r3]
 800a54a:	e7a5      	b.n	800a498 <prvAddNewTaskToReadyList+0x24>
 800a54c:	24001f80 	.word	0x24001f80
 800a550:	24001b10 	.word	0x24001b10
 800a554:	24001fdc 	.word	0x24001fdc
 800a558:	24001b1c 	.word	0x24001b1c
 800a55c:	24001f8c 	.word	0x24001f8c
 800a560:	24001f90 	.word	0x24001f90
 800a564:	e000ed04 	.word	0xe000ed04
 800a568:	24001fc8 	.word	0x24001fc8
 800a56c:	24001ff4 	.word	0x24001ff4
 800a570:	24001fe0 	.word	0x24001fe0
 800a574:	24001b14 	.word	0x24001b14
 800a578:	24001b18 	.word	0x24001b18
 800a57c:	24001f94 	.word	0x24001f94
 800a580:	24001fa8 	.word	0x24001fa8

0800a584 <prvDeleteTCB>:
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a584:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 800a588:	b163      	cbz	r3, 800a5a4 <prvDeleteTCB+0x20>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d014      	beq.n	800a5b8 <prvDeleteTCB+0x34>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a58e:	2b02      	cmp	r3, #2
 800a590:	d014      	beq.n	800a5bc <prvDeleteTCB+0x38>
 800a592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a596:	f383 8811 	msr	BASEPRI, r3
 800a59a:	f3bf 8f6f 	isb	sy
 800a59e:	f3bf 8f4f 	dsb	sy
 800a5a2:	e7fe      	b.n	800a5a2 <prvDeleteTCB+0x1e>
	{
 800a5a4:	b510      	push	{r4, lr}
 800a5a6:	4604      	mov	r4, r0
				vPortFree( pxTCB->pxStack );
 800a5a8:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800a5aa:	f001 f9bb 	bl	800b924 <vPortFree>
				vPortFree( pxTCB );
 800a5ae:	4620      	mov	r0, r4
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a5b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800a5b4:	f001 b9b6 	b.w	800b924 <vPortFree>
				vPortFree( pxTCB );
 800a5b8:	f001 b9b4 	b.w	800b924 <vPortFree>
 800a5bc:	4770      	bx	lr
 800a5be:	bf00      	nop

0800a5c0 <prvIdleTask>:
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	4c15      	ldr	r4, [pc, #84]	; (800a618 <prvIdleTask+0x58>)
				taskYIELD();
 800a5c4:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 800a5c8:	4e14      	ldr	r6, [pc, #80]	; (800a61c <prvIdleTask+0x5c>)
 800a5ca:	4d15      	ldr	r5, [pc, #84]	; (800a620 <prvIdleTask+0x60>)
 800a5cc:	f8df a054 	ldr.w	sl, [pc, #84]	; 800a624 <prvIdleTask+0x64>
 800a5d0:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800a628 <prvIdleTask+0x68>
 800a5d4:	e011      	b.n	800a5fa <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 800a5d6:	f000 ff8d 	bl	800b4f4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5da:	68f3      	ldr	r3, [r6, #12]
 800a5dc:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5de:	1d38      	adds	r0, r7, #4
 800a5e0:	f7ff f976 	bl	80098d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a5e4:	682b      	ldr	r3, [r5, #0]
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a5ea:	6823      	ldr	r3, [r4, #0]
 800a5ec:	3b01      	subs	r3, #1
 800a5ee:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 800a5f0:	f000 ffa2 	bl	800b538 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800a5f4:	4638      	mov	r0, r7
 800a5f6:	f7ff ffc5 	bl	800a584 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1ea      	bne.n	800a5d6 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a600:	f8da 3000 	ldr.w	r3, [sl]
 800a604:	2b01      	cmp	r3, #1
 800a606:	d9f8      	bls.n	800a5fa <prvIdleTask+0x3a>
				taskYIELD();
 800a608:	f8c8 9000 	str.w	r9, [r8]
 800a60c:	f3bf 8f4f 	dsb	sy
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	e7f1      	b.n	800a5fa <prvIdleTask+0x3a>
 800a616:	bf00      	nop
 800a618:	24001f84 	.word	0x24001f84
 800a61c:	24001ff4 	.word	0x24001ff4
 800a620:	24001f80 	.word	0x24001f80
 800a624:	24001b1c 	.word	0x24001b1c
 800a628:	e000ed04 	.word	0xe000ed04

0800a62c <prvResetNextTaskUnblockTime.part.1>:
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62c:	4a03      	ldr	r2, [pc, #12]	; (800a63c <prvResetNextTaskUnblockTime.part.1+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a62e:	4b04      	ldr	r3, [pc, #16]	; (800a640 <prvResetNextTaskUnblockTime.part.1+0x14>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a630:	6812      	ldr	r2, [r2, #0]
 800a632:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a634:	68d2      	ldr	r2, [r2, #12]
 800a636:	6852      	ldr	r2, [r2, #4]
 800a638:	601a      	str	r2, [r3, #0]
	}
}
 800a63a:	4770      	bx	lr
 800a63c:	24001b14 	.word	0x24001b14
 800a640:	24001fbc 	.word	0x24001fbc

0800a644 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800a644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a648:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a64a:	ea4f 0982 	mov.w	r9, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800a64e:	4607      	mov	r7, r0
 800a650:	468a      	mov	sl, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a652:	464a      	mov	r2, r9
 800a654:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a656:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800a658:	4698      	mov	r8, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a65a:	f1a9 0904 	sub.w	r9, r9, #4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800a65e:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a662:	f009 fa73 	bl	8013b4c <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a666:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a668:	4499      	add	r9, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a66a:	f029 0907 	bic.w	r9, r9, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800a66e:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
	if( pcName != NULL )
 800a672:	f1ba 0f00 	cmp.w	sl, #0
 800a676:	d037      	beq.n	800a6e8 <prvInitialiseNewTask.isra.2+0xa4>
 800a678:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a67c:	f10a 010f 	add.w	r1, sl, #15
 800a680:	f104 0233 	add.w	r2, r4, #51	; 0x33
 800a684:	e001      	b.n	800a68a <prvInitialiseNewTask.isra.2+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a686:	428b      	cmp	r3, r1
 800a688:	d006      	beq.n	800a698 <prvInitialiseNewTask.isra.2+0x54>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a68a:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 800a68e:	f802 0f01 	strb.w	r0, [r2, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 800a692:	7818      	ldrb	r0, [r3, #0]
 800a694:	2800      	cmp	r0, #0
 800a696:	d1f6      	bne.n	800a686 <prvInitialiseNewTask.isra.2+0x42>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a698:	2300      	movs	r3, #0
 800a69a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a69e:	2d37      	cmp	r5, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 800a6a0:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a6a4:	f104 0004 	add.w	r0, r4, #4
 800a6a8:	bf28      	it	cs
 800a6aa:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 800a6ac:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 800a6ae:	e9c4 5a14 	strd	r5, sl, [r4, #80]	; 0x50
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6b2:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a6b6:	f7ff f8dd 	bl	8009874 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a6ba:	f104 0018 	add.w	r0, r4, #24
 800a6be:	f7ff f8d9 	bl	8009874 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800a6c2:	f8c4 a05c 	str.w	sl, [r4, #92]	; 0x5c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6c6:	4642      	mov	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6c8:	61a5      	str	r5, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6ca:	4639      	mov	r1, r7
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a6cc:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6d0:	4648      	mov	r0, r9
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a6d2:	f884 a060 	strb.w	sl, [r4, #96]	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a6d6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a6d8:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6da:	f000 fee1 	bl	800b4a0 <pxPortInitialiseStack>
 800a6de:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800a6e0:	b106      	cbz	r6, 800a6e4 <prvInitialiseNewTask.isra.2+0xa0>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a6e2:	6034      	str	r4, [r6, #0]
}
 800a6e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a6e8:	f884 a034 	strb.w	sl, [r4, #52]	; 0x34
 800a6ec:	e7d7      	b.n	800a69e <prvInitialiseNewTask.isra.2+0x5a>
 800a6ee:	bf00      	nop

0800a6f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a6f2:	4b15      	ldr	r3, [pc, #84]	; (800a748 <prvAddCurrentTaskToDelayedList+0x58>)
{
 800a6f4:	4605      	mov	r5, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6f6:	4e15      	ldr	r6, [pc, #84]	; (800a74c <prvAddCurrentTaskToDelayedList+0x5c>)
{
 800a6f8:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 800a6fa:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6fc:	6830      	ldr	r0, [r6, #0]
 800a6fe:	3004      	adds	r0, #4
 800a700:	f7ff f8e6 	bl	80098d0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a704:	1c6b      	adds	r3, r5, #1
 800a706:	d100      	bne.n	800a70a <prvAddCurrentTaskToDelayedList+0x1a>
 800a708:	b9bf      	cbnz	r7, 800a73a <prvAddCurrentTaskToDelayedList+0x4a>
 800a70a:	1964      	adds	r4, r4, r5
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a70c:	6833      	ldr	r3, [r6, #0]
 800a70e:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800a710:	d20b      	bcs.n	800a72a <prvAddCurrentTaskToDelayedList+0x3a>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a712:	4b0f      	ldr	r3, [pc, #60]	; (800a750 <prvAddCurrentTaskToDelayedList+0x60>)
 800a714:	6818      	ldr	r0, [r3, #0]
 800a716:	6831      	ldr	r1, [r6, #0]
 800a718:	3104      	adds	r1, #4
 800a71a:	f7ff f8bf 	bl	800989c <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 800a71e:	4b0d      	ldr	r3, [pc, #52]	; (800a754 <prvAddCurrentTaskToDelayedList+0x64>)
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	42a2      	cmp	r2, r4
 800a724:	d900      	bls.n	800a728 <prvAddCurrentTaskToDelayedList+0x38>
				{
					xNextTaskUnblockTime = xTimeToWake;
 800a726:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a72a:	4b0b      	ldr	r3, [pc, #44]	; (800a758 <prvAddCurrentTaskToDelayedList+0x68>)
 800a72c:	6818      	ldr	r0, [r3, #0]
 800a72e:	6831      	ldr	r1, [r6, #0]
}
 800a730:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a734:	3104      	adds	r1, #4
 800a736:	f7ff b8b1 	b.w	800989c <vListInsert>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a73a:	6831      	ldr	r1, [r6, #0]
 800a73c:	4807      	ldr	r0, [pc, #28]	; (800a75c <prvAddCurrentTaskToDelayedList+0x6c>)
 800a73e:	3104      	adds	r1, #4
}
 800a740:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a744:	f7ff b89a 	b.w	800987c <vListInsertEnd>
 800a748:	24002008 	.word	0x24002008
 800a74c:	24001b10 	.word	0x24001b10
 800a750:	24001b14 	.word	0x24001b14
 800a754:	24001fbc 	.word	0x24001fbc
 800a758:	24001b18 	.word	0x24001b18
 800a75c:	24001fe0 	.word	0x24001fe0

0800a760 <xTaskIncrementTick.part.5>:
BaseType_t xTaskIncrementTick( void )
 800a760:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a764:	4b40      	ldr	r3, [pc, #256]	; (800a868 <xTaskIncrementTick.part.5+0x108>)
 800a766:	681f      	ldr	r7, [r3, #0]
 800a768:	3701      	adds	r7, #1
		xTickCount = xConstTickCount;
 800a76a:	601f      	str	r7, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a76c:	b1df      	cbz	r7, 800a7a6 <xTaskIncrementTick.part.5+0x46>
 800a76e:	4e3f      	ldr	r6, [pc, #252]	; (800a86c <xTaskIncrementTick.part.5+0x10c>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a770:	6833      	ldr	r3, [r6, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800a772:	2500      	movs	r5, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a774:	429f      	cmp	r7, r3
 800a776:	d230      	bcs.n	800a7da <xTaskIncrementTick.part.5+0x7a>
 800a778:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800a884 <xTaskIncrementTick.part.5+0x124>
 800a77c:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a888 <xTaskIncrementTick.part.5+0x128>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a780:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 800a784:	493a      	ldr	r1, [pc, #232]	; (800a870 <xTaskIncrementTick.part.5+0x110>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a788:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a78c:	009b      	lsls	r3, r3, #2
 800a78e:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 800a792:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 800a794:	2a02      	cmp	r2, #2
 800a796:	bf28      	it	cs
 800a798:	2501      	movcs	r5, #1
				xSwitchRequired = pdTRUE;
 800a79a:	2b00      	cmp	r3, #0
}
 800a79c:	bf0c      	ite	eq
 800a79e:	4628      	moveq	r0, r5
 800a7a0:	2001      	movne	r0, #1
 800a7a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800a7a6:	4c33      	ldr	r4, [pc, #204]	; (800a874 <xTaskIncrementTick.part.5+0x114>)
 800a7a8:	6823      	ldr	r3, [r4, #0]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d14d      	bne.n	800a84c <xTaskIncrementTick.part.5+0xec>
 800a7b0:	4b31      	ldr	r3, [pc, #196]	; (800a878 <xTaskIncrementTick.part.5+0x118>)
 800a7b2:	6821      	ldr	r1, [r4, #0]
 800a7b4:	4a31      	ldr	r2, [pc, #196]	; (800a87c <xTaskIncrementTick.part.5+0x11c>)
 800a7b6:	6818      	ldr	r0, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7b8:	4e2c      	ldr	r6, [pc, #176]	; (800a86c <xTaskIncrementTick.part.5+0x10c>)
			taskSWITCH_DELAYED_LISTS();
 800a7ba:	6020      	str	r0, [r4, #0]
 800a7bc:	6019      	str	r1, [r3, #0]
 800a7be:	6813      	ldr	r3, [r2, #0]
 800a7c0:	3301      	adds	r3, #1
 800a7c2:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d14a      	bne.n	800a862 <xTaskIncrementTick.part.5+0x102>
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7cc:	f04f 33ff 	mov.w	r3, #4294967295
BaseType_t xSwitchRequired = pdFALSE;
 800a7d0:	2500      	movs	r5, #0
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7d2:	6033      	str	r3, [r6, #0]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a7d4:	6833      	ldr	r3, [r6, #0]
 800a7d6:	429f      	cmp	r7, r3
 800a7d8:	d3ce      	bcc.n	800a778 <xTaskIncrementTick.part.5+0x18>
 800a7da:	4c26      	ldr	r4, [pc, #152]	; (800a874 <xTaskIncrementTick.part.5+0x114>)
 800a7dc:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800a884 <xTaskIncrementTick.part.5+0x124>
 800a7e0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800a888 <xTaskIncrementTick.part.5+0x128>
 800a7e4:	e02a      	b.n	800a83c <xTaskIncrementTick.part.5+0xdc>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7e6:	6823      	ldr	r3, [r4, #0]
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	f8d3 a00c 	ldr.w	sl, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a7ee:	f8da 2004 	ldr.w	r2, [sl, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7f2:	f10a 0b04 	add.w	fp, sl, #4
					if( xConstTickCount < xItemValue )
 800a7f6:	4297      	cmp	r7, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7f8:	4658      	mov	r0, fp
					if( xConstTickCount < xItemValue )
 800a7fa:	d330      	bcc.n	800a85e <xTaskIncrementTick.part.5+0xfe>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7fc:	f7ff f868 	bl	80098d0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a800:	f8da 2028 	ldr.w	r2, [sl, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a804:	f10a 0018 	add.w	r0, sl, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a808:	b10a      	cbz	r2, 800a80e <xTaskIncrementTick.part.5+0xae>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a80a:	f7ff f861 	bl	80098d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a80e:	4b1c      	ldr	r3, [pc, #112]	; (800a880 <xTaskIncrementTick.part.5+0x120>)
 800a810:	4659      	mov	r1, fp
 800a812:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800a81c:	429a      	cmp	r2, r3
 800a81e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 800a822:	d901      	bls.n	800a828 <xTaskIncrementTick.part.5+0xc8>
 800a824:	4b16      	ldr	r3, [pc, #88]	; (800a880 <xTaskIncrementTick.part.5+0x120>)
 800a826:	601a      	str	r2, [r3, #0]
 800a828:	f7ff f828 	bl	800987c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a82c:	f8d9 1000 	ldr.w	r1, [r9]
 800a830:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 800a834:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800a836:	429a      	cmp	r2, r3
 800a838:	bf28      	it	cs
 800a83a:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d1d0      	bne.n	800a7e6 <xTaskIncrementTick.part.5+0x86>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a844:	f04f 33ff 	mov.w	r3, #4294967295
 800a848:	6033      	str	r3, [r6, #0]
 800a84a:	e799      	b.n	800a780 <xTaskIncrementTick.part.5+0x20>
 800a84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a850:	f383 8811 	msr	BASEPRI, r3
 800a854:	f3bf 8f6f 	isb	sy
 800a858:	f3bf 8f4f 	dsb	sy
 800a85c:	e7fe      	b.n	800a85c <xTaskIncrementTick.part.5+0xfc>
						xNextTaskUnblockTime = xItemValue;
 800a85e:	6032      	str	r2, [r6, #0]
 800a860:	e78e      	b.n	800a780 <xTaskIncrementTick.part.5+0x20>
 800a862:	f7ff fee3 	bl	800a62c <prvResetNextTaskUnblockTime.part.1>
 800a866:	e783      	b.n	800a770 <xTaskIncrementTick.part.5+0x10>
 800a868:	24002008 	.word	0x24002008
 800a86c:	24001fbc 	.word	0x24001fbc
 800a870:	2400200c 	.word	0x2400200c
 800a874:	24001b14 	.word	0x24001b14
 800a878:	24001b18 	.word	0x24001b18
 800a87c:	24001fc0 	.word	0x24001fc0
 800a880:	24001f90 	.word	0x24001f90
 800a884:	24001b1c 	.word	0x24001b1c
 800a888:	24001b10 	.word	0x24001b10

0800a88c <vTaskSwitchContext.part.6>:
		xYieldPending = pdFALSE;
 800a88c:	2200      	movs	r2, #0
 800a88e:	4b2a      	ldr	r3, [pc, #168]	; (800a938 <vTaskSwitchContext.part.6+0xac>)
void vTaskSwitchContext( void )
 800a890:	b570      	push	{r4, r5, r6, lr}
		xYieldPending = pdFALSE;
 800a892:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800a894:	f7f5 ffe6 	bl	8000864 <getRunTimeCounterValue>
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800a898:	4a28      	ldr	r2, [pc, #160]	; (800a93c <vTaskSwitchContext.part.6+0xb0>)
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800a89a:	4c29      	ldr	r4, [pc, #164]	; (800a940 <vTaskSwitchContext.part.6+0xb4>)
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800a89c:	6815      	ldr	r5, [r2, #0]
 800a89e:	42a8      	cmp	r0, r5
 800a8a0:	d904      	bls.n	800a8ac <vTaskSwitchContext.part.6+0x20>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800a8a2:	6821      	ldr	r1, [r4, #0]
 800a8a4:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800a8a6:	1b5b      	subs	r3, r3, r5
 800a8a8:	4403      	add	r3, r0
 800a8aa:	658b      	str	r3, [r1, #88]	; 0x58
		taskCHECK_FOR_STACK_OVERFLOW();
 800a8ac:	6823      	ldr	r3, [r4, #0]
			ulTaskSwitchedInTime = ulTotalRunTime;
 800a8ae:	6010      	str	r0, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800a8b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800a8b8:	d103      	bne.n	800a8c2 <vTaskSwitchContext.part.6+0x36>
 800a8ba:	685a      	ldr	r2, [r3, #4]
 800a8bc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800a8c0:	d02b      	beq.n	800a91a <vTaskSwitchContext.part.6+0x8e>
 800a8c2:	6820      	ldr	r0, [r4, #0]
 800a8c4:	6821      	ldr	r1, [r4, #0]
 800a8c6:	3134      	adds	r1, #52	; 0x34
 800a8c8:	f7f5 ffd2 	bl	8000870 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8cc:	4d1d      	ldr	r5, [pc, #116]	; (800a944 <vTaskSwitchContext.part.6+0xb8>)
 800a8ce:	481e      	ldr	r0, [pc, #120]	; (800a948 <vTaskSwitchContext.part.6+0xbc>)
 800a8d0:	682a      	ldr	r2, [r5, #0]
 800a8d2:	0093      	lsls	r3, r2, #2
 800a8d4:	1899      	adds	r1, r3, r2
 800a8d6:	0089      	lsls	r1, r1, #2
 800a8d8:	5841      	ldr	r1, [r0, r1]
 800a8da:	b939      	cbnz	r1, 800a8ec <vTaskSwitchContext.part.6+0x60>
 800a8dc:	b1a2      	cbz	r2, 800a908 <vTaskSwitchContext.part.6+0x7c>
 800a8de:	3a01      	subs	r2, #1
 800a8e0:	0093      	lsls	r3, r2, #2
 800a8e2:	1899      	adds	r1, r3, r2
 800a8e4:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800a8e8:	2900      	cmp	r1, #0
 800a8ea:	d0f7      	beq.n	800a8dc <vTaskSwitchContext.part.6+0x50>
 800a8ec:	4413      	add	r3, r2
 800a8ee:	009b      	lsls	r3, r3, #2
 800a8f0:	18c6      	adds	r6, r0, r3
 800a8f2:	3308      	adds	r3, #8
 800a8f4:	6871      	ldr	r1, [r6, #4]
 800a8f6:	4403      	add	r3, r0
 800a8f8:	6849      	ldr	r1, [r1, #4]
 800a8fa:	4299      	cmp	r1, r3
 800a8fc:	6071      	str	r1, [r6, #4]
 800a8fe:	d015      	beq.n	800a92c <vTaskSwitchContext.part.6+0xa0>
 800a900:	68cb      	ldr	r3, [r1, #12]
 800a902:	6023      	str	r3, [r4, #0]
 800a904:	602a      	str	r2, [r5, #0]
}
 800a906:	bd70      	pop	{r4, r5, r6, pc}
 800a908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90c:	f383 8811 	msr	BASEPRI, r3
 800a910:	f3bf 8f6f 	isb	sy
 800a914:	f3bf 8f4f 	dsb	sy
 800a918:	e7fe      	b.n	800a918 <vTaskSwitchContext.part.6+0x8c>
		taskCHECK_FOR_STACK_OVERFLOW();
 800a91a:	689a      	ldr	r2, [r3, #8]
 800a91c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800a920:	d1cf      	bne.n	800a8c2 <vTaskSwitchContext.part.6+0x36>
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
 800a928:	d1cb      	bne.n	800a8c2 <vTaskSwitchContext.part.6+0x36>
 800a92a:	e7cf      	b.n	800a8cc <vTaskSwitchContext.part.6+0x40>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a92c:	2314      	movs	r3, #20
 800a92e:	6849      	ldr	r1, [r1, #4]
 800a930:	fb03 0002 	mla	r0, r3, r2, r0
 800a934:	6041      	str	r1, [r0, #4]
 800a936:	e7e3      	b.n	800a900 <vTaskSwitchContext.part.6+0x74>
 800a938:	2400200c 	.word	0x2400200c
 800a93c:	24001f7c 	.word	0x24001f7c
 800a940:	24001b10 	.word	0x24001b10
 800a944:	24001f90 	.word	0x24001f90
 800a948:	24001b1c 	.word	0x24001b1c

0800a94c <xTaskCreateStatic>:
	{
 800a94c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a94e:	b087      	sub	sp, #28
 800a950:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 800a954:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 800a956:	b1bd      	cbz	r5, 800a988 <xTaskCreateStatic+0x3c>
		configASSERT( pxTaskBuffer != NULL );
 800a958:	b16c      	cbz	r4, 800a976 <xTaskCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800a95a:	2764      	movs	r7, #100	; 0x64
 800a95c:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a95e:	9f05      	ldr	r7, [sp, #20]
 800a960:	2f64      	cmp	r7, #100	; 0x64
 800a962:	d01a      	beq.n	800a99a <xTaskCreateStatic+0x4e>
 800a964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	e7fe      	b.n	800a974 <xTaskCreateStatic+0x28>
 800a976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	e7fe      	b.n	800a986 <xTaskCreateStatic+0x3a>
 800a988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a98c:	f383 8811 	msr	BASEPRI, r3
 800a990:	f3bf 8f6f 	isb	sy
 800a994:	f3bf 8f4f 	dsb	sy
 800a998:	e7fe      	b.n	800a998 <xTaskCreateStatic+0x4c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a99a:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a99c:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a99e:	ad04      	add	r5, sp, #16
 800a9a0:	9402      	str	r4, [sp, #8]
 800a9a2:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a9a4:	f884 7061 	strb.w	r7, [r4, #97]	; 0x61
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a9a8:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a9aa:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a9ac:	f7ff fe4a 	bl	800a644 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f7ff fd5f 	bl	800a474 <prvAddNewTaskToReadyList>
	}
 800a9b6:	9804      	ldr	r0, [sp, #16]
 800a9b8:	b007      	add	sp, #28
 800a9ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a9bc <xTaskCreate>:
	{
 800a9bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9c0:	4607      	mov	r7, r0
 800a9c2:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a9c4:	0090      	lsls	r0, r2, #2
	{
 800a9c6:	4616      	mov	r6, r2
 800a9c8:	4688      	mov	r8, r1
 800a9ca:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a9cc:	f000 ff0a 	bl	800b7e4 <pvPortMalloc>
			if( pxStack != NULL )
 800a9d0:	b320      	cbz	r0, 800aa1c <xTaskCreate+0x60>
 800a9d2:	4605      	mov	r5, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a9d4:	2064      	movs	r0, #100	; 0x64
 800a9d6:	f000 ff05 	bl	800b7e4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800a9da:	4604      	mov	r4, r0
 800a9dc:	b1b0      	cbz	r0, 800aa0c <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 800a9de:	6305      	str	r5, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a9e0:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a9e4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a9e6:	464b      	mov	r3, r9
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a9e8:	f884 c061 	strb.w	ip, [r4, #97]	; 0x61
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a9ec:	4632      	mov	r2, r6
 800a9ee:	9501      	str	r5, [sp, #4]
 800a9f0:	4641      	mov	r1, r8
 800a9f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a9f4:	4638      	mov	r0, r7
 800a9f6:	9402      	str	r4, [sp, #8]
 800a9f8:	9500      	str	r5, [sp, #0]
 800a9fa:	f7ff fe23 	bl	800a644 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9fe:	4620      	mov	r0, r4
 800aa00:	f7ff fd38 	bl	800a474 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aa04:	2001      	movs	r0, #1
	}
 800aa06:	b005      	add	sp, #20
 800aa08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	f000 ff89 	bl	800b924 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa12:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800aa16:	b005      	add	sp, #20
 800aa18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa1c:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800aa20:	e7f1      	b.n	800aa06 <xTaskCreate+0x4a>
 800aa22:	bf00      	nop

0800aa24 <vTaskStartScheduler>:
{
 800aa24:	b530      	push	{r4, r5, lr}
 800aa26:	b089      	sub	sp, #36	; 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa28:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa2a:	aa07      	add	r2, sp, #28
 800aa2c:	a906      	add	r1, sp, #24
 800aa2e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa30:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa34:	f7fe fef6 	bl	8009824 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa38:	9a07      	ldr	r2, [sp, #28]
 800aa3a:	4623      	mov	r3, r4
 800aa3c:	9400      	str	r4, [sp, #0]
 800aa3e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 800aa42:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800aa46:	4915      	ldr	r1, [pc, #84]	; (800aa9c <vTaskStartScheduler+0x78>)
 800aa48:	4815      	ldr	r0, [pc, #84]	; (800aaa0 <vTaskStartScheduler+0x7c>)
 800aa4a:	f7ff ff7f 	bl	800a94c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800aa4e:	b310      	cbz	r0, 800aa96 <vTaskStartScheduler+0x72>
			xReturn = xTimerCreateTimerTask();
 800aa50:	f000 fb36 	bl	800b0c0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800aa54:	2801      	cmp	r0, #1
 800aa56:	d00a      	beq.n	800aa6e <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aa58:	3001      	adds	r0, #1
 800aa5a:	d11c      	bne.n	800aa96 <vTaskStartScheduler+0x72>
 800aa5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa60:	f383 8811 	msr	BASEPRI, r3
 800aa64:	f3bf 8f6f 	isb	sy
 800aa68:	f3bf 8f4f 	dsb	sy
 800aa6c:	e7fe      	b.n	800aa6c <vTaskStartScheduler+0x48>
 800aa6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa72:	f383 8811 	msr	BASEPRI, r3
 800aa76:	f3bf 8f6f 	isb	sy
 800aa7a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800aa7e:	4909      	ldr	r1, [pc, #36]	; (800aaa4 <vTaskStartScheduler+0x80>)
 800aa80:	f04f 35ff 	mov.w	r5, #4294967295
		xSchedulerRunning = pdTRUE;
 800aa84:	4a08      	ldr	r2, [pc, #32]	; (800aaa8 <vTaskStartScheduler+0x84>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa86:	4b09      	ldr	r3, [pc, #36]	; (800aaac <vTaskStartScheduler+0x88>)
		xNextTaskUnblockTime = portMAX_DELAY;
 800aa88:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 800aa8a:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa8c:	601c      	str	r4, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800aa8e:	f7f5 fee3 	bl	8000858 <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 800aa92:	f000 fdcb 	bl	800b62c <xPortStartScheduler>
}
 800aa96:	b009      	add	sp, #36	; 0x24
 800aa98:	bd30      	pop	{r4, r5, pc}
 800aa9a:	bf00      	nop
 800aa9c:	08014b3c 	.word	0x08014b3c
 800aaa0:	0800a5c1 	.word	0x0800a5c1
 800aaa4:	24001fbc 	.word	0x24001fbc
 800aaa8:	24001fdc 	.word	0x24001fdc
 800aaac:	24002008 	.word	0x24002008

0800aab0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800aab0:	4a02      	ldr	r2, [pc, #8]	; (800aabc <vTaskSuspendAll+0xc>)
 800aab2:	6813      	ldr	r3, [r2, #0]
 800aab4:	3301      	adds	r3, #1
 800aab6:	6013      	str	r3, [r2, #0]
}
 800aab8:	4770      	bx	lr
 800aaba:	bf00      	nop
 800aabc:	24001f88 	.word	0x24001f88

0800aac0 <xTaskResumeAll>:
{
 800aac0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 800aac4:	4d3a      	ldr	r5, [pc, #232]	; (800abb0 <xTaskResumeAll+0xf0>)
 800aac6:	682b      	ldr	r3, [r5, #0]
 800aac8:	b943      	cbnz	r3, 800aadc <xTaskResumeAll+0x1c>
 800aaca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aace:	f383 8811 	msr	BASEPRI, r3
 800aad2:	f3bf 8f6f 	isb	sy
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	e7fe      	b.n	800aada <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800aadc:	f000 fd0a 	bl	800b4f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800aae0:	682b      	ldr	r3, [r5, #0]
 800aae2:	3b01      	subs	r3, #1
 800aae4:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aae6:	682c      	ldr	r4, [r5, #0]
 800aae8:	2c00      	cmp	r4, #0
 800aaea:	d151      	bne.n	800ab90 <xTaskResumeAll+0xd0>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aaec:	4b31      	ldr	r3, [pc, #196]	; (800abb4 <xTaskResumeAll+0xf4>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d04d      	beq.n	800ab90 <xTaskResumeAll+0xd0>
 800aaf4:	4f30      	ldr	r7, [pc, #192]	; (800abb8 <xTaskResumeAll+0xf8>)
 800aaf6:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 800abd0 <xTaskResumeAll+0x110>
					prvAddTaskToReadyList( pxTCB );
 800aafa:	4e30      	ldr	r6, [pc, #192]	; (800abbc <xTaskResumeAll+0xfc>)
 800aafc:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800abd4 <xTaskResumeAll+0x114>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab00:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800abd8 <xTaskResumeAll+0x118>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab04:	f8d8 3000 	ldr.w	r3, [r8]
 800ab08:	b303      	cbz	r3, 800ab4c <xTaskResumeAll+0x8c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab0e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab10:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab14:	f104 0018 	add.w	r0, r4, #24
 800ab18:	f7fe feda 	bl	80098d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab1c:	4658      	mov	r0, fp
 800ab1e:	f7fe fed7 	bl	80098d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ab22:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ab24:	6832      	ldr	r2, [r6, #0]
 800ab26:	4659      	mov	r1, fp
 800ab28:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800ab32:	d900      	bls.n	800ab36 <xTaskResumeAll+0x76>
 800ab34:	6033      	str	r3, [r6, #0]
 800ab36:	f7fe fea1 	bl	800987c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab3a:	f8d9 1000 	ldr.w	r1, [r9]
 800ab3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
						xYieldPending = pdTRUE;
 800ab40:	2301      	movs	r3, #1
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab42:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800ab44:	428a      	cmp	r2, r1
 800ab46:	d3dd      	bcc.n	800ab04 <xTaskResumeAll+0x44>
						xYieldPending = pdTRUE;
 800ab48:	603b      	str	r3, [r7, #0]
 800ab4a:	e7db      	b.n	800ab04 <xTaskResumeAll+0x44>
				if( pxTCB != NULL )
 800ab4c:	b13c      	cbz	r4, 800ab5e <xTaskResumeAll+0x9e>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab4e:	4b1c      	ldr	r3, [pc, #112]	; (800abc0 <xTaskResumeAll+0x100>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	bb13      	cbnz	r3, 800ab9c <xTaskResumeAll+0xdc>
		xNextTaskUnblockTime = portMAX_DELAY;
 800ab56:	4b1b      	ldr	r3, [pc, #108]	; (800abc4 <xTaskResumeAll+0x104>)
 800ab58:	f04f 32ff 	mov.w	r2, #4294967295
 800ab5c:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ab5e:	4e1a      	ldr	r6, [pc, #104]	; (800abc8 <xTaskResumeAll+0x108>)
 800ab60:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800ab62:	b14c      	cbz	r4, 800ab78 <xTaskResumeAll+0xb8>
								xYieldPending = pdTRUE;
 800ab64:	f04f 0801 	mov.w	r8, #1
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab68:	682b      	ldr	r3, [r5, #0]
 800ab6a:	b1d3      	cbz	r3, 800aba2 <xTaskResumeAll+0xe2>
		++xPendedTicks;
 800ab6c:	6833      	ldr	r3, [r6, #0]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ab72:	3c01      	subs	r4, #1
 800ab74:	d1f8      	bne.n	800ab68 <xTaskResumeAll+0xa8>
						xPendedTicks = 0;
 800ab76:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	b14b      	cbz	r3, 800ab90 <xTaskResumeAll+0xd0>
					taskYIELD_IF_USING_PREEMPTION();
 800ab7c:	4b13      	ldr	r3, [pc, #76]	; (800abcc <xTaskResumeAll+0x10c>)
 800ab7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab82:	601a      	str	r2, [r3, #0]
 800ab84:	f3bf 8f4f 	dsb	sy
 800ab88:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800ab8c:	2401      	movs	r4, #1
 800ab8e:	e000      	b.n	800ab92 <xTaskResumeAll+0xd2>
BaseType_t xAlreadyYielded = pdFALSE;
 800ab90:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800ab92:	f000 fcd1 	bl	800b538 <vPortExitCritical>
}
 800ab96:	4620      	mov	r0, r4
 800ab98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab9c:	f7ff fd46 	bl	800a62c <prvResetNextTaskUnblockTime.part.1>
 800aba0:	e7dd      	b.n	800ab5e <xTaskResumeAll+0x9e>
 800aba2:	f7ff fddd 	bl	800a760 <xTaskIncrementTick.part.5>
							if( xTaskIncrementTick() != pdFALSE )
 800aba6:	2800      	cmp	r0, #0
 800aba8:	d0e3      	beq.n	800ab72 <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 800abaa:	f8c7 8000 	str.w	r8, [r7]
 800abae:	e7e0      	b.n	800ab72 <xTaskResumeAll+0xb2>
 800abb0:	24001f88 	.word	0x24001f88
 800abb4:	24001f80 	.word	0x24001f80
 800abb8:	2400200c 	.word	0x2400200c
 800abbc:	24001f90 	.word	0x24001f90
 800abc0:	24001b14 	.word	0x24001b14
 800abc4:	24001fbc 	.word	0x24001fbc
 800abc8:	24001fc4 	.word	0x24001fc4
 800abcc:	e000ed04 	.word	0xe000ed04
 800abd0:	24001fc8 	.word	0x24001fc8
 800abd4:	24001b1c 	.word	0x24001b1c
 800abd8:	24001b10 	.word	0x24001b10

0800abdc <vTaskDelay>:
	{
 800abdc:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800abde:	b198      	cbz	r0, 800ac08 <vTaskDelay+0x2c>
			configASSERT( uxSchedulerSuspended == 0 );
 800abe0:	4b0e      	ldr	r3, [pc, #56]	; (800ac1c <vTaskDelay+0x40>)
 800abe2:	6819      	ldr	r1, [r3, #0]
 800abe4:	b141      	cbz	r1, 800abf8 <vTaskDelay+0x1c>
 800abe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abea:	f383 8811 	msr	BASEPRI, r3
 800abee:	f3bf 8f6f 	isb	sy
 800abf2:	f3bf 8f4f 	dsb	sy
 800abf6:	e7fe      	b.n	800abf6 <vTaskDelay+0x1a>
	++uxSchedulerSuspended;
 800abf8:	681a      	ldr	r2, [r3, #0]
 800abfa:	3201      	adds	r2, #1
 800abfc:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800abfe:	f7ff fd77 	bl	800a6f0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800ac02:	f7ff ff5d 	bl	800aac0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800ac06:	b938      	cbnz	r0, 800ac18 <vTaskDelay+0x3c>
			portYIELD_WITHIN_API();
 800ac08:	4b05      	ldr	r3, [pc, #20]	; (800ac20 <vTaskDelay+0x44>)
 800ac0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	f3bf 8f6f 	isb	sy
	}
 800ac18:	bd08      	pop	{r3, pc}
 800ac1a:	bf00      	nop
 800ac1c:	24001f88 	.word	0x24001f88
 800ac20:	e000ed04 	.word	0xe000ed04

0800ac24 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800ac24:	4b01      	ldr	r3, [pc, #4]	; (800ac2c <xTaskGetTickCount+0x8>)
 800ac26:	6818      	ldr	r0, [r3, #0]
}
 800ac28:	4770      	bx	lr
 800ac2a:	bf00      	nop
 800ac2c:	24002008 	.word	0x24002008

0800ac30 <xTaskGetTickCountFromISR>:
{
 800ac30:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac32:	f000 fd81 	bl	800b738 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800ac36:	4b01      	ldr	r3, [pc, #4]	; (800ac3c <xTaskGetTickCountFromISR+0xc>)
 800ac38:	6818      	ldr	r0, [r3, #0]
}
 800ac3a:	bd08      	pop	{r3, pc}
 800ac3c:	24002008 	.word	0x24002008

0800ac40 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac40:	4b05      	ldr	r3, [pc, #20]	; (800ac58 <xTaskIncrementTick+0x18>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	b90b      	cbnz	r3, 800ac4a <xTaskIncrementTick+0xa>
 800ac46:	f7ff bd8b 	b.w	800a760 <xTaskIncrementTick.part.5>
		++xPendedTicks;
 800ac4a:	4a04      	ldr	r2, [pc, #16]	; (800ac5c <xTaskIncrementTick+0x1c>)
}
 800ac4c:	2000      	movs	r0, #0
		++xPendedTicks;
 800ac4e:	6813      	ldr	r3, [r2, #0]
 800ac50:	3301      	adds	r3, #1
 800ac52:	6013      	str	r3, [r2, #0]
}
 800ac54:	4770      	bx	lr
 800ac56:	bf00      	nop
 800ac58:	24001f88 	.word	0x24001f88
 800ac5c:	24001fc4 	.word	0x24001fc4

0800ac60 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac60:	4b04      	ldr	r3, [pc, #16]	; (800ac74 <vTaskSwitchContext+0x14>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	b11b      	cbz	r3, 800ac6e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800ac66:	4b04      	ldr	r3, [pc, #16]	; (800ac78 <vTaskSwitchContext+0x18>)
 800ac68:	2201      	movs	r2, #1
 800ac6a:	601a      	str	r2, [r3, #0]
}
 800ac6c:	4770      	bx	lr
 800ac6e:	f7ff be0d 	b.w	800a88c <vTaskSwitchContext.part.6>
 800ac72:	bf00      	nop
 800ac74:	24001f88 	.word	0x24001f88
 800ac78:	2400200c 	.word	0x2400200c

0800ac7c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800ac7c:	b940      	cbnz	r0, 800ac90 <vTaskPlaceOnEventList+0x14>
 800ac7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac82:	f383 8811 	msr	BASEPRI, r3
 800ac86:	f3bf 8f6f 	isb	sy
 800ac8a:	f3bf 8f4f 	dsb	sy
 800ac8e:	e7fe      	b.n	800ac8e <vTaskPlaceOnEventList+0x12>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac90:	4b06      	ldr	r3, [pc, #24]	; (800acac <vTaskPlaceOnEventList+0x30>)
{
 800ac92:	b510      	push	{r4, lr}
 800ac94:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac96:	6819      	ldr	r1, [r3, #0]
 800ac98:	3118      	adds	r1, #24
 800ac9a:	f7fe fdff 	bl	800989c <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ac9e:	4620      	mov	r0, r4
 800aca0:	2101      	movs	r1, #1
}
 800aca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aca6:	f7ff bd23 	b.w	800a6f0 <prvAddCurrentTaskToDelayedList>
 800acaa:	bf00      	nop
 800acac:	24001b10 	.word	0x24001b10

0800acb0 <vTaskPlaceOnEventListRestricted>:
	{
 800acb0:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800acb2:	b180      	cbz	r0, 800acd6 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800acb4:	4b0c      	ldr	r3, [pc, #48]	; (800ace8 <vTaskPlaceOnEventListRestricted+0x38>)
 800acb6:	460d      	mov	r5, r1
 800acb8:	4614      	mov	r4, r2
 800acba:	6819      	ldr	r1, [r3, #0]
 800acbc:	3118      	adds	r1, #24
 800acbe:	f7fe fddd 	bl	800987c <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 800acc2:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800acc4:	4621      	mov	r1, r4
 800acc6:	bf0c      	ite	eq
 800acc8:	4628      	moveq	r0, r5
 800acca:	f04f 30ff 	movne.w	r0, #4294967295
	}
 800acce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800acd2:	f7ff bd0d 	b.w	800a6f0 <prvAddCurrentTaskToDelayedList>
 800acd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	e7fe      	b.n	800ace6 <vTaskPlaceOnEventListRestricted+0x36>
 800ace8:	24001b10 	.word	0x24001b10

0800acec <xTaskRemoveFromEventList>:
{
 800acec:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acee:	68c3      	ldr	r3, [r0, #12]
 800acf0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800acf2:	b31c      	cbz	r4, 800ad3c <xTaskRemoveFromEventList+0x50>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800acf4:	f104 0518 	add.w	r5, r4, #24
 800acf8:	4628      	mov	r0, r5
 800acfa:	f7fe fde9 	bl	80098d0 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acfe:	4b17      	ldr	r3, [pc, #92]	; (800ad5c <xTaskRemoveFromEventList+0x70>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	bb23      	cbnz	r3, 800ad4e <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad04:	1d25      	adds	r5, r4, #4
 800ad06:	4628      	mov	r0, r5
 800ad08:	f7fe fde2 	bl	80098d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ad0c:	4b14      	ldr	r3, [pc, #80]	; (800ad60 <xTaskRemoveFromEventList+0x74>)
 800ad0e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800ad10:	681a      	ldr	r2, [r3, #0]
 800ad12:	4290      	cmp	r0, r2
 800ad14:	d900      	bls.n	800ad18 <xTaskRemoveFromEventList+0x2c>
 800ad16:	6018      	str	r0, [r3, #0]
 800ad18:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ad1c:	4b11      	ldr	r3, [pc, #68]	; (800ad64 <xTaskRemoveFromEventList+0x78>)
 800ad1e:	4629      	mov	r1, r5
 800ad20:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ad24:	f7fe fdaa 	bl	800987c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad28:	4b0f      	ldr	r3, [pc, #60]	; (800ad68 <xTaskRemoveFromEventList+0x7c>)
 800ad2a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d911      	bls.n	800ad58 <xTaskRemoveFromEventList+0x6c>
		xYieldPending = pdTRUE;
 800ad34:	4b0d      	ldr	r3, [pc, #52]	; (800ad6c <xTaskRemoveFromEventList+0x80>)
 800ad36:	2001      	movs	r0, #1
 800ad38:	6018      	str	r0, [r3, #0]
}
 800ad3a:	bd38      	pop	{r3, r4, r5, pc}
 800ad3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad40:	f383 8811 	msr	BASEPRI, r3
 800ad44:	f3bf 8f6f 	isb	sy
 800ad48:	f3bf 8f4f 	dsb	sy
 800ad4c:	e7fe      	b.n	800ad4c <xTaskRemoveFromEventList+0x60>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ad4e:	4629      	mov	r1, r5
 800ad50:	4807      	ldr	r0, [pc, #28]	; (800ad70 <xTaskRemoveFromEventList+0x84>)
 800ad52:	f7fe fd93 	bl	800987c <vListInsertEnd>
 800ad56:	e7e7      	b.n	800ad28 <xTaskRemoveFromEventList+0x3c>
		xReturn = pdFALSE;
 800ad58:	2000      	movs	r0, #0
}
 800ad5a:	bd38      	pop	{r3, r4, r5, pc}
 800ad5c:	24001f88 	.word	0x24001f88
 800ad60:	24001f90 	.word	0x24001f90
 800ad64:	24001b1c 	.word	0x24001b1c
 800ad68:	24001b10 	.word	0x24001b10
 800ad6c:	2400200c 	.word	0x2400200c
 800ad70:	24001fc8 	.word	0x24001fc8

0800ad74 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad74:	4a03      	ldr	r2, [pc, #12]	; (800ad84 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ad76:	4b04      	ldr	r3, [pc, #16]	; (800ad88 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad78:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	e9c0 2300 	strd	r2, r3, [r0]
}
 800ad80:	4770      	bx	lr
 800ad82:	bf00      	nop
 800ad84:	24001fc0 	.word	0x24001fc0
 800ad88:	24002008 	.word	0x24002008

0800ad8c <xTaskCheckForTimeOut>:
{
 800ad8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800ad8e:	b340      	cbz	r0, 800ade2 <xTaskCheckForTimeOut+0x56>
	configASSERT( pxTicksToWait );
 800ad90:	b1f1      	cbz	r1, 800add0 <xTaskCheckForTimeOut+0x44>
 800ad92:	460d      	mov	r5, r1
 800ad94:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800ad96:	f000 fbad 	bl	800b4f4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800ad9a:	f8df c078 	ldr.w	ip, [pc, #120]	; 800ae14 <xTaskCheckForTimeOut+0x88>
			if( *pxTicksToWait == portMAX_DELAY )
 800ad9e:	682b      	ldr	r3, [r5, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ada0:	6867      	ldr	r7, [r4, #4]
		const TickType_t xConstTickCount = xTickCount;
 800ada2:	f8dc 6000 	ldr.w	r6, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 800ada6:	1c5a      	adds	r2, r3, #1
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ada8:	eba6 0007 	sub.w	r0, r6, r7
			if( *pxTicksToWait == portMAX_DELAY )
 800adac:	d022      	beq.n	800adf4 <xTaskCheckForTimeOut+0x68>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800adae:	4918      	ldr	r1, [pc, #96]	; (800ae10 <xTaskCheckForTimeOut+0x84>)
 800adb0:	6822      	ldr	r2, [r4, #0]
 800adb2:	f8d1 e000 	ldr.w	lr, [r1]
 800adb6:	4572      	cmp	r2, lr
 800adb8:	d001      	beq.n	800adbe <xTaskCheckForTimeOut+0x32>
 800adba:	42b7      	cmp	r7, r6
 800adbc:	d925      	bls.n	800ae0a <xTaskCheckForTimeOut+0x7e>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800adbe:	4283      	cmp	r3, r0
 800adc0:	d81a      	bhi.n	800adf8 <xTaskCheckForTimeOut+0x6c>
			*pxTicksToWait = 0;
 800adc2:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 800adc4:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 800adc6:	602b      	str	r3, [r5, #0]
	taskEXIT_CRITICAL();
 800adc8:	f000 fbb6 	bl	800b538 <vPortExitCritical>
}
 800adcc:	4630      	mov	r0, r6
 800adce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800add0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	e7fe      	b.n	800ade0 <xTaskCheckForTimeOut+0x54>
 800ade2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ade6:	f383 8811 	msr	BASEPRI, r3
 800adea:	f3bf 8f6f 	isb	sy
 800adee:	f3bf 8f4f 	dsb	sy
 800adf2:	e7fe      	b.n	800adf2 <xTaskCheckForTimeOut+0x66>
				xReturn = pdFALSE;
 800adf4:	2600      	movs	r6, #0
 800adf6:	e7e7      	b.n	800adc8 <xTaskCheckForTimeOut+0x3c>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800adf8:	6809      	ldr	r1, [r1, #0]
			*pxTicksToWait -= xElapsedTime;
 800adfa:	1a1b      	subs	r3, r3, r0
	pxTimeOut->xTimeOnEntering = xTickCount;
 800adfc:	f8dc 2000 	ldr.w	r2, [ip]
			xReturn = pdFALSE;
 800ae00:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 800ae02:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae04:	e9c4 1200 	strd	r1, r2, [r4]
 800ae08:	e7de      	b.n	800adc8 <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
 800ae0a:	2601      	movs	r6, #1
 800ae0c:	e7dc      	b.n	800adc8 <xTaskCheckForTimeOut+0x3c>
 800ae0e:	bf00      	nop
 800ae10:	24001fc0 	.word	0x24001fc0
 800ae14:	24002008 	.word	0x24002008

0800ae18 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800ae18:	4b01      	ldr	r3, [pc, #4]	; (800ae20 <vTaskMissedYield+0x8>)
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	601a      	str	r2, [r3, #0]
}
 800ae1e:	4770      	bx	lr
 800ae20:	2400200c 	.word	0x2400200c

0800ae24 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800ae24:	4b01      	ldr	r3, [pc, #4]	; (800ae2c <xTaskGetCurrentTaskHandle+0x8>)
 800ae26:	6818      	ldr	r0, [r3, #0]
	}
 800ae28:	4770      	bx	lr
 800ae2a:	bf00      	nop
 800ae2c:	24001b10 	.word	0x24001b10

0800ae30 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800ae30:	4b05      	ldr	r3, [pc, #20]	; (800ae48 <xTaskGetSchedulerState+0x18>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	b133      	cbz	r3, 800ae44 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae36:	4b05      	ldr	r3, [pc, #20]	; (800ae4c <xTaskGetSchedulerState+0x1c>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae3c:	bf0c      	ite	eq
 800ae3e:	2002      	moveq	r0, #2
 800ae40:	2000      	movne	r0, #0
 800ae42:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae44:	2001      	movs	r0, #1
	}
 800ae46:	4770      	bx	lr
 800ae48:	24001fdc 	.word	0x24001fdc
 800ae4c:	24001f88 	.word	0x24001f88

0800ae50 <xTaskPriorityInherit>:
	{
 800ae50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800ae52:	4607      	mov	r7, r0
 800ae54:	b1c8      	cbz	r0, 800ae8a <xTaskPriorityInherit+0x3a>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ae56:	4c1c      	ldr	r4, [pc, #112]	; (800aec8 <xTaskPriorityInherit+0x78>)
 800ae58:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800ae5a:	6821      	ldr	r1, [r4, #0]
 800ae5c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800ae5e:	428a      	cmp	r2, r1
 800ae60:	d214      	bcs.n	800ae8c <xTaskPriorityInherit+0x3c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ae62:	6981      	ldr	r1, [r0, #24]
 800ae64:	2900      	cmp	r1, #0
 800ae66:	db04      	blt.n	800ae72 <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae68:	6821      	ldr	r1, [r4, #0]
 800ae6a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800ae6c:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
 800ae70:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ae72:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800ae76:	4d15      	ldr	r5, [pc, #84]	; (800aecc <xTaskPriorityInherit+0x7c>)
 800ae78:	6979      	ldr	r1, [r7, #20]
 800ae7a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800ae7e:	4291      	cmp	r1, r2
 800ae80:	d00c      	beq.n	800ae9c <xTaskPriorityInherit+0x4c>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ae82:	6822      	ldr	r2, [r4, #0]
				xReturn = pdTRUE;
 800ae84:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ae86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae88:	62fa      	str	r2, [r7, #44]	; 0x2c
	}
 800ae8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ae8c:	6822      	ldr	r2, [r4, #0]
 800ae8e:	6d00      	ldr	r0, [r0, #80]	; 0x50
 800ae90:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800ae92:	4298      	cmp	r0, r3
 800ae94:	bf2c      	ite	cs
 800ae96:	2000      	movcs	r0, #0
 800ae98:	2001      	movcc	r0, #1
	}
 800ae9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae9c:	1d3e      	adds	r6, r7, #4
 800ae9e:	4630      	mov	r0, r6
 800aea0:	f7fe fd16 	bl	80098d0 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aea4:	6822      	ldr	r2, [r4, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800aea6:	4b0a      	ldr	r3, [pc, #40]	; (800aed0 <xTaskPriorityInherit+0x80>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aea8:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800aeaa:	681a      	ldr	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aeac:	62f8      	str	r0, [r7, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800aeae:	4290      	cmp	r0, r2
 800aeb0:	d900      	bls.n	800aeb4 <xTaskPriorityInherit+0x64>
 800aeb2:	6018      	str	r0, [r3, #0]
 800aeb4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800aeb8:	4631      	mov	r1, r6
 800aeba:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800aebe:	f7fe fcdd 	bl	800987c <vListInsertEnd>
				xReturn = pdTRUE;
 800aec2:	2001      	movs	r0, #1
	}
 800aec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aec6:	bf00      	nop
 800aec8:	24001b10 	.word	0x24001b10
 800aecc:	24001b1c 	.word	0x24001b1c
 800aed0:	24001f90 	.word	0x24001f90

0800aed4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800aed4:	b168      	cbz	r0, 800aef2 <xTaskPriorityDisinherit+0x1e>
	{
 800aed6:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800aed8:	4b1c      	ldr	r3, [pc, #112]	; (800af4c <xTaskPriorityDisinherit+0x78>)
 800aeda:	681c      	ldr	r4, [r3, #0]
 800aedc:	4284      	cmp	r4, r0
 800aede:	d00a      	beq.n	800aef6 <xTaskPriorityDisinherit+0x22>
 800aee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	e7fe      	b.n	800aef0 <xTaskPriorityDisinherit+0x1c>
	BaseType_t xReturn = pdFALSE;
 800aef2:	2000      	movs	r0, #0
	}
 800aef4:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 800aef6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800aef8:	b943      	cbnz	r3, 800af0c <xTaskPriorityDisinherit+0x38>
 800aefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aefe:	f383 8811 	msr	BASEPRI, r3
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	f3bf 8f4f 	dsb	sy
 800af0a:	e7fe      	b.n	800af0a <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800af0c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 800af0e:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800af10:	6d22      	ldr	r2, [r4, #80]	; 0x50
			( pxTCB->uxMutexesHeld )--;
 800af12:	6563      	str	r3, [r4, #84]	; 0x54
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800af14:	4291      	cmp	r1, r2
 800af16:	d000      	beq.n	800af1a <xTaskPriorityDisinherit+0x46>
 800af18:	b10b      	cbz	r3, 800af1e <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800af1a:	2000      	movs	r0, #0
	}
 800af1c:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af1e:	1d25      	adds	r5, r4, #4
 800af20:	4628      	mov	r0, r5
 800af22:	f7fe fcd5 	bl	80098d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800af26:	4a0a      	ldr	r2, [pc, #40]	; (800af50 <xTaskPriorityDisinherit+0x7c>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800af28:	6d23      	ldr	r3, [r4, #80]	; 0x50
					prvAddTaskToReadyList( pxTCB );
 800af2a:	6811      	ldr	r1, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af2c:	f1c3 0038 	rsb	r0, r3, #56	; 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800af30:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800af32:	428b      	cmp	r3, r1
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af34:	61a0      	str	r0, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800af36:	d900      	bls.n	800af3a <xTaskPriorityDisinherit+0x66>
 800af38:	6013      	str	r3, [r2, #0]
 800af3a:	4a06      	ldr	r2, [pc, #24]	; (800af54 <xTaskPriorityDisinherit+0x80>)
 800af3c:	2014      	movs	r0, #20
 800af3e:	4629      	mov	r1, r5
 800af40:	fb00 2003 	mla	r0, r0, r3, r2
 800af44:	f7fe fc9a 	bl	800987c <vListInsertEnd>
					xReturn = pdTRUE;
 800af48:	2001      	movs	r0, #1
	}
 800af4a:	bd38      	pop	{r3, r4, r5, pc}
 800af4c:	24001b10 	.word	0x24001b10
 800af50:	24001f90 	.word	0x24001f90
 800af54:	24001b1c 	.word	0x24001b1c

0800af58 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 800af58:	b1a8      	cbz	r0, 800af86 <vTaskPriorityDisinheritAfterTimeout+0x2e>
	{
 800af5a:	b570      	push	{r4, r5, r6, lr}
			configASSERT( pxTCB->uxMutexesHeld );
 800af5c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800af5e:	b944      	cbnz	r4, 800af72 <vTaskPriorityDisinheritAfterTimeout+0x1a>
 800af60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af64:	f383 8811 	msr	BASEPRI, r3
 800af68:	f3bf 8f6f 	isb	sy
 800af6c:	f3bf 8f4f 	dsb	sy
 800af70:	e7fe      	b.n	800af70 <vTaskPriorityDisinheritAfterTimeout+0x18>
 800af72:	6d03      	ldr	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != uxPriorityToUse )
 800af74:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800af76:	428b      	cmp	r3, r1
 800af78:	bf38      	it	cc
 800af7a:	460b      	movcc	r3, r1
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800af7c:	2c01      	cmp	r4, #1
 800af7e:	d101      	bne.n	800af84 <vTaskPriorityDisinheritAfterTimeout+0x2c>
 800af80:	429a      	cmp	r2, r3
 800af82:	d101      	bne.n	800af88 <vTaskPriorityDisinheritAfterTimeout+0x30>
	}
 800af84:	bd70      	pop	{r4, r5, r6, pc}
 800af86:	4770      	bx	lr
					configASSERT( pxTCB != pxCurrentTCB );
 800af88:	4916      	ldr	r1, [pc, #88]	; (800afe4 <vTaskPriorityDisinheritAfterTimeout+0x8c>)
 800af8a:	6809      	ldr	r1, [r1, #0]
 800af8c:	4281      	cmp	r1, r0
 800af8e:	d020      	beq.n	800afd2 <vTaskPriorityDisinheritAfterTimeout+0x7a>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af90:	6981      	ldr	r1, [r0, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 800af92:	62c3      	str	r3, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af94:	2900      	cmp	r1, #0
 800af96:	db02      	blt.n	800af9e <vTaskPriorityDisinheritAfterTimeout+0x46>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af98:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800af9c:	6183      	str	r3, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800af9e:	4d12      	ldr	r5, [pc, #72]	; (800afe8 <vTaskPriorityDisinheritAfterTimeout+0x90>)
 800afa0:	2114      	movs	r1, #20
 800afa2:	6943      	ldr	r3, [r0, #20]
 800afa4:	fb01 5202 	mla	r2, r1, r2, r5
 800afa8:	4293      	cmp	r3, r2
 800afaa:	d1eb      	bne.n	800af84 <vTaskPriorityDisinheritAfterTimeout+0x2c>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afac:	1d06      	adds	r6, r0, #4
 800afae:	4604      	mov	r4, r0
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7fe fc8d 	bl	80098d0 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800afb6:	4a0d      	ldr	r2, [pc, #52]	; (800afec <vTaskPriorityDisinheritAfterTimeout+0x94>)
 800afb8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800afba:	6811      	ldr	r1, [r2, #0]
 800afbc:	428b      	cmp	r3, r1
 800afbe:	d900      	bls.n	800afc2 <vTaskPriorityDisinheritAfterTimeout+0x6a>
 800afc0:	6013      	str	r3, [r2, #0]
 800afc2:	2014      	movs	r0, #20
 800afc4:	4631      	mov	r1, r6
 800afc6:	fb00 5003 	mla	r0, r0, r3, r5
	}
 800afca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 800afce:	f7fe bc55 	b.w	800987c <vListInsertEnd>
 800afd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd6:	f383 8811 	msr	BASEPRI, r3
 800afda:	f3bf 8f6f 	isb	sy
 800afde:	f3bf 8f4f 	dsb	sy
 800afe2:	e7fe      	b.n	800afe2 <vTaskPriorityDisinheritAfterTimeout+0x8a>
 800afe4:	24001b10 	.word	0x24001b10
 800afe8:	24001b1c 	.word	0x24001b1c
 800afec:	24001f90 	.word	0x24001f90

0800aff0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800aff0:	4b04      	ldr	r3, [pc, #16]	; (800b004 <pvTaskIncrementMutexHeldCount+0x14>)
 800aff2:	681a      	ldr	r2, [r3, #0]
 800aff4:	b11a      	cbz	r2, 800affe <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800aff6:	6819      	ldr	r1, [r3, #0]
 800aff8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800affa:	3201      	adds	r2, #1
 800affc:	654a      	str	r2, [r1, #84]	; 0x54
		return pxCurrentTCB;
 800affe:	6818      	ldr	r0, [r3, #0]
	}
 800b000:	4770      	bx	lr
 800b002:	bf00      	nop
 800b004:	24001b10 	.word	0x24001b10

0800b008 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b008:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800b00a:	4c14      	ldr	r4, [pc, #80]	; (800b05c <prvCheckForValidListAndQueue+0x54>)
{
 800b00c:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 800b00e:	f000 fa71 	bl	800b4f4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800b012:	6825      	ldr	r5, [r4, #0]
 800b014:	b125      	cbz	r5, 800b020 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 800b016:	b003      	add	sp, #12
 800b018:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 800b01c:	f000 ba8c 	b.w	800b538 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 800b020:	4f0f      	ldr	r7, [pc, #60]	; (800b060 <prvCheckForValidListAndQueue+0x58>)
			vListInitialise( &xActiveTimerList2 );
 800b022:	4e10      	ldr	r6, [pc, #64]	; (800b064 <prvCheckForValidListAndQueue+0x5c>)
			vListInitialise( &xActiveTimerList1 );
 800b024:	4638      	mov	r0, r7
 800b026:	f7fe fc19 	bl	800985c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b02a:	4630      	mov	r0, r6
 800b02c:	f7fe fc16 	bl	800985c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b030:	4b0d      	ldr	r3, [pc, #52]	; (800b068 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 800b032:	4a0e      	ldr	r2, [pc, #56]	; (800b06c <prvCheckForValidListAndQueue+0x64>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b034:	2110      	movs	r1, #16
 800b036:	9500      	str	r5, [sp, #0]
 800b038:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 800b03a:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b03c:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b03e:	4b0c      	ldr	r3, [pc, #48]	; (800b070 <prvCheckForValidListAndQueue+0x68>)
 800b040:	4a0c      	ldr	r2, [pc, #48]	; (800b074 <prvCheckForValidListAndQueue+0x6c>)
 800b042:	f7fe fd33 	bl	8009aac <xQueueGenericCreateStatic>
 800b046:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800b048:	2800      	cmp	r0, #0
 800b04a:	d0e4      	beq.n	800b016 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b04c:	490a      	ldr	r1, [pc, #40]	; (800b078 <prvCheckForValidListAndQueue+0x70>)
 800b04e:	f7ff f9d9 	bl	800a404 <vQueueAddToRegistry>
}
 800b052:	b003      	add	sp, #12
 800b054:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 800b058:	f000 ba6e 	b.w	800b538 <vPortExitCritical>
 800b05c:	24002134 	.word	0x24002134
 800b060:	240020b8 	.word	0x240020b8
 800b064:	240020cc 	.word	0x240020cc
 800b068:	24002010 	.word	0x24002010
 800b06c:	24002014 	.word	0x24002014
 800b070:	240020e4 	.word	0x240020e4
 800b074:	24002018 	.word	0x24002018
 800b078:	08014b44 	.word	0x08014b44

0800b07c <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 800b07c:	4291      	cmp	r1, r2
{
 800b07e:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b080:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b082:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
 800b084:	d805      	bhi.n	800b092 <prvInsertTimerInActiveList+0x16>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b086:	1ad2      	subs	r2, r2, r3
 800b088:	6983      	ldr	r3, [r0, #24]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d30c      	bcc.n	800b0a8 <prvInsertTimerInActiveList+0x2c>
			xProcessTimerNow = pdTRUE;
 800b08e:	2001      	movs	r0, #1
}
 800b090:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b092:	429a      	cmp	r2, r3
 800b094:	d201      	bcs.n	800b09a <prvInsertTimerInActiveList+0x1e>
 800b096:	4299      	cmp	r1, r3
 800b098:	d2f9      	bcs.n	800b08e <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b09a:	4b07      	ldr	r3, [pc, #28]	; (800b0b8 <prvInsertTimerInActiveList+0x3c>)
 800b09c:	1d01      	adds	r1, r0, #4
 800b09e:	6818      	ldr	r0, [r3, #0]
 800b0a0:	f7fe fbfc 	bl	800989c <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800b0a4:	2000      	movs	r0, #0
}
 800b0a6:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b0a8:	4b04      	ldr	r3, [pc, #16]	; (800b0bc <prvInsertTimerInActiveList+0x40>)
 800b0aa:	1d01      	adds	r1, r0, #4
 800b0ac:	6818      	ldr	r0, [r3, #0]
 800b0ae:	f7fe fbf5 	bl	800989c <vListInsert>
 800b0b2:	2000      	movs	r0, #0
}
 800b0b4:	bd08      	pop	{r3, pc}
 800b0b6:	bf00      	nop
 800b0b8:	24002010 	.word	0x24002010
 800b0bc:	24002014 	.word	0x24002014

0800b0c0 <xTimerCreateTimerTask>:
{
 800b0c0:	b530      	push	{r4, r5, lr}
 800b0c2:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 800b0c4:	f7ff ffa0 	bl	800b008 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800b0c8:	4b12      	ldr	r3, [pc, #72]	; (800b114 <xTimerCreateTimerTask+0x54>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	b1cb      	cbz	r3, 800b102 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b0ce:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b0d0:	aa07      	add	r2, sp, #28
 800b0d2:	a906      	add	r1, sp, #24
 800b0d4:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b0d6:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b0da:	f7fe fbb1 	bl	8009840 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b0de:	9806      	ldr	r0, [sp, #24]
 800b0e0:	2102      	movs	r1, #2
 800b0e2:	9d05      	ldr	r5, [sp, #20]
 800b0e4:	4623      	mov	r3, r4
 800b0e6:	9a07      	ldr	r2, [sp, #28]
 800b0e8:	9100      	str	r1, [sp, #0]
 800b0ea:	490b      	ldr	r1, [pc, #44]	; (800b118 <xTimerCreateTimerTask+0x58>)
 800b0ec:	e9cd 0501 	strd	r0, r5, [sp, #4]
 800b0f0:	480a      	ldr	r0, [pc, #40]	; (800b11c <xTimerCreateTimerTask+0x5c>)
 800b0f2:	f7ff fc2b 	bl	800a94c <xTaskCreateStatic>
 800b0f6:	4b0a      	ldr	r3, [pc, #40]	; (800b120 <xTimerCreateTimerTask+0x60>)
 800b0f8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800b0fa:	b110      	cbz	r0, 800b102 <xTimerCreateTimerTask+0x42>
}
 800b0fc:	2001      	movs	r0, #1
 800b0fe:	b009      	add	sp, #36	; 0x24
 800b100:	bd30      	pop	{r4, r5, pc}
 800b102:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b106:	f383 8811 	msr	BASEPRI, r3
 800b10a:	f3bf 8f6f 	isb	sy
 800b10e:	f3bf 8f4f 	dsb	sy
 800b112:	e7fe      	b.n	800b112 <xTimerCreateTimerTask+0x52>
 800b114:	24002134 	.word	0x24002134
 800b118:	08014b4c 	.word	0x08014b4c
 800b11c:	0800b20d 	.word	0x0800b20d
 800b120:	24002138 	.word	0x24002138

0800b124 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800b124:	b1c0      	cbz	r0, 800b158 <xTimerGenericCommand+0x34>
{
 800b126:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 800b128:	4d16      	ldr	r5, [pc, #88]	; (800b184 <xTimerGenericCommand+0x60>)
 800b12a:	4604      	mov	r4, r0
{
 800b12c:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 800b12e:	6828      	ldr	r0, [r5, #0]
 800b130:	b180      	cbz	r0, 800b154 <xTimerGenericCommand+0x30>
 800b132:	4616      	mov	r6, r2
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b134:	2905      	cmp	r1, #5
 800b136:	461a      	mov	r2, r3
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b138:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b13a:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b13e:	dc14      	bgt.n	800b16a <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b140:	f7ff fe76 	bl	800ae30 <xTaskGetSchedulerState>
 800b144:	2802      	cmp	r0, #2
 800b146:	d016      	beq.n	800b176 <xTimerGenericCommand+0x52>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b148:	2300      	movs	r3, #0
 800b14a:	6828      	ldr	r0, [r5, #0]
 800b14c:	4669      	mov	r1, sp
 800b14e:	461a      	mov	r2, r3
 800b150:	f7fe fd68 	bl	8009c24 <xQueueGenericSend>
}
 800b154:	b004      	add	sp, #16
 800b156:	bd70      	pop	{r4, r5, r6, pc}
 800b158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b15c:	f383 8811 	msr	BASEPRI, r3
 800b160:	f3bf 8f6f 	isb	sy
 800b164:	f3bf 8f4f 	dsb	sy
 800b168:	e7fe      	b.n	800b168 <xTimerGenericCommand+0x44>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b16a:	2300      	movs	r3, #0
 800b16c:	4669      	mov	r1, sp
 800b16e:	f7fe fe63 	bl	8009e38 <xQueueGenericSendFromISR>
}
 800b172:	b004      	add	sp, #16
 800b174:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b176:	6828      	ldr	r0, [r5, #0]
 800b178:	2300      	movs	r3, #0
 800b17a:	9a08      	ldr	r2, [sp, #32]
 800b17c:	4669      	mov	r1, sp
 800b17e:	f7fe fd51 	bl	8009c24 <xQueueGenericSend>
 800b182:	e7e7      	b.n	800b154 <xTimerGenericCommand+0x30>
 800b184:	24002134 	.word	0x24002134

0800b188 <prvSwitchTimerLists>:
{
 800b188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b18c:	4e1d      	ldr	r6, [pc, #116]	; (800b204 <prvSwitchTimerLists+0x7c>)
 800b18e:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b190:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b194:	e00d      	b.n	800b1b2 <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b196:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b198:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b19a:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b19c:	1d25      	adds	r5, r4, #4
 800b19e:	4628      	mov	r0, r5
 800b1a0:	f7fe fb96 	bl	80098d0 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b1a4:	6a23      	ldr	r3, [r4, #32]
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b1aa:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800b1ae:	075b      	lsls	r3, r3, #29
 800b1b0:	d40a      	bmi.n	800b1c8 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b1b2:	6833      	ldr	r3, [r6, #0]
 800b1b4:	681a      	ldr	r2, [r3, #0]
 800b1b6:	2a00      	cmp	r2, #0
 800b1b8:	d1ed      	bne.n	800b196 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 800b1ba:	4a13      	ldr	r2, [pc, #76]	; (800b208 <prvSwitchTimerLists+0x80>)
 800b1bc:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b1be:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 800b1c0:	6031      	str	r1, [r6, #0]
}
 800b1c2:	b002      	add	sp, #8
 800b1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b1c8:	69a0      	ldr	r0, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b1ca:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	463a      	mov	r2, r7
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b1d0:	183d      	adds	r5, r7, r0
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b1d2:	4620      	mov	r0, r4
			if( xReloadTime > xNextExpireTime )
 800b1d4:	42af      	cmp	r7, r5
 800b1d6:	d205      	bcs.n	800b1e4 <prvSwitchTimerLists+0x5c>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b1d8:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1da:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b1dc:	6830      	ldr	r0, [r6, #0]
 800b1de:	f7fe fb5d 	bl	800989c <vListInsert>
 800b1e2:	e7e6      	b.n	800b1b2 <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b1e4:	f8cd 8000 	str.w	r8, [sp]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	f7ff ff9b 	bl	800b124 <xTimerGenericCommand>
				configASSERT( xResult );
 800b1ee:	2800      	cmp	r0, #0
 800b1f0:	d1df      	bne.n	800b1b2 <prvSwitchTimerLists+0x2a>
 800b1f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f6:	f383 8811 	msr	BASEPRI, r3
 800b1fa:	f3bf 8f6f 	isb	sy
 800b1fe:	f3bf 8f4f 	dsb	sy
 800b202:	e7fe      	b.n	800b202 <prvSwitchTimerLists+0x7a>
 800b204:	24002010 	.word	0x24002010
 800b208:	24002014 	.word	0x24002014

0800b20c <prvTimerTask>:
{
 800b20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b210:	4f7f      	ldr	r7, [pc, #508]	; (800b410 <prvTimerTask+0x204>)
 800b212:	b087      	sub	sp, #28
 800b214:	4e7f      	ldr	r6, [pc, #508]	; (800b414 <prvTimerTask+0x208>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b216:	f04f 0900 	mov.w	r9, #0
 800b21a:	4c7f      	ldr	r4, [pc, #508]	; (800b418 <prvTimerTask+0x20c>)
 800b21c:	f8df a200 	ldr.w	sl, [pc, #512]	; 800b420 <prvTimerTask+0x214>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	681d      	ldr	r5, [r3, #0]
 800b224:	2d00      	cmp	r5, #0
 800b226:	f000 8097 	beq.w	800b358 <prvTimerTask+0x14c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b22a:	68db      	ldr	r3, [r3, #12]
 800b22c:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
 800b22e:	f7ff fc3f 	bl	800aab0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800b232:	f7ff fcf7 	bl	800ac24 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800b236:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 800b238:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800b23a:	4298      	cmp	r0, r3
 800b23c:	f0c0 8094 	bcc.w	800b368 <prvTimerTask+0x15c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b240:	4285      	cmp	r5, r0
	xLastTime = xTimeNow;
 800b242:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b244:	f240 80a3 	bls.w	800b38e <prvTimerTask+0x182>
 800b248:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b24a:	eba5 010b 	sub.w	r1, r5, fp
 800b24e:	6820      	ldr	r0, [r4, #0]
 800b250:	f7ff f8ec 	bl	800a42c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b254:	f7ff fc34 	bl	800aac0 <xTaskResumeAll>
 800b258:	b938      	cbnz	r0, 800b26a <prvTimerTask+0x5e>
					portYIELD_WITHIN_API();
 800b25a:	4b70      	ldr	r3, [pc, #448]	; (800b41c <prvTimerTask+0x210>)
 800b25c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b260:	601a      	str	r2, [r3, #0]
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b26a:	2200      	movs	r2, #0
 800b26c:	a902      	add	r1, sp, #8
 800b26e:	6820      	ldr	r0, [r4, #0]
 800b270:	f7fe fea4 	bl	8009fbc <xQueueReceive>
 800b274:	2800      	cmp	r0, #0
 800b276:	d0d3      	beq.n	800b220 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b278:	9b02      	ldr	r3, [sp, #8]
 800b27a:	9d04      	ldr	r5, [sp, #16]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	da07      	bge.n	800b290 <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b280:	9b03      	ldr	r3, [sp, #12]
 800b282:	4628      	mov	r0, r5
 800b284:	9905      	ldr	r1, [sp, #20]
 800b286:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b288:	9b02      	ldr	r3, [sp, #8]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	dbed      	blt.n	800b26a <prvTimerTask+0x5e>
 800b28e:	9d04      	ldr	r5, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b290:	696b      	ldr	r3, [r5, #20]
 800b292:	b113      	cbz	r3, 800b29a <prvTimerTask+0x8e>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b294:	1d28      	adds	r0, r5, #4
 800b296:	f7fe fb1b 	bl	80098d0 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800b29a:	f7ff fcc3 	bl	800ac24 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800b29e:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 800b2a0:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 800b2a2:	4298      	cmp	r0, r3
 800b2a4:	d367      	bcc.n	800b376 <prvTimerTask+0x16a>
			switch( xMessage.xMessageID )
 800b2a6:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 800b2a8:	f8c6 8000 	str.w	r8, [r6]
			switch( xMessage.xMessageID )
 800b2ac:	2b09      	cmp	r3, #9
 800b2ae:	d8dc      	bhi.n	800b26a <prvTimerTask+0x5e>
 800b2b0:	e8df f003 	tbb	[pc, r3]
 800b2b4:	20272727 	.word	0x20272727
 800b2b8:	2727050e 	.word	0x2727050e
 800b2bc:	0e20      	.short	0x0e20
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b2be:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 800b2c2:	079a      	lsls	r2, r3, #30
 800b2c4:	d57a      	bpl.n	800b3bc <prvTimerTask+0x1b0>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2c6:	f023 0301 	bic.w	r3, r3, #1
 800b2ca:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
 800b2ce:	e7cc      	b.n	800b26a <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b2d0:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b2d4:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b2d6:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b2da:	61a9      	str	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b2dc:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b2e0:	2900      	cmp	r1, #0
 800b2e2:	f000 808c 	beq.w	800b3fe <prvTimerTask+0x1f2>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b2e6:	4441      	add	r1, r8
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	4643      	mov	r3, r8
 800b2ec:	4642      	mov	r2, r8
 800b2ee:	f7ff fec5 	bl	800b07c <prvInsertTimerInActiveList>
 800b2f2:	e7ba      	b.n	800b26a <prvTimerTask+0x5e>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2f4:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 800b2f8:	f023 0301 	bic.w	r3, r3, #1
 800b2fc:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
 800b300:	e7b3      	b.n	800b26a <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b302:	f895 c028 	ldrb.w	ip, [r5, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b306:	4642      	mov	r2, r8
 800b308:	9b03      	ldr	r3, [sp, #12]
 800b30a:	4628      	mov	r0, r5
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b30c:	f04c 0c01 	orr.w	ip, ip, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b310:	69a9      	ldr	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b312:	f885 c028 	strb.w	ip, [r5, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b316:	4419      	add	r1, r3
 800b318:	f7ff feb0 	bl	800b07c <prvInsertTimerInActiveList>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d0a4      	beq.n	800b26a <prvTimerTask+0x5e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b320:	6a2b      	ldr	r3, [r5, #32]
 800b322:	4628      	mov	r0, r5
 800b324:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b326:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 800b32a:	0759      	lsls	r1, r3, #29
 800b32c:	d59d      	bpl.n	800b26a <prvTimerTask+0x5e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b32e:	69aa      	ldr	r2, [r5, #24]
 800b330:	2300      	movs	r3, #0
 800b332:	4628      	mov	r0, r5
 800b334:	9d03      	ldr	r5, [sp, #12]
 800b336:	f8cd 9000 	str.w	r9, [sp]
 800b33a:	4619      	mov	r1, r3
 800b33c:	442a      	add	r2, r5
 800b33e:	f7ff fef1 	bl	800b124 <xTimerGenericCommand>
							configASSERT( xResult );
 800b342:	2800      	cmp	r0, #0
 800b344:	d191      	bne.n	800b26a <prvTimerTask+0x5e>
 800b346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b34a:	f383 8811 	msr	BASEPRI, r3
 800b34e:	f3bf 8f6f 	isb	sy
 800b352:	f3bf 8f4f 	dsb	sy
 800b356:	e7fe      	b.n	800b356 <prvTimerTask+0x14a>
	vTaskSuspendAll();
 800b358:	f7ff fbaa 	bl	800aab0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800b35c:	f7ff fc62 	bl	800ac24 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800b360:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 800b362:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800b364:	4298      	cmp	r0, r3
 800b366:	d209      	bcs.n	800b37c <prvTimerTask+0x170>
		prvSwitchTimerLists();
 800b368:	f7ff ff0e 	bl	800b188 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 800b36c:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 800b370:	f7ff fba6 	bl	800aac0 <xTaskResumeAll>
 800b374:	e779      	b.n	800b26a <prvTimerTask+0x5e>
		prvSwitchTimerLists();
 800b376:	f7ff ff07 	bl	800b188 <prvSwitchTimerLists>
 800b37a:	e794      	b.n	800b2a6 <prvTimerTask+0x9a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b37c:	f8da 3000 	ldr.w	r3, [sl]
	xLastTime = xTimeNow;
 800b380:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	fab2 f282 	clz	r2, r2
 800b38a:	0952      	lsrs	r2, r2, #5
 800b38c:	e75d      	b.n	800b24a <prvTimerTask+0x3e>
				( void ) xTaskResumeAll();
 800b38e:	f7ff fb97 	bl	800aac0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	f8d3 800c 	ldr.w	r8, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b39a:	f108 0004 	add.w	r0, r8, #4
 800b39e:	f7fe fa97 	bl	80098d0 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b3a2:	f898 3028 	ldrb.w	r3, [r8, #40]	; 0x28
 800b3a6:	0758      	lsls	r0, r3, #29
 800b3a8:	d40c      	bmi.n	800b3c4 <prvTimerTask+0x1b8>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b3aa:	f023 0301 	bic.w	r3, r3, #1
 800b3ae:	f888 3028 	strb.w	r3, [r8, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3b2:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800b3b6:	4640      	mov	r0, r8
 800b3b8:	4798      	blx	r3
 800b3ba:	e756      	b.n	800b26a <prvTimerTask+0x5e>
							vPortFree( pxTimer );
 800b3bc:	4628      	mov	r0, r5
 800b3be:	f000 fab1 	bl	800b924 <vPortFree>
 800b3c2:	e752      	b.n	800b26a <prvTimerTask+0x5e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b3c4:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800b3c8:	465a      	mov	r2, fp
 800b3ca:	462b      	mov	r3, r5
 800b3cc:	4640      	mov	r0, r8
 800b3ce:	4429      	add	r1, r5
 800b3d0:	f7ff fe54 	bl	800b07c <prvInsertTimerInActiveList>
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	d0ec      	beq.n	800b3b2 <prvTimerTask+0x1a6>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f8cd 9000 	str.w	r9, [sp]
 800b3de:	462a      	mov	r2, r5
 800b3e0:	4640      	mov	r0, r8
 800b3e2:	4619      	mov	r1, r3
 800b3e4:	f7ff fe9e 	bl	800b124 <xTimerGenericCommand>
			configASSERT( xResult );
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	d1e2      	bne.n	800b3b2 <prvTimerTask+0x1a6>
 800b3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f0:	f383 8811 	msr	BASEPRI, r3
 800b3f4:	f3bf 8f6f 	isb	sy
 800b3f8:	f3bf 8f4f 	dsb	sy
 800b3fc:	e7fe      	b.n	800b3fc <prvTimerTask+0x1f0>
 800b3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b402:	f383 8811 	msr	BASEPRI, r3
 800b406:	f3bf 8f6f 	isb	sy
 800b40a:	f3bf 8f4f 	dsb	sy
 800b40e:	e7fe      	b.n	800b40e <prvTimerTask+0x202>
 800b410:	24002010 	.word	0x24002010
 800b414:	240020e0 	.word	0x240020e0
 800b418:	24002134 	.word	0x24002134
 800b41c:	e000ed04 	.word	0xe000ed04
 800b420:	24002014 	.word	0x24002014

0800b424 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b424:	4b0e      	ldr	r3, [pc, #56]	; (800b460 <prvTaskExitError+0x3c>)
{
 800b426:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800b428:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 800b42a:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 800b42c:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800b42e:	3301      	adds	r3, #1
 800b430:	d008      	beq.n	800b444 <prvTaskExitError+0x20>
 800b432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b436:	f383 8811 	msr	BASEPRI, r3
 800b43a:	f3bf 8f6f 	isb	sy
 800b43e:	f3bf 8f4f 	dsb	sy
 800b442:	e7fe      	b.n	800b442 <prvTaskExitError+0x1e>
 800b444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b448:	f383 8811 	msr	BASEPRI, r3
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b454:	9b01      	ldr	r3, [sp, #4]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d0fc      	beq.n	800b454 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b45a:	b002      	add	sp, #8
 800b45c:	4770      	bx	lr
 800b45e:	bf00      	nop
 800b460:	24000134 	.word	0x24000134

0800b464 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b464:	4808      	ldr	r0, [pc, #32]	; (800b488 <prvPortStartFirstTask+0x24>)
 800b466:	6800      	ldr	r0, [r0, #0]
 800b468:	6800      	ldr	r0, [r0, #0]
 800b46a:	f380 8808 	msr	MSP, r0
 800b46e:	f04f 0000 	mov.w	r0, #0
 800b472:	f380 8814 	msr	CONTROL, r0
 800b476:	b662      	cpsie	i
 800b478:	b661      	cpsie	f
 800b47a:	f3bf 8f4f 	dsb	sy
 800b47e:	f3bf 8f6f 	isb	sy
 800b482:	df00      	svc	0
 800b484:	bf00      	nop
 800b486:	0000      	.short	0x0000
 800b488:	e000ed08 	.word	0xe000ed08

0800b48c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b48c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b49c <vPortEnableVFP+0x10>
 800b490:	6801      	ldr	r1, [r0, #0]
 800b492:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b496:	6001      	str	r1, [r0, #0]
 800b498:	4770      	bx	lr
 800b49a:	0000      	.short	0x0000
 800b49c:	e000ed88 	.word	0xe000ed88

0800b4a0 <pxPortInitialiseStack>:
{
 800b4a0:	b470      	push	{r4, r5, r6}
 800b4a2:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b4a4:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b4a8:	4d08      	ldr	r5, [pc, #32]	; (800b4cc <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b4aa:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b4ae:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b4b2:	f840 2c20 	str.w	r2, [r0, #-32]
}
 800b4b6:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b4b8:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b4ba:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b4be:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b4c2:	f843 4c24 	str.w	r4, [r3, #-36]
}
 800b4c6:	bc70      	pop	{r4, r5, r6}
 800b4c8:	4770      	bx	lr
 800b4ca:	bf00      	nop
 800b4cc:	0800b425 	.word	0x0800b425

0800b4d0 <SVC_Handler>:
	__asm volatile (
 800b4d0:	4b07      	ldr	r3, [pc, #28]	; (800b4f0 <pxCurrentTCBConst2>)
 800b4d2:	6819      	ldr	r1, [r3, #0]
 800b4d4:	6808      	ldr	r0, [r1, #0]
 800b4d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4da:	f380 8809 	msr	PSP, r0
 800b4de:	f3bf 8f6f 	isb	sy
 800b4e2:	f04f 0000 	mov.w	r0, #0
 800b4e6:	f380 8811 	msr	BASEPRI, r0
 800b4ea:	4770      	bx	lr
 800b4ec:	f3af 8000 	nop.w

0800b4f0 <pxCurrentTCBConst2>:
 800b4f0:	24001b10 	.word	0x24001b10

0800b4f4 <vPortEnterCritical>:
 800b4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f8:	f383 8811 	msr	BASEPRI, r3
 800b4fc:	f3bf 8f6f 	isb	sy
 800b500:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800b504:	4a0a      	ldr	r2, [pc, #40]	; (800b530 <vPortEnterCritical+0x3c>)
 800b506:	6813      	ldr	r3, [r2, #0]
 800b508:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800b50a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800b50c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800b50e:	d000      	beq.n	800b512 <vPortEnterCritical+0x1e>
}
 800b510:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b512:	4b08      	ldr	r3, [pc, #32]	; (800b534 <vPortEnterCritical+0x40>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b51a:	d0f9      	beq.n	800b510 <vPortEnterCritical+0x1c>
 800b51c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b520:	f383 8811 	msr	BASEPRI, r3
 800b524:	f3bf 8f6f 	isb	sy
 800b528:	f3bf 8f4f 	dsb	sy
 800b52c:	e7fe      	b.n	800b52c <vPortEnterCritical+0x38>
 800b52e:	bf00      	nop
 800b530:	24000134 	.word	0x24000134
 800b534:	e000ed04 	.word	0xe000ed04

0800b538 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800b538:	4a08      	ldr	r2, [pc, #32]	; (800b55c <vPortExitCritical+0x24>)
 800b53a:	6813      	ldr	r3, [r2, #0]
 800b53c:	b943      	cbnz	r3, 800b550 <vPortExitCritical+0x18>
 800b53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b542:	f383 8811 	msr	BASEPRI, r3
 800b546:	f3bf 8f6f 	isb	sy
 800b54a:	f3bf 8f4f 	dsb	sy
 800b54e:	e7fe      	b.n	800b54e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800b550:	3b01      	subs	r3, #1
 800b552:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b554:	b90b      	cbnz	r3, 800b55a <vPortExitCritical+0x22>
	__asm volatile
 800b556:	f383 8811 	msr	BASEPRI, r3
}
 800b55a:	4770      	bx	lr
 800b55c:	24000134 	.word	0x24000134

0800b560 <PendSV_Handler>:
	__asm volatile
 800b560:	f3ef 8009 	mrs	r0, PSP
 800b564:	f3bf 8f6f 	isb	sy
 800b568:	4b15      	ldr	r3, [pc, #84]	; (800b5c0 <pxCurrentTCBConst>)
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	f01e 0f10 	tst.w	lr, #16
 800b570:	bf08      	it	eq
 800b572:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b576:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b57a:	6010      	str	r0, [r2, #0]
 800b57c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b580:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b584:	f380 8811 	msr	BASEPRI, r0
 800b588:	f3bf 8f4f 	dsb	sy
 800b58c:	f3bf 8f6f 	isb	sy
 800b590:	f7ff fb66 	bl	800ac60 <vTaskSwitchContext>
 800b594:	f04f 0000 	mov.w	r0, #0
 800b598:	f380 8811 	msr	BASEPRI, r0
 800b59c:	bc09      	pop	{r0, r3}
 800b59e:	6819      	ldr	r1, [r3, #0]
 800b5a0:	6808      	ldr	r0, [r1, #0]
 800b5a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a6:	f01e 0f10 	tst.w	lr, #16
 800b5aa:	bf08      	it	eq
 800b5ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b5b0:	f380 8809 	msr	PSP, r0
 800b5b4:	f3bf 8f6f 	isb	sy
 800b5b8:	4770      	bx	lr
 800b5ba:	bf00      	nop
 800b5bc:	f3af 8000 	nop.w

0800b5c0 <pxCurrentTCBConst>:
 800b5c0:	24001b10 	.word	0x24001b10

0800b5c4 <xPortSysTickHandler>:
{
 800b5c4:	b508      	push	{r3, lr}
	__asm volatile
 800b5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800b5d6:	f7ff fb33 	bl	800ac40 <xTaskIncrementTick>
 800b5da:	b118      	cbz	r0, 800b5e4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b5dc:	4b03      	ldr	r3, [pc, #12]	; (800b5ec <xPortSysTickHandler+0x28>)
 800b5de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5e2:	601a      	str	r2, [r3, #0]
	__asm volatile
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	f383 8811 	msr	BASEPRI, r3
}
 800b5ea:	bd08      	pop	{r3, pc}
 800b5ec:	e000ed04 	.word	0xe000ed04

0800b5f0 <vPortSetupTimerInterrupt>:
{
 800b5f0:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	4a08      	ldr	r2, [pc, #32]	; (800b618 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b5f6:	4c09      	ldr	r4, [pc, #36]	; (800b61c <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b5f8:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b5fa:	4809      	ldr	r0, [pc, #36]	; (800b620 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b5fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b5fe:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b600:	4c08      	ldr	r4, [pc, #32]	; (800b624 <vPortSetupTimerInterrupt+0x34>)
 800b602:	6803      	ldr	r3, [r0, #0]
 800b604:	4808      	ldr	r0, [pc, #32]	; (800b628 <vPortSetupTimerInterrupt+0x38>)
 800b606:	fba4 4303 	umull	r4, r3, r4, r3
}
 800b60a:	f85d 4b04 	ldr.w	r4, [sp], #4
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b60e:	099b      	lsrs	r3, r3, #6
 800b610:	3b01      	subs	r3, #1
 800b612:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b614:	6011      	str	r1, [r2, #0]
}
 800b616:	4770      	bx	lr
 800b618:	e000e010 	.word	0xe000e010
 800b61c:	e000e018 	.word	0xe000e018
 800b620:	24000000 	.word	0x24000000
 800b624:	10624dd3 	.word	0x10624dd3
 800b628:	e000e014 	.word	0xe000e014

0800b62c <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b62c:	4b39      	ldr	r3, [pc, #228]	; (800b714 <xPortStartScheduler+0xe8>)
 800b62e:	4a3a      	ldr	r2, [pc, #232]	; (800b718 <xPortStartScheduler+0xec>)
 800b630:	6819      	ldr	r1, [r3, #0]
 800b632:	4291      	cmp	r1, r2
 800b634:	d03f      	beq.n	800b6b6 <xPortStartScheduler+0x8a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b636:	681a      	ldr	r2, [r3, #0]
 800b638:	4b38      	ldr	r3, [pc, #224]	; (800b71c <xPortStartScheduler+0xf0>)
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d032      	beq.n	800b6a4 <xPortStartScheduler+0x78>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b63e:	4b38      	ldr	r3, [pc, #224]	; (800b720 <xPortStartScheduler+0xf4>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b640:	4938      	ldr	r1, [pc, #224]	; (800b724 <xPortStartScheduler+0xf8>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b642:	4839      	ldr	r0, [pc, #228]	; (800b728 <xPortStartScheduler+0xfc>)
{
 800b644:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b646:	781a      	ldrb	r2, [r3, #0]
{
 800b648:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b64a:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b64c:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b64e:	b2d2      	uxtb	r2, r2
 800b650:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b652:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b654:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b656:	6004      	str	r4, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b658:	b2db      	uxtb	r3, r3
 800b65a:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b65e:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b662:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b666:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b66a:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b66c:	0611      	lsls	r1, r2, #24
 800b66e:	d510      	bpl.n	800b692 <xPortStartScheduler+0x66>
 800b670:	2306      	movs	r3, #6
 800b672:	e000      	b.n	800b676 <xPortStartScheduler+0x4a>
 800b674:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b676:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800b67a:	1e59      	subs	r1, r3, #1
 800b67c:	0052      	lsls	r2, r2, #1
 800b67e:	b2d2      	uxtb	r2, r2
 800b680:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b684:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800b688:	0612      	lsls	r2, r2, #24
 800b68a:	d4f3      	bmi.n	800b674 <xPortStartScheduler+0x48>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b68c:	2b03      	cmp	r3, #3
 800b68e:	6003      	str	r3, [r0, #0]
 800b690:	d01a      	beq.n	800b6c8 <xPortStartScheduler+0x9c>
	__asm volatile
 800b692:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b696:	f383 8811 	msr	BASEPRI, r3
 800b69a:	f3bf 8f6f 	isb	sy
 800b69e:	f3bf 8f4f 	dsb	sy
 800b6a2:	e7fe      	b.n	800b6a2 <xPortStartScheduler+0x76>
 800b6a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a8:	f383 8811 	msr	BASEPRI, r3
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	e7fe      	b.n	800b6b4 <xPortStartScheduler+0x88>
 800b6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ba:	f383 8811 	msr	BASEPRI, r3
 800b6be:	f3bf 8f6f 	isb	sy
 800b6c2:	f3bf 8f4f 	dsb	sy
 800b6c6:	e7fe      	b.n	800b6c6 <xPortStartScheduler+0x9a>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b6c8:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b6ca:	021b      	lsls	r3, r3, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b6cc:	4a17      	ldr	r2, [pc, #92]	; (800b72c <xPortStartScheduler+0x100>)
	uxCriticalNesting = 0;
 800b6ce:	2400      	movs	r4, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b6d0:	b2c9      	uxtb	r1, r1
 800b6d2:	4d13      	ldr	r5, [pc, #76]	; (800b720 <xPortStartScheduler+0xf4>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b6d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b6d8:	6003      	str	r3, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b6da:	7029      	strb	r1, [r5, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b6dc:	6813      	ldr	r3, [r2, #0]
 800b6de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b6e2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b6e4:	6813      	ldr	r3, [r2, #0]
 800b6e6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b6ea:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 800b6ec:	f7ff ff80 	bl	800b5f0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800b6f0:	4b0f      	ldr	r3, [pc, #60]	; (800b730 <xPortStartScheduler+0x104>)
 800b6f2:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800b6f4:	f7ff feca 	bl	800b48c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b6f8:	4a0e      	ldr	r2, [pc, #56]	; (800b734 <xPortStartScheduler+0x108>)
 800b6fa:	6813      	ldr	r3, [r2, #0]
 800b6fc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b700:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800b702:	f7ff feaf 	bl	800b464 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800b706:	f7ff faab 	bl	800ac60 <vTaskSwitchContext>
	prvTaskExitError();
 800b70a:	f7ff fe8b 	bl	800b424 <prvTaskExitError>
}
 800b70e:	4620      	mov	r0, r4
 800b710:	b003      	add	sp, #12
 800b712:	bd30      	pop	{r4, r5, pc}
 800b714:	e000ed00 	.word	0xe000ed00
 800b718:	410fc271 	.word	0x410fc271
 800b71c:	410fc270 	.word	0x410fc270
 800b720:	e000e400 	.word	0xe000e400
 800b724:	2400213c 	.word	0x2400213c
 800b728:	24002140 	.word	0x24002140
 800b72c:	e000ed20 	.word	0xe000ed20
 800b730:	24000134 	.word	0x24000134
 800b734:	e000ef34 	.word	0xe000ef34

0800b738 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b738:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b73c:	2b0f      	cmp	r3, #15
 800b73e:	d90e      	bls.n	800b75e <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b740:	4910      	ldr	r1, [pc, #64]	; (800b784 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b742:	4a11      	ldr	r2, [pc, #68]	; (800b788 <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b744:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b746:	7812      	ldrb	r2, [r2, #0]
 800b748:	429a      	cmp	r2, r3
 800b74a:	d908      	bls.n	800b75e <vPortValidateInterruptPriority+0x26>
 800b74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b750:	f383 8811 	msr	BASEPRI, r3
 800b754:	f3bf 8f6f 	isb	sy
 800b758:	f3bf 8f4f 	dsb	sy
 800b75c:	e7fe      	b.n	800b75c <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b75e:	4b0b      	ldr	r3, [pc, #44]	; (800b78c <vPortValidateInterruptPriority+0x54>)
 800b760:	4a0b      	ldr	r2, [pc, #44]	; (800b790 <vPortValidateInterruptPriority+0x58>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	6812      	ldr	r2, [r2, #0]
 800b766:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d908      	bls.n	800b780 <vPortValidateInterruptPriority+0x48>
 800b76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b772:	f383 8811 	msr	BASEPRI, r3
 800b776:	f3bf 8f6f 	isb	sy
 800b77a:	f3bf 8f4f 	dsb	sy
 800b77e:	e7fe      	b.n	800b77e <vPortValidateInterruptPriority+0x46>
	}
 800b780:	4770      	bx	lr
 800b782:	bf00      	nop
 800b784:	e000e3f0 	.word	0xe000e3f0
 800b788:	2400213c 	.word	0x2400213c
 800b78c:	e000ed0c 	.word	0xe000ed0c
 800b790:	24002140 	.word	0x24002140

0800b794 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b794:	4b11      	ldr	r3, [pc, #68]	; (800b7dc <prvInsertBlockIntoFreeList+0x48>)
{
 800b796:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	4282      	cmp	r2, r0
 800b79c:	d201      	bcs.n	800b7a2 <prvInsertBlockIntoFreeList+0xe>
 800b79e:	4613      	mov	r3, r2
 800b7a0:	e7fa      	b.n	800b798 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b7a2:	685c      	ldr	r4, [r3, #4]
 800b7a4:	1919      	adds	r1, r3, r4
 800b7a6:	4288      	cmp	r0, r1
 800b7a8:	d103      	bne.n	800b7b2 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b7aa:	6841      	ldr	r1, [r0, #4]
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	4421      	add	r1, r4
 800b7b0:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b7b2:	6844      	ldr	r4, [r0, #4]
 800b7b4:	1901      	adds	r1, r0, r4
 800b7b6:	428a      	cmp	r2, r1
 800b7b8:	d109      	bne.n	800b7ce <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b7ba:	4909      	ldr	r1, [pc, #36]	; (800b7e0 <prvInsertBlockIntoFreeList+0x4c>)
 800b7bc:	6809      	ldr	r1, [r1, #0]
 800b7be:	428a      	cmp	r2, r1
 800b7c0:	d005      	beq.n	800b7ce <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b7c2:	e9d2 5100 	ldrd	r5, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b7c6:	4421      	add	r1, r4
 800b7c8:	e9c0 5100 	strd	r5, r1, [r0]
 800b7cc:	e000      	b.n	800b7d0 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7ce:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7d0:	4298      	cmp	r0, r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7d2:	bc30      	pop	{r4, r5}
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7d4:	bf18      	it	ne
 800b7d6:	6018      	strne	r0, [r3, #0]
}
 800b7d8:	4770      	bx	lr
 800b7da:	bf00      	nop
 800b7dc:	24013a9c 	.word	0x24013a9c
 800b7e0:	24002144 	.word	0x24002144

0800b7e4 <pvPortMalloc>:
{
 800b7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800b7ea:	f7ff f961 	bl	800aab0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800b7ee:	4845      	ldr	r0, [pc, #276]	; (800b904 <pvPortMalloc+0x120>)
 800b7f0:	6803      	ldr	r3, [r0, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d064      	beq.n	800b8c0 <pvPortMalloc+0xdc>
 800b7f6:	4b44      	ldr	r3, [pc, #272]	; (800b908 <pvPortMalloc+0x124>)
 800b7f8:	681e      	ldr	r6, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b7fa:	4234      	tst	r4, r6
 800b7fc:	d159      	bne.n	800b8b2 <pvPortMalloc+0xce>
			if( xWantedSize > 0 )
 800b7fe:	2c00      	cmp	r4, #0
 800b800:	d057      	beq.n	800b8b2 <pvPortMalloc+0xce>
				xWantedSize += xHeapStructSize;
 800b802:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b806:	0759      	lsls	r1, r3, #29
 800b808:	d002      	beq.n	800b810 <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b80a:	f023 0307 	bic.w	r3, r3, #7
 800b80e:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b810:	2b00      	cmp	r3, #0
 800b812:	d04e      	beq.n	800b8b2 <pvPortMalloc+0xce>
 800b814:	4f3d      	ldr	r7, [pc, #244]	; (800b90c <pvPortMalloc+0x128>)
 800b816:	683d      	ldr	r5, [r7, #0]
 800b818:	429d      	cmp	r5, r3
 800b81a:	d34a      	bcc.n	800b8b2 <pvPortMalloc+0xce>
				pxBlock = xStart.pxNextFreeBlock;
 800b81c:	493c      	ldr	r1, [pc, #240]	; (800b910 <pvPortMalloc+0x12c>)
 800b81e:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b820:	e006      	b.n	800b830 <pvPortMalloc+0x4c>
 800b822:	f8d4 c000 	ldr.w	ip, [r4]
 800b826:	f1bc 0f00 	cmp.w	ip, #0
 800b82a:	d004      	beq.n	800b836 <pvPortMalloc+0x52>
 800b82c:	4621      	mov	r1, r4
 800b82e:	4664      	mov	r4, ip
 800b830:	6862      	ldr	r2, [r4, #4]
 800b832:	429a      	cmp	r2, r3
 800b834:	d3f5      	bcc.n	800b822 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 800b836:	6800      	ldr	r0, [r0, #0]
 800b838:	42a0      	cmp	r0, r4
 800b83a:	d03a      	beq.n	800b8b2 <pvPortMalloc+0xce>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b83c:	eba2 0c03 	sub.w	ip, r2, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b840:	6820      	ldr	r0, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b842:	f8d1 8000 	ldr.w	r8, [r1]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b846:	f1bc 0f10 	cmp.w	ip, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b84a:	6008      	str	r0, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b84c:	d911      	bls.n	800b872 <pvPortMalloc+0x8e>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b84e:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b850:	0742      	lsls	r2, r0, #29
 800b852:	d008      	beq.n	800b866 <pvPortMalloc+0x82>
 800b854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b858:	f383 8811 	msr	BASEPRI, r3
 800b85c:	f3bf 8f6f 	isb	sy
 800b860:	f3bf 8f4f 	dsb	sy
 800b864:	e7fe      	b.n	800b864 <pvPortMalloc+0x80>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b866:	f8c0 c004 	str.w	ip, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b86a:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b86c:	f7ff ff92 	bl	800b794 <prvInsertBlockIntoFreeList>
 800b870:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b872:	4928      	ldr	r1, [pc, #160]	; (800b914 <pvPortMalloc+0x130>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b874:	1aad      	subs	r5, r5, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b876:	4332      	orrs	r2, r6
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b878:	f108 0808 	add.w	r8, r8, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b87c:	6808      	ldr	r0, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b87e:	6062      	str	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b880:	4285      	cmp	r5, r0
					pxBlock->pxNextFreeBlock = NULL;
 800b882:	f04f 0000 	mov.w	r0, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b886:	603d      	str	r5, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b888:	bf38      	it	cc
 800b88a:	600d      	strcc	r5, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 800b88c:	4922      	ldr	r1, [pc, #136]	; (800b918 <pvPortMalloc+0x134>)
					pxBlock->pxNextFreeBlock = NULL;
 800b88e:	6020      	str	r0, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800b890:	680b      	ldr	r3, [r1, #0]
 800b892:	3301      	adds	r3, #1
 800b894:	600b      	str	r3, [r1, #0]
	( void ) xTaskResumeAll();
 800b896:	f7ff f913 	bl	800aac0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b89a:	f018 0f07 	tst.w	r8, #7
 800b89e:	d00c      	beq.n	800b8ba <pvPortMalloc+0xd6>
 800b8a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a4:	f383 8811 	msr	BASEPRI, r3
 800b8a8:	f3bf 8f6f 	isb	sy
 800b8ac:	f3bf 8f4f 	dsb	sy
 800b8b0:	e7fe      	b.n	800b8b0 <pvPortMalloc+0xcc>
	( void ) xTaskResumeAll();
 800b8b2:	f04f 0800 	mov.w	r8, #0
 800b8b6:	f7ff f903 	bl	800aac0 <xTaskResumeAll>
}
 800b8ba:	4640      	mov	r0, r8
 800b8bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uxAddress = ( size_t ) ucHeap;
 800b8c0:	4b16      	ldr	r3, [pc, #88]	; (800b91c <pvPortMalloc+0x138>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8c2:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	uxAddress -= xHeapStructSize;
 800b8c6:	4a16      	ldr	r2, [pc, #88]	; (800b920 <pvPortMalloc+0x13c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b8c8:	075d      	lsls	r5, r3, #29
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8ca:	4e12      	ldr	r6, [pc, #72]	; (800b914 <pvPortMalloc+0x130>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8cc:	f022 0207 	bic.w	r2, r2, #7
	xStart.xBlockSize = ( size_t ) 0;
 800b8d0:	f04f 0500 	mov.w	r5, #0
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b8d4:	bf18      	it	ne
 800b8d6:	3307      	addne	r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8d8:	f8df c030 	ldr.w	ip, [pc, #48]	; 800b90c <pvPortMalloc+0x128>
	pxEnd = ( void * ) uxAddress;
 800b8dc:	6002      	str	r2, [r0, #0]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8de:	bf18      	it	ne
 800b8e0:	f023 0307 	bicne.w	r3, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b8e4:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b8e6:	1ad3      	subs	r3, r2, r3
	pxEnd->pxNextFreeBlock = NULL;
 800b8e8:	e9c2 5500 	strd	r5, r5, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8ec:	6033      	str	r3, [r6, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8ee:	463e      	mov	r6, r7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8f0:	f8cc 3000 	str.w	r3, [ip]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b8f4:	e9c1 2300 	strd	r2, r3, [r1]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b8f8:	4b05      	ldr	r3, [pc, #20]	; (800b910 <pvPortMalloc+0x12c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8fa:	4a03      	ldr	r2, [pc, #12]	; (800b908 <pvPortMalloc+0x124>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b8fc:	e9c3 1500 	strd	r1, r5, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b900:	6017      	str	r7, [r2, #0]
 800b902:	e77a      	b.n	800b7fa <pvPortMalloc+0x16>
 800b904:	24002144 	.word	0x24002144
 800b908:	24013a88 	.word	0x24013a88
 800b90c:	24013a8c 	.word	0x24013a8c
 800b910:	24013a9c 	.word	0x24013a9c
 800b914:	24013a90 	.word	0x24013a90
 800b918:	24013a94 	.word	0x24013a94
 800b91c:	24002148 	.word	0x24002148
 800b920:	24013a80 	.word	0x24013a80

0800b924 <vPortFree>:
	if( pv != NULL )
 800b924:	b1d0      	cbz	r0, 800b95c <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b926:	4a1b      	ldr	r2, [pc, #108]	; (800b994 <vPortFree+0x70>)
 800b928:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800b92c:	6812      	ldr	r2, [r2, #0]
 800b92e:	4213      	tst	r3, r2
 800b930:	d108      	bne.n	800b944 <vPortFree+0x20>
 800b932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b936:	f383 8811 	msr	BASEPRI, r3
 800b93a:	f3bf 8f6f 	isb	sy
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	e7fe      	b.n	800b942 <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b944:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800b948:	b149      	cbz	r1, 800b95e <vPortFree+0x3a>
 800b94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b94e:	f383 8811 	msr	BASEPRI, r3
 800b952:	f3bf 8f6f 	isb	sy
 800b956:	f3bf 8f4f 	dsb	sy
 800b95a:	e7fe      	b.n	800b95a <vPortFree+0x36>
 800b95c:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b95e:	ea23 0302 	bic.w	r3, r3, r2
{
 800b962:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b964:	f840 3c04 	str.w	r3, [r0, #-4]
 800b968:	4604      	mov	r4, r0
				vTaskSuspendAll();
 800b96a:	f7ff f8a1 	bl	800aab0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b96e:	4a0a      	ldr	r2, [pc, #40]	; (800b998 <vPortFree+0x74>)
 800b970:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b974:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b978:	6811      	ldr	r1, [r2, #0]
 800b97a:	440b      	add	r3, r1
 800b97c:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b97e:	f7ff ff09 	bl	800b794 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b982:	4a06      	ldr	r2, [pc, #24]	; (800b99c <vPortFree+0x78>)
 800b984:	6813      	ldr	r3, [r2, #0]
 800b986:	3301      	adds	r3, #1
}
 800b988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					xNumberOfSuccessfulFrees++;
 800b98c:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 800b98e:	f7ff b897 	b.w	800aac0 <xTaskResumeAll>
 800b992:	bf00      	nop
 800b994:	24013a88 	.word	0x24013a88
 800b998:	24013a8c 	.word	0x24013a8c
 800b99c:	24013a98 	.word	0x24013a98

0800b9a0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800b9a0:	b580      	push	{r7, lr}
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800b9a2:	483a      	ldr	r0, [pc, #232]	; (800ba8c <tcpip_thread+0xec>)
{
 800b9a4:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 800b9a6:	f007 fdab 	bl	8013500 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800b9aa:	4b39      	ldr	r3, [pc, #228]	; (800ba90 <tcpip_thread+0xf0>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	b113      	cbz	r3, 800b9b6 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 800b9b0:	4a38      	ldr	r2, [pc, #224]	; (800ba94 <tcpip_thread+0xf4>)
 800b9b2:	6810      	ldr	r0, [r2, #0]
 800b9b4:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800b9b6:	4d35      	ldr	r5, [pc, #212]	; (800ba8c <tcpip_thread+0xec>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b9b8:	4e37      	ldr	r6, [pc, #220]	; (800ba98 <tcpip_thread+0xf8>)
      msg->msg.cb.function(msg->msg.cb.ctx);
      break;

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b9ba:	4f38      	ldr	r7, [pc, #224]	; (800ba9c <tcpip_thread+0xfc>)
 800b9bc:	e010      	b.n	800b9e0 <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 800b9be:	b168      	cbz	r0, 800b9dc <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	f007 fda3 	bl	801350c <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	a901      	add	r1, sp, #4
 800b9ca:	4630      	mov	r0, r6
 800b9cc:	f007 fd46 	bl	801345c <sys_arch_mbox_fetch>
 800b9d0:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	f007 fd94 	bl	8013500 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800b9d8:	3401      	adds	r4, #1
 800b9da:	d111      	bne.n	800ba00 <tcpip_thread+0x60>
    sys_check_timeouts();
 800b9dc:	f005 fb18 	bl	8011010 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 800b9e0:	f005 fb3a 	bl	8011058 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800b9e4:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 800b9e6:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800b9e8:	d1e9      	bne.n	800b9be <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 800b9ea:	4628      	mov	r0, r5
 800b9ec:	f007 fd8e 	bl	801350c <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	a901      	add	r1, sp, #4
 800b9f4:	4630      	mov	r0, r6
 800b9f6:	f007 fd31 	bl	801345c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	f007 fd80 	bl	8013500 <sys_mutex_lock>
    if (msg == NULL) {
 800ba00:	9c01      	ldr	r4, [sp, #4]
 800ba02:	2c00      	cmp	r4, #0
 800ba04:	d033      	beq.n	800ba6e <tcpip_thread+0xce>
  switch (msg->type) {
 800ba06:	7823      	ldrb	r3, [r4, #0]
 800ba08:	2b04      	cmp	r3, #4
 800ba0a:	d837      	bhi.n	800ba7c <tcpip_thread+0xdc>
 800ba0c:	e8df f003 	tbb	[pc, r3]
 800ba10:	070f1822 	.word	0x070f1822
 800ba14:	03          	.byte	0x03
 800ba15:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ba16:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800ba1a:	4798      	blx	r3
 800ba1c:	e7e0      	b.n	800b9e0 <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ba1e:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800ba22:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800ba24:	4621      	mov	r1, r4
 800ba26:	2008      	movs	r0, #8
 800ba28:	f000 feb0 	bl	800c78c <memp_free>
 800ba2c:	e7d8      	b.n	800b9e0 <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 800ba2e:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 800ba32:	f005 facf 	bl	8010fd4 <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800ba36:	4621      	mov	r1, r4
 800ba38:	2008      	movs	r0, #8
 800ba3a:	f000 fea7 	bl	800c78c <memp_free>
 800ba3e:	e7cf      	b.n	800b9e0 <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 800ba40:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800ba44:	6860      	ldr	r0, [r4, #4]
 800ba46:	f005 fa89 	bl	8010f5c <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	2008      	movs	r0, #8
 800ba4e:	f000 fe9d 	bl	800c78c <memp_free>
 800ba52:	e7c5      	b.n	800b9e0 <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800ba54:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 800ba58:	6860      	ldr	r0, [r4, #4]
 800ba5a:	4798      	blx	r3
 800ba5c:	b110      	cbz	r0, 800ba64 <tcpip_thread+0xc4>
        pbuf_free(msg->msg.inp.p);
 800ba5e:	6860      	ldr	r0, [r4, #4]
 800ba60:	f001 f976 	bl	800cd50 <pbuf_free>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800ba64:	4621      	mov	r1, r4
 800ba66:	2009      	movs	r0, #9
 800ba68:	f000 fe90 	bl	800c78c <memp_free>
 800ba6c:	e7b8      	b.n	800b9e0 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800ba6e:	463b      	mov	r3, r7
 800ba70:	2291      	movs	r2, #145	; 0x91
 800ba72:	490b      	ldr	r1, [pc, #44]	; (800baa0 <tcpip_thread+0x100>)
 800ba74:	480b      	ldr	r0, [pc, #44]	; (800baa4 <tcpip_thread+0x104>)
 800ba76:	f008 f919 	bl	8013cac <iprintf>
      continue;
 800ba7a:	e7b1      	b.n	800b9e0 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800ba7c:	463b      	mov	r3, r7
 800ba7e:	22cf      	movs	r2, #207	; 0xcf
 800ba80:	4907      	ldr	r1, [pc, #28]	; (800baa0 <tcpip_thread+0x100>)
 800ba82:	4808      	ldr	r0, [pc, #32]	; (800baa4 <tcpip_thread+0x104>)
 800ba84:	f008 f912 	bl	8013cac <iprintf>
 800ba88:	e7aa      	b.n	800b9e0 <tcpip_thread+0x40>
 800ba8a:	bf00      	nop
 800ba8c:	24014fe8 	.word	0x24014fe8
 800ba90:	24013aa4 	.word	0x24013aa4
 800ba94:	24013aa8 	.word	0x24013aa8
 800ba98:	24013aac 	.word	0x24013aac
 800ba9c:	08014bbc 	.word	0x08014bbc
 800baa0:	08014bec 	.word	0x08014bec
 800baa4:	08014afc 	.word	0x08014afc

0800baa8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800baa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baaa:	4607      	mov	r7, r0
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800baac:	4813      	ldr	r0, [pc, #76]	; (800bafc <tcpip_inpkt+0x54>)
{
 800baae:	460e      	mov	r6, r1
 800bab0:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bab2:	f007 fcf5 	bl	80134a0 <sys_mbox_valid>
 800bab6:	b178      	cbz	r0, 800bad8 <tcpip_inpkt+0x30>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800bab8:	2009      	movs	r0, #9
 800baba:	f000 fe33 	bl	800c724 <memp_malloc>
  if (msg == NULL) {
 800babe:	4604      	mov	r4, r0
 800bac0:	b1c0      	cbz	r0, 800baf4 <tcpip_inpkt+0x4c>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_INPKT;
 800bac2:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
  msg->msg.inp.netif = inp;
  msg->msg.inp.input_fn = input_fn;
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800bac4:	4601      	mov	r1, r0
  msg->msg.inp.input_fn = input_fn;
 800bac6:	60c5      	str	r5, [r0, #12]
  msg->type = TCPIP_MSG_INPKT;
 800bac8:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 800baca:	e9c0 7601 	strd	r7, r6, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800bace:	480b      	ldr	r0, [pc, #44]	; (800bafc <tcpip_inpkt+0x54>)
 800bad0:	f007 fcaa 	bl	8013428 <sys_mbox_trypost>
 800bad4:	b938      	cbnz	r0, 800bae6 <tcpip_inpkt+0x3e>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800bad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bad8:	4b09      	ldr	r3, [pc, #36]	; (800bb00 <tcpip_inpkt+0x58>)
 800bada:	22fc      	movs	r2, #252	; 0xfc
 800badc:	4909      	ldr	r1, [pc, #36]	; (800bb04 <tcpip_inpkt+0x5c>)
 800bade:	480a      	ldr	r0, [pc, #40]	; (800bb08 <tcpip_inpkt+0x60>)
 800bae0:	f008 f8e4 	bl	8013cac <iprintf>
 800bae4:	e7e8      	b.n	800bab8 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800bae6:	4621      	mov	r1, r4
 800bae8:	2009      	movs	r0, #9
 800baea:	f000 fe4f 	bl	800c78c <memp_free>
    return ERR_MEM;
 800baee:	f04f 30ff 	mov.w	r0, #4294967295
}
 800baf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 800baf4:	f04f 30ff 	mov.w	r0, #4294967295
}
 800baf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bafa:	bf00      	nop
 800bafc:	24013aac 	.word	0x24013aac
 800bb00:	08014bbc 	.word	0x08014bbc
 800bb04:	08014bac 	.word	0x08014bac
 800bb08:	08014afc 	.word	0x08014afc

0800bb0c <tcpip_input>:
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800bb0c:	f891 3031 	ldrb.w	r3, [r1, #49]	; 0x31
 800bb10:	f013 0f18 	tst.w	r3, #24
 800bb14:	d102      	bne.n	800bb1c <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800bb16:	4a03      	ldr	r2, [pc, #12]	; (800bb24 <tcpip_input+0x18>)
 800bb18:	f7ff bfc6 	b.w	800baa8 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ethernet_input);
 800bb1c:	4a02      	ldr	r2, [pc, #8]	; (800bb28 <tcpip_input+0x1c>)
 800bb1e:	f7ff bfc3 	b.w	800baa8 <tcpip_inpkt>
 800bb22:	bf00      	nop
 800bb24:	080124e9 	.word	0x080124e9
 800bb28:	08013291 	.word	0x08013291

0800bb2c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800bb2c:	b570      	push	{r4, r5, r6, lr}
 800bb2e:	4606      	mov	r6, r0
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bb30:	4812      	ldr	r0, [pc, #72]	; (800bb7c <tcpip_try_callback+0x50>)
{
 800bb32:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bb34:	f007 fcb4 	bl	80134a0 <sys_mbox_valid>
 800bb38:	b170      	cbz	r0, 800bb58 <tcpip_try_callback+0x2c>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800bb3a:	2008      	movs	r0, #8
 800bb3c:	f000 fdf2 	bl	800c724 <memp_malloc>
  if (msg == NULL) {
 800bb40:	4604      	mov	r4, r0
 800bb42:	b1c0      	cbz	r0, 800bb76 <tcpip_try_callback+0x4a>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800bb44:	2303      	movs	r3, #3
  msg->msg.cb.function = function;
  msg->msg.cb.ctx = ctx;

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800bb46:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 800bb48:	e9c0 6501 	strd	r6, r5, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 800bb4c:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800bb4e:	480b      	ldr	r0, [pc, #44]	; (800bb7c <tcpip_try_callback+0x50>)
 800bb50:	f007 fc6a 	bl	8013428 <sys_mbox_trypost>
 800bb54:	b940      	cbnz	r0, 800bb68 <tcpip_try_callback+0x3c>
    memp_free(MEMP_TCPIP_MSG_API, msg);
    return ERR_MEM;
  }
  return ERR_OK;
}
 800bb56:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bb58:	4b09      	ldr	r3, [pc, #36]	; (800bb80 <tcpip_try_callback+0x54>)
 800bb5a:	f240 125d 	movw	r2, #349	; 0x15d
 800bb5e:	4909      	ldr	r1, [pc, #36]	; (800bb84 <tcpip_try_callback+0x58>)
 800bb60:	4809      	ldr	r0, [pc, #36]	; (800bb88 <tcpip_try_callback+0x5c>)
 800bb62:	f008 f8a3 	bl	8013cac <iprintf>
 800bb66:	e7e8      	b.n	800bb3a <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800bb68:	4621      	mov	r1, r4
 800bb6a:	2008      	movs	r0, #8
 800bb6c:	f000 fe0e 	bl	800c78c <memp_free>
    return ERR_MEM;
 800bb70:	f04f 30ff 	mov.w	r0, #4294967295
}
 800bb74:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 800bb76:	f04f 30ff 	mov.w	r0, #4294967295
}
 800bb7a:	bd70      	pop	{r4, r5, r6, pc}
 800bb7c:	24013aac 	.word	0x24013aac
 800bb80:	08014bbc 	.word	0x08014bbc
 800bb84:	08014bac 	.word	0x08014bac
 800bb88:	08014afc 	.word	0x08014afc

0800bb8c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800bb8c:	b530      	push	{r4, r5, lr}
 800bb8e:	b083      	sub	sp, #12
 800bb90:	4605      	mov	r5, r0
 800bb92:	460c      	mov	r4, r1
  lwip_init();
 800bb94:	f000 fa02 	bl	800bf9c <lwip_init>

  tcpip_init_done = initfunc;
 800bb98:	4a13      	ldr	r2, [pc, #76]	; (800bbe8 <tcpip_init+0x5c>)
  tcpip_init_done_arg = arg;
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800bb9a:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 800bb9c:	4b13      	ldr	r3, [pc, #76]	; (800bbec <tcpip_init+0x60>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800bb9e:	4814      	ldr	r0, [pc, #80]	; (800bbf0 <tcpip_init+0x64>)
  tcpip_init_done = initfunc;
 800bba0:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 800bba2:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800bba4:	f007 fc22 	bl	80133ec <sys_mbox_new>
 800bba8:	b9a8      	cbnz	r0, 800bbd6 <tcpip_init+0x4a>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800bbaa:	4812      	ldr	r0, [pc, #72]	; (800bbf4 <tcpip_init+0x68>)
 800bbac:	f007 fc88 	bl	80134c0 <sys_mutex_new>
 800bbb0:	b130      	cbz	r0, 800bbc0 <tcpip_init+0x34>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800bbb2:	4b11      	ldr	r3, [pc, #68]	; (800bbf8 <tcpip_init+0x6c>)
 800bbb4:	f240 2265 	movw	r2, #613	; 0x265
 800bbb8:	4910      	ldr	r1, [pc, #64]	; (800bbfc <tcpip_init+0x70>)
 800bbba:	4811      	ldr	r0, [pc, #68]	; (800bc00 <tcpip_init+0x74>)
 800bbbc:	f008 f876 	bl	8013cac <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800bbc0:	2028      	movs	r0, #40	; 0x28
 800bbc2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	490e      	ldr	r1, [pc, #56]	; (800bc04 <tcpip_init+0x78>)
 800bbca:	9000      	str	r0, [sp, #0]
 800bbcc:	480e      	ldr	r0, [pc, #56]	; (800bc08 <tcpip_init+0x7c>)
 800bbce:	f007 fca1 	bl	8013514 <sys_thread_new>
}
 800bbd2:	b003      	add	sp, #12
 800bbd4:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800bbd6:	4b08      	ldr	r3, [pc, #32]	; (800bbf8 <tcpip_init+0x6c>)
 800bbd8:	f240 2261 	movw	r2, #609	; 0x261
 800bbdc:	490b      	ldr	r1, [pc, #44]	; (800bc0c <tcpip_init+0x80>)
 800bbde:	4808      	ldr	r0, [pc, #32]	; (800bc00 <tcpip_init+0x74>)
 800bbe0:	f008 f864 	bl	8013cac <iprintf>
 800bbe4:	e7e1      	b.n	800bbaa <tcpip_init+0x1e>
 800bbe6:	bf00      	nop
 800bbe8:	24013aa4 	.word	0x24013aa4
 800bbec:	24013aa8 	.word	0x24013aa8
 800bbf0:	24013aac 	.word	0x24013aac
 800bbf4:	24014fe8 	.word	0x24014fe8
 800bbf8:	08014bbc 	.word	0x08014bbc
 800bbfc:	08014b78 	.word	0x08014b78
 800bc00:	08014afc 	.word	0x08014afc
 800bc04:	0800b9a1 	.word	0x0800b9a1
 800bc08:	08014b9c 	.word	0x08014b9c
 800bc0c:	08014b54 	.word	0x08014b54

0800bc10 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 800bc10:	ba40      	rev16	r0, r0
}
 800bc12:	b280      	uxth	r0, r0
 800bc14:	4770      	bx	lr
 800bc16:	bf00      	nop

0800bc18 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 800bc18:	ba00      	rev	r0, r0
 800bc1a:	4770      	bx	lr

0800bc1c <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 800bc1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc20:	0106      	lsls	r6, r0, #4
 800bc22:	4c24      	ldr	r4, [pc, #144]	; (800bcb4 <dns_call_found+0x98>)
 800bc24:	4605      	mov	r5, r0
 800bc26:	468a      	mov	sl, r1
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800bc28:	eb06 0800 	add.w	r8, r6, r0
 800bc2c:	4f22      	ldr	r7, [pc, #136]	; (800bcb8 <dns_call_found+0x9c>)
 800bc2e:	f104 0930 	add.w	r9, r4, #48	; 0x30
 800bc32:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800bc36:	f108 0810 	add.w	r8, r8, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800bc3a:	6823      	ldr	r3, [r4, #0]
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800bc3c:	4651      	mov	r1, sl
 800bc3e:	eb07 0008 	add.w	r0, r7, r8
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800bc42:	b133      	cbz	r3, 800bc52 <dns_call_found+0x36>
 800bc44:	7a22      	ldrb	r2, [r4, #8]
 800bc46:	42aa      	cmp	r2, r5
 800bc48:	d103      	bne.n	800bc52 <dns_call_found+0x36>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800bc4a:	6862      	ldr	r2, [r4, #4]
 800bc4c:	4798      	blx	r3
      /* flush this entry */
      dns_requests[i].found = NULL;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	6023      	str	r3, [r4, #0]
 800bc52:	340c      	adds	r4, #12
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800bc54:	454c      	cmp	r4, r9
 800bc56:	d1f0      	bne.n	800bc3a <dns_call_found+0x1e>
 800bc58:	1973      	adds	r3, r6, r5
 800bc5a:	2400      	movs	r4, #0
 800bc5c:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 800bc60:	4f15      	ldr	r7, [pc, #84]	; (800bcb8 <dns_call_found+0x9c>)
 800bc62:	7bd9      	ldrb	r1, [r3, #15]
 800bc64:	463a      	mov	r2, r7
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
 800bc66:	b2e3      	uxtb	r3, r4
 800bc68:	3401      	adds	r4, #1
 800bc6a:	42ab      	cmp	r3, r5
 800bc6c:	d002      	beq.n	800bc74 <dns_call_found+0x58>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 800bc6e:	7a93      	ldrb	r3, [r2, #10]
 800bc70:	2b02      	cmp	r3, #2
 800bc72:	d015      	beq.n	800bca0 <dns_call_found+0x84>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800bc74:	2c04      	cmp	r4, #4
 800bc76:	f502 7288 	add.w	r2, r2, #272	; 0x110
 800bc7a:	d1f4      	bne.n	800bc66 <dns_call_found+0x4a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 800bc7c:	2903      	cmp	r1, #3
 800bc7e:	d80d      	bhi.n	800bc9c <dns_call_found+0x80>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800bc80:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800bc82:	f8df 8038 	ldr.w	r8, [pc, #56]	; 800bcbc <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800bc86:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800bc8a:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 800bc8e:	f005 fd2d 	bl	80116ec <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800bc92:	2200      	movs	r2, #0
 800bc94:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800bc96:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800bc98:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 800bc9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 800bca0:	7bd3      	ldrb	r3, [r2, #15]
 800bca2:	428b      	cmp	r3, r1
 800bca4:	d1e6      	bne.n	800bc74 <dns_call_found+0x58>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800bca6:	4435      	add	r5, r6
 800bca8:	2304      	movs	r3, #4
 800bcaa:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 800bcae:	73fb      	strb	r3, [r7, #15]
 800bcb0:	e7f4      	b.n	800bc9c <dns_call_found+0x80>
 800bcb2:	bf00      	nop
 800bcb4:	24013ac0 	.word	0x24013ac0
 800bcb8:	24013af8 	.word	0x24013af8
 800bcbc:	24013ab0 	.word	0x24013ab0

0800bcc0 <dns_send>:
{
 800bcc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800bcc4:	0103      	lsls	r3, r0, #4
{
 800bcc6:	b087      	sub	sp, #28
 800bcc8:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800bcca:	181c      	adds	r4, r3, r0
 800bccc:	9301      	str	r3, [sp, #4]
 800bcce:	4b60      	ldr	r3, [pc, #384]	; (800be50 <dns_send+0x190>)
 800bcd0:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 800bcd4:	7ae3      	ldrb	r3, [r4, #11]
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d907      	bls.n	800bcea <dns_send+0x2a>
 800bcda:	4b5e      	ldr	r3, [pc, #376]	; (800be54 <dns_send+0x194>)
 800bcdc:	f240 22fa 	movw	r2, #762	; 0x2fa
 800bce0:	495d      	ldr	r1, [pc, #372]	; (800be58 <dns_send+0x198>)
 800bce2:	485e      	ldr	r0, [pc, #376]	; (800be5c <dns_send+0x19c>)
 800bce4:	f007 ffe2 	bl	8013cac <iprintf>
 800bce8:	7ae3      	ldrb	r3, [r4, #11]
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 800bcea:	4a5d      	ldr	r2, [pc, #372]	; (800be60 <dns_send+0x1a0>)
 800bcec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bcf0:	2c00      	cmp	r4, #0
 800bcf2:	f000 8099 	beq.w	800be28 <dns_send+0x168>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 800bcf6:	9b01      	ldr	r3, [sp, #4]
 800bcf8:	4e55      	ldr	r6, [pc, #340]	; (800be50 <dns_send+0x190>)
 800bcfa:	eb03 0409 	add.w	r4, r3, r9
 800bcfe:	0124      	lsls	r4, r4, #4
 800bd00:	f104 0510 	add.w	r5, r4, #16
 800bd04:	4435      	add	r5, r6
 800bd06:	4628      	mov	r0, r5
 800bd08:	f7f4 faea 	bl	80002e0 <strlen>
 800bd0c:	f100 0112 	add.w	r1, r0, #18
 800bd10:	f44f 7220 	mov.w	r2, #640	; 0x280
 800bd14:	2036      	movs	r0, #54	; 0x36
 800bd16:	b289      	uxth	r1, r1
 800bd18:	f001 f88e 	bl	800ce38 <pbuf_alloc>
  if (p != NULL) {
 800bd1c:	4680      	mov	r8, r0
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	f000 8093 	beq.w	800be4a <dns_send+0x18a>
    hdr.id = lwip_htons(entry->txid);
 800bd24:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800bd26:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 800bd28:	260c      	movs	r6, #12
    --hostname;
 800bd2a:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 800bd2c:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 800bd2e:	f64f 7bfe 	movw	fp, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800bd32:	9304      	str	r3, [sp, #16]
 800bd34:	9303      	str	r3, [sp, #12]
 800bd36:	9305      	str	r3, [sp, #20]
    hdr.id = lwip_htons(entry->txid);
 800bd38:	f7ff ff6a 	bl	800bc10 <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 800bd3c:	2201      	movs	r2, #1
    hdr.numquestions = PP_HTONS(1);
 800bd3e:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdr.id = lwip_htons(entry->txid);
 800bd42:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800bd46:	eb0d 0106 	add.w	r1, sp, r6
    hdr.flags1 = DNS_FLAG1_RD;
 800bd4a:	f88d 200e 	strb.w	r2, [sp, #14]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800bd4e:	4640      	mov	r0, r8
 800bd50:	4632      	mov	r2, r6
    hdr.numquestions = PP_HTONS(1);
 800bd52:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800bd56:	f001 fae5 	bl	800d324 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800bd5a:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 800bd5c:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800bd5e:	2b2e      	cmp	r3, #46	; 0x2e
 800bd60:	d051      	beq.n	800be06 <dns_send+0x146>
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d04f      	beq.n	800be06 <dns_send+0x146>
      ++hostname;
 800bd66:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800bd68:	2400      	movs	r4, #0
 800bd6a:	e000      	b.n	800bd6e <dns_send+0xae>
 800bd6c:	b12b      	cbz	r3, 800bd7a <dns_send+0xba>
 800bd6e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
        ++n;
 800bd72:	3401      	adds	r4, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800bd74:	2b2e      	cmp	r3, #46	; 0x2e
        ++n;
 800bd76:	b2e4      	uxtb	r4, r4
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800bd78:	d1f8      	bne.n	800bd6c <dns_send+0xac>
 800bd7a:	4623      	mov	r3, r4
 800bd7c:	eba5 0a07 	sub.w	sl, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 800bd80:	4433      	add	r3, r6
 800bd82:	fa1f fa8a 	uxth.w	sl, sl
 800bd86:	455b      	cmp	r3, fp
 800bd88:	dc45      	bgt.n	800be16 <dns_send+0x156>
      pbuf_put_at(p, query_idx, n);
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	4631      	mov	r1, r6
 800bd8e:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 800bd90:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 800bd92:	f001 fb81 	bl	800d498 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800bd96:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 800bd98:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800bd9a:	4652      	mov	r2, sl
 800bd9c:	4639      	mov	r1, r7
 800bd9e:	b29b      	uxth	r3, r3
 800bda0:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 800bda2:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800bda4:	f001 fb26 	bl	800d3f4 <pbuf_take_at>
    } while (*hostname != 0);
 800bda8:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 800bdaa:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 800bdac:	2a00      	cmp	r2, #0
 800bdae:	d1d4      	bne.n	800bd5a <dns_send+0x9a>
    pbuf_put_at(p, query_idx, 0);
 800bdb0:	4631      	mov	r1, r6
 800bdb2:	4640      	mov	r0, r8
 800bdb4:	f001 fb70 	bl	800d498 <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800bdb8:	a906      	add	r1, sp, #24
    query_idx++;
 800bdba:	1ca3      	adds	r3, r4, #2
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800bdbc:	f04f 2001 	mov.w	r0, #16777472	; 0x1000100
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800bdc0:	2204      	movs	r2, #4
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800bdc2:	4d27      	ldr	r5, [pc, #156]	; (800be60 <dns_send+0x1a0>)
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800bdc4:	f841 0d10 	str.w	r0, [r1, #-16]!
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	4640      	mov	r0, r8
 800bdcc:	f001 fb12 	bl	800d3f4 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 800bdd0:	9b01      	ldr	r3, [sp, #4]
 800bdd2:	4a1f      	ldr	r2, [pc, #124]	; (800be50 <dns_send+0x190>)
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800bdd4:	4641      	mov	r1, r8
      dst = &dns_servers[entry->server_idx];
 800bdd6:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800bdd8:	4822      	ldr	r0, [pc, #136]	; (800be64 <dns_send+0x1a4>)
      dst = &dns_servers[entry->server_idx];
 800bdda:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800bddc:	2335      	movs	r3, #53	; 0x35
      dst = &dns_servers[entry->server_idx];
 800bdde:	eb02 1a09 	add.w	sl, r2, r9, lsl #4
 800bde2:	f89a 200b 	ldrb.w	r2, [sl, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800bde6:	f89a 400f 	ldrb.w	r4, [sl, #15]
 800bdea:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800bdee:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800bdf2:	f005 fc2d 	bl	8011650 <udp_sendto>
 800bdf6:	4605      	mov	r5, r0
    pbuf_free(p);
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	f000 ffa9 	bl	800cd50 <pbuf_free>
}
 800bdfe:	4628      	mov	r0, r5
 800be00:	b007      	add	sp, #28
 800be02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800be06:	f04f 0a00 	mov.w	sl, #0
      ++hostname;
 800be0a:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800be0c:	4653      	mov	r3, sl
 800be0e:	4654      	mov	r4, sl
      if (query_idx + n + 1 > 0xFFFF) {
 800be10:	4433      	add	r3, r6
 800be12:	455b      	cmp	r3, fp
 800be14:	ddb9      	ble.n	800bd8a <dns_send+0xca>
  return ERR_VAL;
 800be16:	f06f 0505 	mvn.w	r5, #5
  pbuf_free(p);
 800be1a:	4640      	mov	r0, r8
 800be1c:	f000 ff98 	bl	800cd50 <pbuf_free>
}
 800be20:	4628      	mov	r0, r5
 800be22:	b007      	add	sp, #28
 800be24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dns_call_found(idx, NULL);
 800be28:	4648      	mov	r0, r9
 800be2a:	4621      	mov	r1, r4
 800be2c:	f7ff fef6 	bl	800bc1c <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 800be30:	9b01      	ldr	r3, [sp, #4]
    return ERR_OK;
 800be32:	4625      	mov	r5, r4
    entry->state = DNS_STATE_UNUSED;
 800be34:	444b      	add	r3, r9
}
 800be36:	4628      	mov	r0, r5
    entry->state = DNS_STATE_UNUSED;
 800be38:	4699      	mov	r9, r3
 800be3a:	4b05      	ldr	r3, [pc, #20]	; (800be50 <dns_send+0x190>)
 800be3c:	eb03 1a09 	add.w	sl, r3, r9, lsl #4
 800be40:	f88a 400a 	strb.w	r4, [sl, #10]
}
 800be44:	b007      	add	sp, #28
 800be46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = ERR_MEM;
 800be4a:	f04f 35ff 	mov.w	r5, #4294967295
 800be4e:	e7d6      	b.n	800bdfe <dns_send+0x13e>
 800be50:	24013af8 	.word	0x24013af8
 800be54:	08014c48 	.word	0x08014c48
 800be58:	08014c78 	.word	0x08014c78
 800be5c:	08014afc 	.word	0x08014afc
 800be60:	24013af0 	.word	0x24013af0
 800be64:	24013ab0 	.word	0x24013ab0

0800be68 <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800be68:	2803      	cmp	r0, #3
{
 800be6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be6e:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800be70:	d84a      	bhi.n	800bf08 <dns_check_entry+0xa0>

  switch (entry->state) {
 800be72:	0125      	lsls	r5, r4, #4
 800be74:	4e39      	ldr	r6, [pc, #228]	; (800bf5c <dns_check_entry+0xf4>)
 800be76:	192b      	adds	r3, r5, r4
 800be78:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 800be7c:	7a9b      	ldrb	r3, [r3, #10]
 800be7e:	2b03      	cmp	r3, #3
 800be80:	d84e      	bhi.n	800bf20 <dns_check_entry+0xb8>
 800be82:	e8df f003 	tbb	[pc, r3]
 800be86:	100e      	.short	0x100e
 800be88:	022c      	.short	0x022c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 800be8a:	192b      	adds	r3, r5, r4
 800be8c:	011b      	lsls	r3, r3, #4
 800be8e:	58f2      	ldr	r2, [r6, r3]
 800be90:	b112      	cbz	r2, 800be98 <dns_check_entry+0x30>
 800be92:	3a01      	subs	r2, #1
 800be94:	50f2      	str	r2, [r6, r3]
 800be96:	b922      	cbnz	r2, 800bea2 <dns_check_entry+0x3a>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 800be98:	442c      	add	r4, r5
 800be9a:	2300      	movs	r3, #0
 800be9c:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 800bea0:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 800bea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bea6:	4f2e      	ldr	r7, [pc, #184]	; (800bf60 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 800bea8:	f007 ff18 	bl	8013cdc <rand>
 800beac:	4b2b      	ldr	r3, [pc, #172]	; (800bf5c <dns_check_entry+0xf4>)
 800beae:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800beb0:	7a9a      	ldrb	r2, [r3, #10]
 800beb2:	2a02      	cmp	r2, #2
 800beb4:	d030      	beq.n	800bf18 <dns_check_entry+0xb0>
 800beb6:	f503 7388 	add.w	r3, r3, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800beba:	429f      	cmp	r7, r3
 800bebc:	d1f8      	bne.n	800beb0 <dns_check_entry+0x48>
      entry->txid = dns_create_txid();
 800bebe:	4425      	add	r5, r4
      err = dns_send(i);
 800bec0:	4620      	mov	r0, r4
      entry->server_idx = 0;
 800bec2:	2201      	movs	r2, #1
      entry->state = DNS_STATE_ASKING;
 800bec4:	2402      	movs	r4, #2
      entry->txid = dns_create_txid();
 800bec6:	012d      	lsls	r5, r5, #4
 800bec8:	f105 0308 	add.w	r3, r5, #8
 800becc:	4435      	add	r5, r6
 800bece:	441e      	add	r6, r3
 800bed0:	8129      	strh	r1, [r5, #8]
      entry->state = DNS_STATE_ASKING;
 800bed2:	8074      	strh	r4, [r6, #2]
      entry->server_idx = 0;
 800bed4:	80b2      	strh	r2, [r6, #4]
}
 800bed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 800beda:	f7ff bef1 	b.w	800bcc0 <dns_send>
      if (--entry->tmr == 0) {
 800bede:	192a      	adds	r2, r5, r4
 800bee0:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 800bee4:	7b13      	ldrb	r3, [r2, #12]
 800bee6:	3b01      	subs	r3, #1
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	7313      	strb	r3, [r2, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1d8      	bne.n	800bea2 <dns_check_entry+0x3a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 800bef0:	7b53      	ldrb	r3, [r2, #13]
 800bef2:	3301      	adds	r3, #1
 800bef4:	b2db      	uxtb	r3, r3
 800bef6:	2b04      	cmp	r3, #4
 800bef8:	7353      	strb	r3, [r2, #13]
 800befa:	d01a      	beq.n	800bf32 <dns_check_entry+0xca>
          entry->tmr = entry->retries;
 800befc:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 800befe:	4620      	mov	r0, r4
}
 800bf00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 800bf04:	f7ff bedc 	b.w	800bcc0 <dns_send>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800bf08:	4b16      	ldr	r3, [pc, #88]	; (800bf64 <dns_check_entry+0xfc>)
 800bf0a:	f240 421c 	movw	r2, #1052	; 0x41c
 800bf0e:	4916      	ldr	r1, [pc, #88]	; (800bf68 <dns_check_entry+0x100>)
 800bf10:	4816      	ldr	r0, [pc, #88]	; (800bf6c <dns_check_entry+0x104>)
 800bf12:	f007 fecb 	bl	8013cac <iprintf>
 800bf16:	e7ac      	b.n	800be72 <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800bf18:	891a      	ldrh	r2, [r3, #8]
 800bf1a:	428a      	cmp	r2, r1
 800bf1c:	d1cb      	bne.n	800beb6 <dns_check_entry+0x4e>
 800bf1e:	e7c3      	b.n	800bea8 <dns_check_entry+0x40>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800bf20:	4b10      	ldr	r3, [pc, #64]	; (800bf64 <dns_check_entry+0xfc>)
 800bf22:	f240 425b 	movw	r2, #1115	; 0x45b
 800bf26:	4912      	ldr	r1, [pc, #72]	; (800bf70 <dns_check_entry+0x108>)
 800bf28:	4810      	ldr	r0, [pc, #64]	; (800bf6c <dns_check_entry+0x104>)
}
 800bf2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800bf2e:	f007 bebd 	b.w	8013cac <iprintf>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 800bf32:	7ad3      	ldrb	r3, [r2, #11]
 800bf34:	b93b      	cbnz	r3, 800bf46 <dns_check_entry+0xde>
 800bf36:	490f      	ldr	r1, [pc, #60]	; (800bf74 <dns_check_entry+0x10c>)
 800bf38:	6849      	ldr	r1, [r1, #4]
 800bf3a:	b121      	cbz	r1, 800bf46 <dns_check_entry+0xde>
            entry->server_idx++;
 800bf3c:	2101      	movs	r1, #1
            entry->retries = 0;
 800bf3e:	7353      	strb	r3, [r2, #13]
            entry->server_idx++;
 800bf40:	72d1      	strb	r1, [r2, #11]
            entry->tmr = 1;
 800bf42:	7311      	strb	r1, [r2, #12]
 800bf44:	e7db      	b.n	800befe <dns_check_entry+0x96>
            dns_call_found(i, NULL);
 800bf46:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 800bf48:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 800bf4a:	2100      	movs	r1, #0
 800bf4c:	f7ff fe66 	bl	800bc1c <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 800bf50:	2300      	movs	r3, #0
 800bf52:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 800bf56:	72b3      	strb	r3, [r6, #10]
            break;
 800bf58:	e7a3      	b.n	800bea2 <dns_check_entry+0x3a>
 800bf5a:	bf00      	nop
 800bf5c:	24013af8 	.word	0x24013af8
 800bf60:	24013f38 	.word	0x24013f38
 800bf64:	08014c48 	.word	0x08014c48
 800bf68:	08014c0c 	.word	0x08014c0c
 800bf6c:	08014afc 	.word	0x08014afc
 800bf70:	08014c28 	.word	0x08014c28
 800bf74:	24013af0 	.word	0x24013af0

0800bf78 <dns_init>:
}
 800bf78:	4770      	bx	lr
 800bf7a:	bf00      	nop

0800bf7c <dns_tmr>:
{
 800bf7c:	b508      	push	{r3, lr}
dns_check_entries(void)
{
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
    dns_check_entry(i);
 800bf7e:	2000      	movs	r0, #0
 800bf80:	f7ff ff72 	bl	800be68 <dns_check_entry>
 800bf84:	2001      	movs	r0, #1
 800bf86:	f7ff ff6f 	bl	800be68 <dns_check_entry>
 800bf8a:	2002      	movs	r0, #2
 800bf8c:	f7ff ff6c 	bl	800be68 <dns_check_entry>
 800bf90:	2003      	movs	r0, #3
}
 800bf92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 800bf96:	f7ff bf67 	b.w	800be68 <dns_check_entry>
 800bf9a:	bf00      	nop

0800bf9c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800bf9c:	b508      	push	{r3, lr}
#ifndef LWIP_SKIP_PACKING_CHECK
  LWIP_ASSERT("Struct packing not implemented correctly. Check your lwIP port.", sizeof(struct packed_struct_test) == PACKED_STRUCT_TEST_EXPECTED_SIZE);
#endif

  /* Modules initialization */
  stats_init();
 800bf9e:	f001 fa8d 	bl	800d4bc <stats_init>
#if !NO_SYS
  sys_init();
 800bfa2:	f007 fa83 	bl	80134ac <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800bfa6:	f000 f80f 	bl	800bfc8 <mem_init>
  memp_init();
 800bfaa:	f000 fb69 	bl	800c680 <memp_init>
  pbuf_init();
  netif_init();
 800bfae:	f000 fc67 	bl	800c880 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800bfb2:	f005 f863 	bl	801107c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800bfb6:	f001 fa83 	bl	800d4c0 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 800bfba:	f7ff ffdd 	bl	800bf78 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 800bfbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 800bfc2:	f004 bfe9 	b.w	8010f98 <sys_timeouts_init>
 800bfc6:	bf00      	nop

0800bfc8 <mem_init>:

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800bfc8:	4b11      	ldr	r3, [pc, #68]	; (800c010 <mem_init+0x48>)
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
  mem->prev = 0;
 800bfca:	2200      	movs	r2, #0
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800bfcc:	4811      	ldr	r0, [pc, #68]	; (800c014 <mem_init+0x4c>)
  mem->next = MEM_SIZE_ALIGNED;
 800bfce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
{
 800bfd2:	b570      	push	{r4, r5, r6, lr}
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800bfd4:	6003      	str	r3, [r0, #0]
  mem->used = 0;
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
  ram_end->used = 1;
  ram_end->next = MEM_SIZE_ALIGNED;
 800bfd6:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
  mem->prev = 0;
 800bfda:	711a      	strb	r2, [r3, #4]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800bfdc:	2001      	movs	r0, #1
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800bfde:	4a0e      	ldr	r2, [pc, #56]	; (800c018 <mem_init+0x50>)
 800bfe0:	4d0e      	ldr	r5, [pc, #56]	; (800c01c <mem_init+0x54>)
  mem->next = MEM_SIZE_ALIGNED;
 800bfe2:	6019      	str	r1, [r3, #0]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800bfe4:	602a      	str	r2, [r5, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 800bfe6:	6014      	str	r4, [r2, #0]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800bfe8:	4d0d      	ldr	r5, [pc, #52]	; (800c020 <mem_init+0x58>)

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 800bfea:	4c0e      	ldr	r4, [pc, #56]	; (800c024 <mem_init+0x5c>)
  ram_end->prev = MEM_SIZE_ALIGNED;
 800bfec:	7110      	strb	r0, [r2, #4]

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800bfee:	480e      	ldr	r0, [pc, #56]	; (800c028 <mem_init+0x60>)
  lfree = (struct mem *)(void *)ram;
 800bff0:	602b      	str	r3, [r5, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 800bff2:	f8a4 10aa 	strh.w	r1, [r4, #170]	; 0xaa
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800bff6:	f007 fa63 	bl	80134c0 <sys_mutex_new>
 800bffa:	b900      	cbnz	r0, 800bffe <mem_init+0x36>
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800bffc:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800bffe:	4b0b      	ldr	r3, [pc, #44]	; (800c02c <mem_init+0x64>)
 800c000:	f240 221f 	movw	r2, #543	; 0x21f
 800c004:	490a      	ldr	r1, [pc, #40]	; (800c030 <mem_init+0x68>)
 800c006:	480b      	ldr	r0, [pc, #44]	; (800c034 <mem_init+0x6c>)
}
 800c008:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800c00c:	f007 be4e 	b.w	8013cac <iprintf>
 800c010:	30044000 	.word	0x30044000
 800c014:	24013f40 	.word	0x24013f40
 800c018:	30045000 	.word	0x30045000
 800c01c:	24013f44 	.word	0x24013f44
 800c020:	24013f38 	.word	0x24013f38
 800c024:	2401bdf8 	.word	0x2401bdf8
 800c028:	24013f3c 	.word	0x24013f3c
 800c02c:	08014da8 	.word	0x08014da8
 800c030:	08014dd8 	.word	0x08014dd8
 800c034:	08014afc 	.word	0x08014afc

0800c038 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c038:	b318      	cbz	r0, 800c082 <mem_free+0x4a>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c03a:	0783      	lsls	r3, r0, #30
{
 800c03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c040:	4604      	mov	r4, r0
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c042:	d11f      	bne.n	800c084 <mem_free+0x4c>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c044:	4e6a      	ldr	r6, [pc, #424]	; (800c1f0 <mem_free+0x1b8>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c046:	f1a0 0508 	sub.w	r5, r0, #8
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c04a:	6833      	ldr	r3, [r6, #0]
 800c04c:	42ab      	cmp	r3, r5
 800c04e:	d805      	bhi.n	800c05c <mem_free+0x24>
 800c050:	4f68      	ldr	r7, [pc, #416]	; (800c1f4 <mem_free+0x1bc>)
 800c052:	f100 030c 	add.w	r3, r0, #12
 800c056:	683a      	ldr	r2, [r7, #0]
 800c058:	429a      	cmp	r2, r3
 800c05a:	d218      	bcs.n	800c08e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c05c:	4b66      	ldr	r3, [pc, #408]	; (800c1f8 <mem_free+0x1c0>)
 800c05e:	f240 227f 	movw	r2, #639	; 0x27f
 800c062:	4966      	ldr	r1, [pc, #408]	; (800c1fc <mem_free+0x1c4>)
 800c064:	4866      	ldr	r0, [pc, #408]	; (800c200 <mem_free+0x1c8>)
 800c066:	f007 fe21 	bl	8013cac <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c06a:	f007 fa6b 	bl	8013544 <sys_arch_protect>
 800c06e:	4a65      	ldr	r2, [pc, #404]	; (800c204 <mem_free+0x1cc>)
 800c070:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 800c074:	3301      	adds	r3, #1
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800c076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 800c07a:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
 800c07e:	f007 ba6d 	b.w	801355c <sys_arch_unprotect>
 800c082:	4770      	bx	lr
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c084:	4b5c      	ldr	r3, [pc, #368]	; (800c1f8 <mem_free+0x1c0>)
 800c086:	f240 2273 	movw	r2, #627	; 0x273
 800c08a:	495f      	ldr	r1, [pc, #380]	; (800c208 <mem_free+0x1d0>)
 800c08c:	e7ea      	b.n	800c064 <mem_free+0x2c>
  LWIP_MEM_FREE_PROTECT();
 800c08e:	485f      	ldr	r0, [pc, #380]	; (800c20c <mem_free+0x1d4>)
 800c090:	f007 fa36 	bl	8013500 <sys_mutex_lock>
  if (!mem->used) {
 800c094:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d074      	beq.n	800c186 <mem_free+0x14e>
  pmem = ptr_to_mem(mem->prev);
 800c09c:	f834 1c06 	ldrh.w	r1, [r4, #-6]
  nmem = ptr_to_mem(mem->next);
 800c0a0:	f834 3c08 	ldrh.w	r3, [r4, #-8]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c0a4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c0a8:	d802      	bhi.n	800c0b0 <mem_free+0x78>
 800c0aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c0ae:	d90a      	bls.n	800c0c6 <mem_free+0x8e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c0b0:	4b51      	ldr	r3, [pc, #324]	; (800c1f8 <mem_free+0x1c0>)
 800c0b2:	f240 2295 	movw	r2, #661	; 0x295
 800c0b6:	4956      	ldr	r1, [pc, #344]	; (800c210 <mem_free+0x1d8>)
 800c0b8:	4851      	ldr	r0, [pc, #324]	; (800c200 <mem_free+0x1c8>)
 800c0ba:	f007 fdf7 	bl	8013cac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c0be:	4853      	ldr	r0, [pc, #332]	; (800c20c <mem_free+0x1d4>)
 800c0c0:	f007 fa24 	bl	801350c <sys_mutex_unlock>
 800c0c4:	e7d1      	b.n	800c06a <mem_free+0x32>
  return (mem_size_t)((u8_t *)mem - ram);
 800c0c6:	f8d6 c000 	ldr.w	ip, [r6]
 800c0ca:	eba5 020c 	sub.w	r2, r5, ip
 800c0ce:	b292      	uxth	r2, r2
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c0d0:	428a      	cmp	r2, r1
 800c0d2:	d003      	beq.n	800c0dc <mem_free+0xa4>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c0d4:	f83c 1001 	ldrh.w	r1, [ip, r1]
 800c0d8:	4291      	cmp	r1, r2
 800c0da:	d1e9      	bne.n	800c0b0 <mem_free+0x78>
  return (struct mem *)(void *)&ram[ptr];
 800c0dc:	eb0c 0103 	add.w	r1, ip, r3
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c0e0:	f8d7 e000 	ldr.w	lr, [r7]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c0e4:	4571      	cmp	r1, lr
 800c0e6:	d002      	beq.n	800c0ee <mem_free+0xb6>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c0e8:	8849      	ldrh	r1, [r1, #2]
 800c0ea:	4291      	cmp	r1, r2
 800c0ec:	d1e0      	bne.n	800c0b0 <mem_free+0x78>
  if (mem < lfree) {
 800c0ee:	f8df 8138 	ldr.w	r8, [pc, #312]	; 800c228 <mem_free+0x1f0>
  mem->used = 0;
 800c0f2:	2000      	movs	r0, #0
  if (mem < lfree) {
 800c0f4:	f8d8 1000 	ldr.w	r1, [r8]
  mem->used = 0;
 800c0f8:	f804 0c04 	strb.w	r0, [r4, #-4]
  if (mem < lfree) {
 800c0fc:	42a9      	cmp	r1, r5
 800c0fe:	d901      	bls.n	800c104 <mem_free+0xcc>
    lfree = mem;
 800c100:	f8c8 5000 	str.w	r5, [r8]
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 800c104:	483f      	ldr	r0, [pc, #252]	; (800c204 <mem_free+0x1cc>)
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c106:	4565      	cmp	r5, ip
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 800c108:	f8b0 10ac 	ldrh.w	r1, [r0, #172]	; 0xac
 800c10c:	eba1 0103 	sub.w	r1, r1, r3
 800c110:	440a      	add	r2, r1
 800c112:	f8a0 20ac 	strh.w	r2, [r0, #172]	; 0xac
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c116:	d341      	bcc.n	800c19c <mem_free+0x164>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c118:	4575      	cmp	r5, lr
 800c11a:	d249      	bcs.n	800c1b0 <mem_free+0x178>
  return (struct mem *)(void *)&ram[ptr];
 800c11c:	6832      	ldr	r2, [r6, #0]
 800c11e:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c120:	429d      	cmp	r5, r3
 800c122:	d014      	beq.n	800c14e <mem_free+0x116>
 800c124:	7919      	ldrb	r1, [r3, #4]
 800c126:	b991      	cbnz	r1, 800c14e <mem_free+0x116>
 800c128:	6839      	ldr	r1, [r7, #0]
 800c12a:	428b      	cmp	r3, r1
 800c12c:	d00f      	beq.n	800c14e <mem_free+0x116>
    if (lfree == nmem) {
 800c12e:	f8d8 1000 	ldr.w	r1, [r8]
 800c132:	428b      	cmp	r3, r1
    mem->next = nmem->next;
 800c134:	8819      	ldrh	r1, [r3, #0]
 800c136:	f824 1c08 	strh.w	r1, [r4, #-8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c13a:	881b      	ldrh	r3, [r3, #0]
      lfree = mem;
 800c13c:	bf08      	it	eq
 800c13e:	f8c8 5000 	streq.w	r5, [r8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c146:	d002      	beq.n	800c14e <mem_free+0x116>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800c148:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 800c14a:	1aa9      	subs	r1, r5, r2
 800c14c:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 800c14e:	f834 1c06 	ldrh.w	r1, [r4, #-6]
  return (struct mem *)(void *)&ram[ptr];
 800c152:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 800c154:	429d      	cmp	r5, r3
 800c156:	d011      	beq.n	800c17c <mem_free+0x144>
 800c158:	7918      	ldrb	r0, [r3, #4]
 800c15a:	b978      	cbnz	r0, 800c17c <mem_free+0x144>
    if (lfree == mem) {
 800c15c:	f8d8 0000 	ldr.w	r0, [r8]
 800c160:	4285      	cmp	r5, r0
      lfree = pmem;
 800c162:	bf08      	it	eq
 800c164:	f8c8 3000 	streq.w	r3, [r8]
    pmem->next = mem->next;
 800c168:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800c16c:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800c16e:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800c172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c176:	d001      	beq.n	800c17c <mem_free+0x144>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800c178:	441a      	add	r2, r3
 800c17a:	8051      	strh	r1, [r2, #2]
  LWIP_MEM_FREE_UNPROTECT();
 800c17c:	4823      	ldr	r0, [pc, #140]	; (800c20c <mem_free+0x1d4>)
}
 800c17e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_MEM_FREE_UNPROTECT();
 800c182:	f007 b9c3 	b.w	801350c <sys_mutex_unlock>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c186:	4b1c      	ldr	r3, [pc, #112]	; (800c1f8 <mem_free+0x1c0>)
 800c188:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800c18c:	4921      	ldr	r1, [pc, #132]	; (800c214 <mem_free+0x1dc>)
 800c18e:	481c      	ldr	r0, [pc, #112]	; (800c200 <mem_free+0x1c8>)
 800c190:	f007 fd8c 	bl	8013cac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c194:	481d      	ldr	r0, [pc, #116]	; (800c20c <mem_free+0x1d4>)
 800c196:	f007 f9b9 	bl	801350c <sys_mutex_unlock>
 800c19a:	e766      	b.n	800c06a <mem_free+0x32>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c19c:	4b16      	ldr	r3, [pc, #88]	; (800c1f8 <mem_free+0x1c0>)
 800c19e:	f240 12df 	movw	r2, #479	; 0x1df
 800c1a2:	491d      	ldr	r1, [pc, #116]	; (800c218 <mem_free+0x1e0>)
 800c1a4:	4816      	ldr	r0, [pc, #88]	; (800c200 <mem_free+0x1c8>)
 800c1a6:	f007 fd81 	bl	8013cac <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	429d      	cmp	r5, r3
 800c1ae:	d306      	bcc.n	800c1be <mem_free+0x186>
 800c1b0:	4b11      	ldr	r3, [pc, #68]	; (800c1f8 <mem_free+0x1c0>)
 800c1b2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800c1b6:	4919      	ldr	r1, [pc, #100]	; (800c21c <mem_free+0x1e4>)
 800c1b8:	4811      	ldr	r0, [pc, #68]	; (800c200 <mem_free+0x1c8>)
 800c1ba:	f007 fd77 	bl	8013cac <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c1be:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800c1c2:	b133      	cbz	r3, 800c1d2 <mem_free+0x19a>
 800c1c4:	4b0c      	ldr	r3, [pc, #48]	; (800c1f8 <mem_free+0x1c0>)
 800c1c6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800c1ca:	4915      	ldr	r1, [pc, #84]	; (800c220 <mem_free+0x1e8>)
 800c1cc:	480c      	ldr	r0, [pc, #48]	; (800c200 <mem_free+0x1c8>)
 800c1ce:	f007 fd6d 	bl	8013cac <iprintf>
 800c1d2:	f834 3c08 	ldrh.w	r3, [r4, #-8]
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c1d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1da:	d99f      	bls.n	800c11c <mem_free+0xe4>
 800c1dc:	4b06      	ldr	r3, [pc, #24]	; (800c1f8 <mem_free+0x1c0>)
 800c1de:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800c1e2:	4910      	ldr	r1, [pc, #64]	; (800c224 <mem_free+0x1ec>)
 800c1e4:	4806      	ldr	r0, [pc, #24]	; (800c200 <mem_free+0x1c8>)
 800c1e6:	f007 fd61 	bl	8013cac <iprintf>
 800c1ea:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800c1ee:	e795      	b.n	800c11c <mem_free+0xe4>
 800c1f0:	24013f40 	.word	0x24013f40
 800c1f4:	24013f44 	.word	0x24013f44
 800c1f8:	08014da8 	.word	0x08014da8
 800c1fc:	08014cb4 	.word	0x08014cb4
 800c200:	08014afc 	.word	0x08014afc
 800c204:	2401bdf8 	.word	0x2401bdf8
 800c208:	08014c90 	.word	0x08014c90
 800c20c:	24013f3c 	.word	0x24013f3c
 800c210:	08014cf8 	.word	0x08014cf8
 800c214:	08014cd0 	.word	0x08014cd0
 800c218:	08014d2c 	.word	0x08014d2c
 800c21c:	08014d44 	.word	0x08014d44
 800c220:	08014d60 	.word	0x08014d60
 800c224:	08014d7c 	.word	0x08014d7c
 800c228:	24013f38 	.word	0x24013f38

0800c22c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c230:	1ccb      	adds	r3, r1, #3
 800c232:	f023 0303 	bic.w	r3, r3, #3
 800c236:	b29b      	uxth	r3, r3
 800c238:	2b0c      	cmp	r3, #12
 800c23a:	461f      	mov	r7, r3
 800c23c:	bf38      	it	cc
 800c23e:	270c      	movcc	r7, #12
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c240:	42b9      	cmp	r1, r7
 800c242:	d879      	bhi.n	800c338 <mem_trim+0x10c>
 800c244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c248:	d876      	bhi.n	800c338 <mem_trim+0x10c>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c24a:	f8df 818c 	ldr.w	r8, [pc, #396]	; 800c3d8 <mem_trim+0x1ac>
 800c24e:	4604      	mov	r4, r0
 800c250:	f8d8 3000 	ldr.w	r3, [r8]
 800c254:	4283      	cmp	r3, r0
 800c256:	d848      	bhi.n	800c2ea <mem_trim+0xbe>
 800c258:	4a56      	ldr	r2, [pc, #344]	; (800c3b4 <mem_trim+0x188>)
 800c25a:	6812      	ldr	r2, [r2, #0]
 800c25c:	4282      	cmp	r2, r0
 800c25e:	d944      	bls.n	800c2ea <mem_trim+0xbe>
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c260:	f1a4 0508 	sub.w	r5, r4, #8
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c264:	f834 6c08 	ldrh.w	r6, [r4, #-8]
  return (mem_size_t)((u8_t *)mem - ram);
 800c268:	1aeb      	subs	r3, r5, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c26a:	3e08      	subs	r6, #8
  return (mem_size_t)((u8_t *)mem - ram);
 800c26c:	b29d      	uxth	r5, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c26e:	1b76      	subs	r6, r6, r5
 800c270:	b2b6      	uxth	r6, r6
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c272:	42be      	cmp	r6, r7
 800c274:	d355      	bcc.n	800c322 <mem_trim+0xf6>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 800c276:	d051      	beq.n	800c31c <mem_trim+0xf0>
    /* No change in size, simply return */
    return rmem;
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c278:	484f      	ldr	r0, [pc, #316]	; (800c3b8 <mem_trim+0x18c>)
 800c27a:	f007 f941 	bl	8013500 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800c27e:	f834 3c08 	ldrh.w	r3, [r4, #-8]
  return (struct mem *)(void *)&ram[ptr];
 800c282:	f8d8 2000 	ldr.w	r2, [r8]
 800c286:	eb02 0903 	add.w	r9, r2, r3
  if (mem2->used == 0) {
 800c28a:	f899 1004 	ldrb.w	r1, [r9, #4]
 800c28e:	2900      	cmp	r1, #0
 800c290:	d154      	bne.n	800c33c <mem_trim+0x110>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c296:	d077      	beq.n	800c388 <mem_trim+0x15c>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c298:	f107 0308 	add.w	r3, r7, #8
    if (lfree == mem2) {
 800c29c:	4947      	ldr	r1, [pc, #284]	; (800c3bc <mem_trim+0x190>)
    next = mem2->next;
 800c29e:	f8b9 e000 	ldrh.w	lr, [r9]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c2a2:	442b      	add	r3, r5
 800c2a4:	fa1f fc83 	uxth.w	ip, r3
    if (lfree == mem2) {
 800c2a8:	680b      	ldr	r3, [r1, #0]
 800c2aa:	eb02 000c 	add.w	r0, r2, ip
 800c2ae:	454b      	cmp	r3, r9
      lfree = ptr_to_mem(ptr2);
 800c2b0:	bf08      	it	eq
 800c2b2:	6008      	streq	r0, [r1, #0]
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 800c2b4:	2100      	movs	r1, #0
    /* restore the next pointer */
    mem2->next = next;
 800c2b6:	f8a0 e000 	strh.w	lr, [r0]
    mem2->used = 0;
 800c2ba:	7101      	strb	r1, [r0, #4]
    /* link it back to mem */
    mem2->prev = ptr;
 800c2bc:	8045      	strh	r5, [r0, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c2be:	f824 cc08 	strh.w	ip, [r4, #-8]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c2c2:	8801      	ldrh	r1, [r0, #0]
 800c2c4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c2c8:	d002      	beq.n	800c2d0 <mem_trim+0xa4>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c2ca:	440a      	add	r2, r1
 800c2cc:	f8a2 c002 	strh.w	ip, [r2, #2]
    mem2->prev = ptr;
    mem->next = ptr2;
    if (mem2->next != MEM_SIZE_ALIGNED) {
      ptr_to_mem(mem2->next)->prev = ptr2;
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
 800c2d0:	4a3b      	ldr	r2, [pc, #236]	; (800c3c0 <mem_trim+0x194>)
 800c2d2:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 800c2d6:	443b      	add	r3, r7
 800c2d8:	1b9e      	subs	r6, r3, r6
 800c2da:	f8a2 60ac 	strh.w	r6, [r2, #172]	; 0xac
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c2de:	4836      	ldr	r0, [pc, #216]	; (800c3b8 <mem_trim+0x18c>)
 800c2e0:	f007 f914 	bl	801350c <sys_mutex_unlock>
  return rmem;
}
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c2ea:	4b36      	ldr	r3, [pc, #216]	; (800c3c4 <mem_trim+0x198>)
 800c2ec:	f240 22d2 	movw	r2, #722	; 0x2d2
 800c2f0:	4935      	ldr	r1, [pc, #212]	; (800c3c8 <mem_trim+0x19c>)
 800c2f2:	4836      	ldr	r0, [pc, #216]	; (800c3cc <mem_trim+0x1a0>)
 800c2f4:	f007 fcda 	bl	8013cac <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c2f8:	f8d8 3000 	ldr.w	r3, [r8]
 800c2fc:	42a3      	cmp	r3, r4
 800c2fe:	d803      	bhi.n	800c308 <mem_trim+0xdc>
 800c300:	4a2c      	ldr	r2, [pc, #176]	; (800c3b4 <mem_trim+0x188>)
 800c302:	6812      	ldr	r2, [r2, #0]
 800c304:	4294      	cmp	r4, r2
 800c306:	d3ab      	bcc.n	800c260 <mem_trim+0x34>
    MEM_STATS_INC_LOCKED(illegal);
 800c308:	f007 f91c 	bl	8013544 <sys_arch_protect>
 800c30c:	4a2c      	ldr	r2, [pc, #176]	; (800c3c0 <mem_trim+0x194>)
 800c30e:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 800c312:	3301      	adds	r3, #1
 800c314:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
 800c318:	f007 f920 	bl	801355c <sys_arch_unprotect>
}
 800c31c:	4620      	mov	r0, r4
 800c31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return NULL;
 800c322:	2400      	movs	r4, #0
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c324:	4b27      	ldr	r3, [pc, #156]	; (800c3c4 <mem_trim+0x198>)
 800c326:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800c32a:	4929      	ldr	r1, [pc, #164]	; (800c3d0 <mem_trim+0x1a4>)
 800c32c:	4827      	ldr	r0, [pc, #156]	; (800c3cc <mem_trim+0x1a0>)
 800c32e:	f007 fcbd 	bl	8013cac <iprintf>
}
 800c332:	4620      	mov	r0, r4
 800c334:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return NULL;
 800c338:	2400      	movs	r4, #0
 800c33a:	e7ef      	b.n	800c31c <mem_trim+0xf0>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c33c:	f107 0114 	add.w	r1, r7, #20
 800c340:	42b1      	cmp	r1, r6
 800c342:	d8cc      	bhi.n	800c2de <mem_trim+0xb2>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c344:	f107 0908 	add.w	r9, r7, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c34c:	44a9      	add	r9, r5
 800c34e:	fa1f f989 	uxth.w	r9, r9
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c352:	d023      	beq.n	800c39c <mem_trim+0x170>
    if (mem2 < lfree) {
 800c354:	4819      	ldr	r0, [pc, #100]	; (800c3bc <mem_trim+0x190>)
  return (struct mem *)(void *)&ram[ptr];
 800c356:	eb02 0c09 	add.w	ip, r2, r9
    if (mem2 < lfree) {
 800c35a:	6801      	ldr	r1, [r0, #0]
    mem2->next = mem->next;
 800c35c:	f8ac 3000 	strh.w	r3, [ip]
    if (mem2 < lfree) {
 800c360:	4561      	cmp	r1, ip
    mem2->prev = ptr;
 800c362:	f8ac 5002 	strh.w	r5, [ip, #2]
      lfree = mem2;
 800c366:	bf88      	it	hi
 800c368:	f8c0 c000 	strhi.w	ip, [r0]
    mem2->used = 0;
 800c36c:	2000      	movs	r0, #0
 800c36e:	f88c 0004 	strb.w	r0, [ip, #4]
    mem->next = ptr2;
 800c372:	f824 9c08 	strh.w	r9, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c376:	f8bc 3000 	ldrh.w	r3, [ip]
 800c37a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c37e:	d0a7      	beq.n	800c2d0 <mem_trim+0xa4>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c380:	441a      	add	r2, r3
 800c382:	f8a2 9002 	strh.w	r9, [r2, #2]
 800c386:	e7a3      	b.n	800c2d0 <mem_trim+0xa4>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c388:	f240 22f5 	movw	r2, #757	; 0x2f5
 800c38c:	4b0d      	ldr	r3, [pc, #52]	; (800c3c4 <mem_trim+0x198>)
 800c38e:	4911      	ldr	r1, [pc, #68]	; (800c3d4 <mem_trim+0x1a8>)
 800c390:	480e      	ldr	r0, [pc, #56]	; (800c3cc <mem_trim+0x1a0>)
 800c392:	f007 fc8b 	bl	8013cac <iprintf>
 800c396:	f8d8 2000 	ldr.w	r2, [r8]
 800c39a:	e77d      	b.n	800c298 <mem_trim+0x6c>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c39c:	4b09      	ldr	r3, [pc, #36]	; (800c3c4 <mem_trim+0x198>)
 800c39e:	f240 3216 	movw	r2, #790	; 0x316
 800c3a2:	490c      	ldr	r1, [pc, #48]	; (800c3d4 <mem_trim+0x1a8>)
 800c3a4:	4809      	ldr	r0, [pc, #36]	; (800c3cc <mem_trim+0x1a0>)
 800c3a6:	f007 fc81 	bl	8013cac <iprintf>
 800c3aa:	f8d8 2000 	ldr.w	r2, [r8]
 800c3ae:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800c3b2:	e7cf      	b.n	800c354 <mem_trim+0x128>
 800c3b4:	24013f44 	.word	0x24013f44
 800c3b8:	24013f3c 	.word	0x24013f3c
 800c3bc:	24013f38 	.word	0x24013f38
 800c3c0:	2401bdf8 	.word	0x2401bdf8
 800c3c4:	08014da8 	.word	0x08014da8
 800c3c8:	08014e78 	.word	0x08014e78
 800c3cc:	08014afc 	.word	0x08014afc
 800c3d0:	08014e90 	.word	0x08014e90
 800c3d4:	08014eb0 	.word	0x08014eb0
 800c3d8:	24013f40 	.word	0x24013f40

0800c3dc <mem_malloc>:
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	f000 80a5 	beq.w	800c52c <mem_malloc+0x150>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800c3e2:	1cc3      	adds	r3, r0, #3
 800c3e4:	f023 0303 	bic.w	r3, r3, #3
 800c3e8:	b29b      	uxth	r3, r3
 800c3ea:	2b0c      	cmp	r3, #12
{
 800c3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3f0:	461e      	mov	r6, r3
 800c3f2:	bf38      	it	cc
 800c3f4:	260c      	movcc	r6, #12
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800c3f6:	4286      	cmp	r6, r0
 800c3f8:	f0c0 8095 	bcc.w	800c526 <mem_malloc+0x14a>
 800c3fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c400:	f200 8091 	bhi.w	800c526 <mem_malloc+0x14a>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c404:	4f5e      	ldr	r7, [pc, #376]	; (800c580 <mem_malloc+0x1a4>)
 800c406:	f5c6 5980 	rsb	r9, r6, #4096	; 0x1000
  return (mem_size_t)((u8_t *)mem - ram);
 800c40a:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800c5a8 <mem_malloc+0x1cc>
  sys_mutex_lock(&mem_mutex);
 800c40e:	485d      	ldr	r0, [pc, #372]	; (800c584 <mem_malloc+0x1a8>)
 800c410:	f007 f876 	bl	8013500 <sys_mutex_lock>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c414:	6838      	ldr	r0, [r7, #0]
  return (mem_size_t)((u8_t *)mem - ram);
 800c416:	f8d8 c000 	ldr.w	ip, [r8]
 800c41a:	eba0 050c 	sub.w	r5, r0, ip
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c41e:	b2ab      	uxth	r3, r5
 800c420:	454b      	cmp	r3, r9
  return (mem_size_t)((u8_t *)mem - ram);
 800c422:	461d      	mov	r5, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c424:	d213      	bcs.n	800c44e <mem_malloc+0x72>
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c426:	f06f 0a07 	mvn.w	sl, #7
  return (struct mem *)(void *)&ram[ptr];
 800c42a:	eb0c 0403 	add.w	r4, ip, r3
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c42e:	ebaa 0203 	sub.w	r2, sl, r3
 800c432:	f83c 1003 	ldrh.w	r1, [ip, r3]
      if ((!mem->used) &&
 800c436:	f894 e004 	ldrb.w	lr, [r4, #4]
 800c43a:	460b      	mov	r3, r1
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c43c:	440a      	add	r2, r1
      if ((!mem->used) &&
 800c43e:	f1be 0f00 	cmp.w	lr, #0
 800c442:	d101      	bne.n	800c448 <mem_malloc+0x6c>
 800c444:	42b2      	cmp	r2, r6
 800c446:	d20e      	bcs.n	800c466 <mem_malloc+0x8a>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c448:	454b      	cmp	r3, r9
 800c44a:	461d      	mov	r5, r3
 800c44c:	d3ed      	bcc.n	800c42a <mem_malloc+0x4e>
    }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
 800c44e:	4a4e      	ldr	r2, [pc, #312]	; (800c588 <mem_malloc+0x1ac>)
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800c450:	484c      	ldr	r0, [pc, #304]	; (800c584 <mem_malloc+0x1a8>)
  MEM_STATS_INC(err);
 800c452:	f8b2 30a8 	ldrh.w	r3, [r2, #168]	; 0xa8
 800c456:	3301      	adds	r3, #1
 800c458:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
  sys_mutex_unlock(&mem_mutex);
 800c45c:	f007 f856 	bl	801350c <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c460:	2000      	movs	r0, #0
}
 800c462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c466:	f106 0314 	add.w	r3, r6, #20
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d22f      	bcs.n	800c4ce <mem_malloc+0xf2>
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 800c46e:	4b46      	ldr	r3, [pc, #280]	; (800c588 <mem_malloc+0x1ac>)
          mem->used = 1;
 800c470:	2201      	movs	r2, #1
 800c472:	f106 0908 	add.w	r9, r6, #8
 800c476:	7122      	strb	r2, [r4, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 800c478:	f8b3 c0ac 	ldrh.w	ip, [r3, #172]	; 0xac
 800c47c:	f8b3 20ae 	ldrh.w	r2, [r3, #174]	; 0xae
 800c480:	4461      	add	r1, ip
 800c482:	1b4d      	subs	r5, r1, r5
 800c484:	b2ad      	uxth	r5, r5
 800c486:	42aa      	cmp	r2, r5
 800c488:	f8a3 50ac 	strh.w	r5, [r3, #172]	; 0xac
 800c48c:	bf38      	it	cc
 800c48e:	f8a3 50ae 	strhcc.w	r5, [r3, #174]	; 0xae
        if (mem == lfree) {
 800c492:	4284      	cmp	r4, r0
          while (cur->used && cur != ram_end) {
 800c494:	4d3d      	ldr	r5, [pc, #244]	; (800c58c <mem_malloc+0x1b0>)
        if (mem == lfree) {
 800c496:	d052      	beq.n	800c53e <mem_malloc+0x162>
        sys_mutex_unlock(&mem_mutex);
 800c498:	483a      	ldr	r0, [pc, #232]	; (800c584 <mem_malloc+0x1a8>)
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c49a:	44a1      	add	r9, r4
        sys_mutex_unlock(&mem_mutex);
 800c49c:	f007 f836 	bl	801350c <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c4a0:	682b      	ldr	r3, [r5, #0]
 800c4a2:	454b      	cmp	r3, r9
 800c4a4:	d343      	bcc.n	800c52e <mem_malloc+0x152>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c4a6:	07a3      	lsls	r3, r4, #30
 800c4a8:	d00d      	beq.n	800c4c6 <mem_malloc+0xea>
 800c4aa:	4b39      	ldr	r3, [pc, #228]	; (800c590 <mem_malloc+0x1b4>)
 800c4ac:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800c4b0:	4938      	ldr	r1, [pc, #224]	; (800c594 <mem_malloc+0x1b8>)
 800c4b2:	4839      	ldr	r0, [pc, #228]	; (800c598 <mem_malloc+0x1bc>)
 800c4b4:	f007 fbfa 	bl	8013cac <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c4b8:	4b35      	ldr	r3, [pc, #212]	; (800c590 <mem_malloc+0x1b4>)
 800c4ba:	f240 32be 	movw	r2, #958	; 0x3be
 800c4be:	4937      	ldr	r1, [pc, #220]	; (800c59c <mem_malloc+0x1c0>)
 800c4c0:	4835      	ldr	r0, [pc, #212]	; (800c598 <mem_malloc+0x1bc>)
 800c4c2:	f007 fbf3 	bl	8013cac <iprintf>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c4c6:	f104 0008 	add.w	r0, r4, #8
}
 800c4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800c4ce:	f106 0908 	add.w	r9, r6, #8
 800c4d2:	eb05 0a09 	add.w	sl, r5, r9
 800c4d6:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c4da:	f5ba 5f80 	cmp.w	sl, #4096	; 0x1000
 800c4de:	d043      	beq.n	800c568 <mem_malloc+0x18c>
  return (struct mem *)(void *)&ram[ptr];
 800c4e0:	eb0c 030a 	add.w	r3, ip, sl
          mem2->used = 0;
 800c4e4:	2000      	movs	r0, #0
          mem->used = 1;
 800c4e6:	2201      	movs	r2, #1
          mem2->used = 0;
 800c4e8:	7118      	strb	r0, [r3, #4]
          mem2->next = mem->next;
 800c4ea:	f82c 100a 	strh.w	r1, [ip, sl]
          mem2->prev = ptr;
 800c4ee:	805d      	strh	r5, [r3, #2]
          mem->next = ptr2;
 800c4f0:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 800c4f4:	7122      	strb	r2, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c4f6:	f83c 300a 	ldrh.w	r3, [ip, sl]
 800c4fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4fe:	d002      	beq.n	800c506 <mem_malloc+0x12a>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c500:	449c      	add	ip, r3
 800c502:	f8ac a002 	strh.w	sl, [ip, #2]
          MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 800c506:	4a20      	ldr	r2, [pc, #128]	; (800c588 <mem_malloc+0x1ac>)
 800c508:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 800c50c:	f8b2 10ae 	ldrh.w	r1, [r2, #174]	; 0xae
 800c510:	3308      	adds	r3, #8
 800c512:	441e      	add	r6, r3
 800c514:	b2b6      	uxth	r6, r6
 800c516:	42b1      	cmp	r1, r6
 800c518:	f8a2 60ac 	strh.w	r6, [r2, #172]	; 0xac
 800c51c:	d21f      	bcs.n	800c55e <mem_malloc+0x182>
 800c51e:	f8a2 60ae 	strh.w	r6, [r2, #174]	; 0xae
 800c522:	6838      	ldr	r0, [r7, #0]
 800c524:	e7b5      	b.n	800c492 <mem_malloc+0xb6>
    return NULL;
 800c526:	2000      	movs	r0, #0
}
 800c528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c52c:	4770      	bx	lr
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c52e:	4b18      	ldr	r3, [pc, #96]	; (800c590 <mem_malloc+0x1b4>)
 800c530:	f240 32ba 	movw	r2, #954	; 0x3ba
 800c534:	491a      	ldr	r1, [pc, #104]	; (800c5a0 <mem_malloc+0x1c4>)
 800c536:	4818      	ldr	r0, [pc, #96]	; (800c598 <mem_malloc+0x1bc>)
 800c538:	f007 fbb8 	bl	8013cac <iprintf>
 800c53c:	e7b3      	b.n	800c4a6 <mem_malloc+0xca>
          while (cur->used && cur != ram_end) {
 800c53e:	6829      	ldr	r1, [r5, #0]
 800c540:	42a1      	cmp	r1, r4
 800c542:	d00e      	beq.n	800c562 <mem_malloc+0x186>
  return (struct mem *)(void *)&ram[ptr];
 800c544:	f8d8 0000 	ldr.w	r0, [r8]
 800c548:	4623      	mov	r3, r4
 800c54a:	e001      	b.n	800c550 <mem_malloc+0x174>
          while (cur->used && cur != ram_end) {
 800c54c:	4299      	cmp	r1, r3
 800c54e:	d009      	beq.n	800c564 <mem_malloc+0x188>
  return (struct mem *)(void *)&ram[ptr];
 800c550:	881b      	ldrh	r3, [r3, #0]
 800c552:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 800c554:	791a      	ldrb	r2, [r3, #4]
 800c556:	2a00      	cmp	r2, #0
 800c558:	d1f8      	bne.n	800c54c <mem_malloc+0x170>
          lfree = cur;
 800c55a:	603b      	str	r3, [r7, #0]
 800c55c:	e79c      	b.n	800c498 <mem_malloc+0xbc>
 800c55e:	6838      	ldr	r0, [r7, #0]
 800c560:	e797      	b.n	800c492 <mem_malloc+0xb6>
          while (cur->used && cur != ram_end) {
 800c562:	4621      	mov	r1, r4
          lfree = cur;
 800c564:	6039      	str	r1, [r7, #0]
 800c566:	e797      	b.n	800c498 <mem_malloc+0xbc>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c568:	490e      	ldr	r1, [pc, #56]	; (800c5a4 <mem_malloc+0x1c8>)
 800c56a:	f240 3287 	movw	r2, #903	; 0x387
 800c56e:	4b08      	ldr	r3, [pc, #32]	; (800c590 <mem_malloc+0x1b4>)
 800c570:	4809      	ldr	r0, [pc, #36]	; (800c598 <mem_malloc+0x1bc>)
 800c572:	f007 fb9b 	bl	8013cac <iprintf>
 800c576:	8821      	ldrh	r1, [r4, #0]
 800c578:	f8d8 c000 	ldr.w	ip, [r8]
 800c57c:	e7b0      	b.n	800c4e0 <mem_malloc+0x104>
 800c57e:	bf00      	nop
 800c580:	24013f38 	.word	0x24013f38
 800c584:	24013f3c 	.word	0x24013f3c
 800c588:	2401bdf8 	.word	0x2401bdf8
 800c58c:	24013f44 	.word	0x24013f44
 800c590:	08014da8 	.word	0x08014da8
 800c594:	08014e24 	.word	0x08014e24
 800c598:	08014afc 	.word	0x08014afc
 800c59c:	08014e54 	.word	0x08014e54
 800c5a0:	08014df4 	.word	0x08014df4
 800c5a4:	08014eb0 	.word	0x08014eb0
 800c5a8:	24013f40 	.word	0x24013f40

0800c5ac <do_memp_malloc_pool.isra.0>:
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}

static void *
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
 800c5ac:	b570      	push	{r4, r5, r6, lr}
 800c5ae:	460c      	mov	r4, r1
 800c5b0:	4606      	mov	r6, r0

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800c5b2:	f006 ffc7 	bl	8013544 <sys_arch_protect>

  memp = *desc->tab;
 800c5b6:	6823      	ldr	r3, [r4, #0]
 800c5b8:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c5ba:	b1d4      	cbz	r4, 800c5f2 <do_memp_malloc_pool.isra.0+0x46>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c5bc:	6822      	ldr	r2, [r4, #0]
 800c5be:	4605      	mov	r5, r0
 800c5c0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c5c2:	07a3      	lsls	r3, r4, #30
 800c5c4:	d10d      	bne.n	800c5e2 <do_memp_malloc_pool.isra.0+0x36>
                ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
#if MEMP_STATS
    desc->stats->used++;
 800c5c6:	6832      	ldr	r2, [r6, #0]
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c5c8:	4628      	mov	r0, r5
    desc->stats->used++;
 800c5ca:	8893      	ldrh	r3, [r2, #4]
    if (desc->stats->used > desc->stats->max) {
 800c5cc:	88d1      	ldrh	r1, [r2, #6]
    desc->stats->used++;
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	b29b      	uxth	r3, r3
    if (desc->stats->used > desc->stats->max) {
 800c5d2:	4299      	cmp	r1, r3
    desc->stats->used++;
 800c5d4:	8093      	strh	r3, [r2, #4]
      desc->stats->max = desc->stats->used;
 800c5d6:	bf38      	it	cc
 800c5d8:	80d3      	strhcc	r3, [r2, #6]
    SYS_ARCH_UNPROTECT(old_level);
 800c5da:	f006 ffbf 	bl	801355c <sys_arch_unprotect>
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 800c5de:	4620      	mov	r0, r4
 800c5e0:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c5e2:	4b07      	ldr	r3, [pc, #28]	; (800c600 <do_memp_malloc_pool.isra.0+0x54>)
 800c5e4:	f240 1219 	movw	r2, #281	; 0x119
 800c5e8:	4906      	ldr	r1, [pc, #24]	; (800c604 <do_memp_malloc_pool.isra.0+0x58>)
 800c5ea:	4807      	ldr	r0, [pc, #28]	; (800c608 <do_memp_malloc_pool.isra.0+0x5c>)
 800c5ec:	f007 fb5e 	bl	8013cac <iprintf>
 800c5f0:	e7e9      	b.n	800c5c6 <do_memp_malloc_pool.isra.0+0x1a>
    desc->stats->err++;
 800c5f2:	6832      	ldr	r2, [r6, #0]
 800c5f4:	8813      	ldrh	r3, [r2, #0]
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	8013      	strh	r3, [r2, #0]
    SYS_ARCH_UNPROTECT(old_level);
 800c5fa:	f006 ffaf 	bl	801355c <sys_arch_unprotect>
 800c5fe:	e7ee      	b.n	800c5de <do_memp_malloc_pool.isra.0+0x32>
 800c600:	08014ee4 	.word	0x08014ee4
 800c604:	08014f14 	.word	0x08014f14
 800c608:	08014afc 	.word	0x08014afc

0800c60c <do_memp_free_pool.isra.1>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800c60c:	0793      	lsls	r3, r2, #30
do_memp_free_pool(const struct memp_desc *desc, void *mem)
 800c60e:	b570      	push	{r4, r5, r6, lr}
 800c610:	4614      	mov	r4, r2
 800c612:	4606      	mov	r6, r0
 800c614:	460d      	mov	r5, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 800c616:	d006      	beq.n	800c626 <do_memp_free_pool.isra.1+0x1a>
 800c618:	4b0a      	ldr	r3, [pc, #40]	; (800c644 <do_memp_free_pool.isra.1+0x38>)
 800c61a:	f240 126d 	movw	r2, #365	; 0x16d
 800c61e:	490a      	ldr	r1, [pc, #40]	; (800c648 <do_memp_free_pool.isra.1+0x3c>)
 800c620:	480a      	ldr	r0, [pc, #40]	; (800c64c <do_memp_free_pool.isra.1+0x40>)
 800c622:	f007 fb43 	bl	8013cac <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);

  SYS_ARCH_PROTECT(old_level);
 800c626:	f006 ff8d 	bl	8013544 <sys_arch_protect>
#if MEMP_OVERFLOW_CHECK == 1
  memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

#if MEMP_STATS
  desc->stats->used--;
 800c62a:	6831      	ldr	r1, [r6, #0]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800c62c:	682a      	ldr	r2, [r5, #0]
  desc->stats->used--;
 800c62e:	888b      	ldrh	r3, [r1, #4]
  memp->next = *desc->tab;
 800c630:	6815      	ldr	r5, [r2, #0]
  desc->stats->used--;
 800c632:	3b01      	subs	r3, #1
 800c634:	808b      	strh	r3, [r1, #4]
  memp->next = *desc->tab;
 800c636:	6025      	str	r5, [r4, #0]
  *desc->tab = memp;
 800c638:	6014      	str	r4, [r2, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800c63a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800c63e:	f006 bf8d 	b.w	801355c <sys_arch_unprotect>
 800c642:	bf00      	nop
 800c644:	08014ee4 	.word	0x08014ee4
 800c648:	08014ec4 	.word	0x08014ec4
 800c64c:	08014afc 	.word	0x08014afc

0800c650 <memp_init_pool>:
{
 800c650:	b4f0      	push	{r4, r5, r6, r7}
  *desc->tab = NULL;
 800c652:	2100      	movs	r1, #0
  for (i = 0; i < desc->num; ++i) {
 800c654:	88c5      	ldrh	r5, [r0, #6]
  *desc->tab = NULL;
 800c656:	e9d0 3602 	ldrd	r3, r6, [r0, #8]
 800c65a:	6031      	str	r1, [r6, #0]
  for (i = 0; i < desc->num; ++i) {
 800c65c:	b165      	cbz	r5, 800c678 <memp_init_pool+0x28>
 800c65e:	3303      	adds	r3, #3
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c660:	8887      	ldrh	r7, [r0, #4]
  for (i = 0; i < desc->num; ++i) {
 800c662:	460a      	mov	r2, r1
 800c664:	f023 0303 	bic.w	r3, r3, #3
 800c668:	3201      	adds	r2, #1
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c66a:	19dc      	adds	r4, r3, r7
    memp->next = *desc->tab;
 800c66c:	6019      	str	r1, [r3, #0]
 800c66e:	4619      	mov	r1, r3
  for (i = 0; i < desc->num; ++i) {
 800c670:	42aa      	cmp	r2, r5
    *desc->tab = memp;
 800c672:	6033      	str	r3, [r6, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c674:	4623      	mov	r3, r4
  for (i = 0; i < desc->num; ++i) {
 800c676:	d1f7      	bne.n	800c668 <memp_init_pool+0x18>
  desc->stats->avail = desc->num;
 800c678:	6803      	ldr	r3, [r0, #0]
 800c67a:	805d      	strh	r5, [r3, #2]
}
 800c67c:	bcf0      	pop	{r4, r5, r6, r7}
 800c67e:	4770      	bx	lr

0800c680 <memp_init>:
{
 800c680:	f8df c068 	ldr.w	ip, [pc, #104]	; 800c6ec <memp_init+0x6c>
 800c684:	4b15      	ldr	r3, [pc, #84]	; (800c6dc <memp_init+0x5c>)
 800c686:	4a16      	ldr	r2, [pc, #88]	; (800c6e0 <memp_init+0x60>)
 800c688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c68c:	2404      	movs	r4, #4
 800c68e:	f8df e060 	ldr.w	lr, [pc, #96]	; 800c6f0 <memp_init+0x70>
  *desc->tab = NULL;
 800c692:	f04f 0900 	mov.w	r9, #0
 800c696:	f10c 0834 	add.w	r8, ip, #52	; 0x34
{
 800c69a:	4f12      	ldr	r7, [pc, #72]	; (800c6e4 <memp_init+0x64>)
 800c69c:	4d12      	ldr	r5, [pc, #72]	; (800c6e8 <memp_init+0x68>)
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c69e:	3303      	adds	r3, #3
  *desc->tab = NULL;
 800c6a0:	f8c5 9000 	str.w	r9, [r5]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c6a4:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800c6a8:	b154      	cbz	r4, 800c6c0 <memp_init+0x40>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c6aa:	2100      	movs	r1, #0
 800c6ac:	8896      	ldrh	r6, [r2, #4]
  for (i = 0; i < desc->num; ++i) {
 800c6ae:	460a      	mov	r2, r1
 800c6b0:	3201      	adds	r2, #1
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c6b2:	1998      	adds	r0, r3, r6
    memp->next = *desc->tab;
 800c6b4:	6019      	str	r1, [r3, #0]
 800c6b6:	4619      	mov	r1, r3
  for (i = 0; i < desc->num; ++i) {
 800c6b8:	4294      	cmp	r4, r2
    *desc->tab = memp;
 800c6ba:	602b      	str	r3, [r5, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c6bc:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800c6be:	d1f7      	bne.n	800c6b0 <memp_init+0x30>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c6c0:	45e0      	cmp	r8, ip
  desc->stats->avail = desc->num;
 800c6c2:	807c      	strh	r4, [r7, #2]
    lwip_stats.memp[i] = memp_pools[i]->stats;
 800c6c4:	f84e 7b04 	str.w	r7, [lr], #4
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c6c8:	d006      	beq.n	800c6d8 <memp_init+0x58>
 800c6ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c6ce:	e9d2 3502 	ldrd	r3, r5, [r2, #8]
 800c6d2:	6817      	ldr	r7, [r2, #0]
 800c6d4:	88d4      	ldrh	r4, [r2, #6]
 800c6d6:	e7e2      	b.n	800c69e <memp_init+0x1e>
}
 800c6d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6dc:	2401b908 	.word	0x2401b908
 800c6e0:	08015008 	.word	0x08015008
 800c6e4:	24013fe4 	.word	0x24013fe4
 800c6e8:	24014024 	.word	0x24014024
 800c6ec:	0801506c 	.word	0x0801506c
 800c6f0:	2401beac 	.word	0x2401beac

0800c6f4 <memp_malloc_pool>:
{
 800c6f4:	b510      	push	{r4, lr}
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	b128      	cbz	r0, 800c706 <memp_malloc_pool+0x12>
  return do_memp_malloc_pool(desc);
 800c6fa:	f100 010c 	add.w	r1, r0, #12
}
 800c6fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return do_memp_malloc_pool(desc);
 800c702:	f7ff bf53 	b.w	800c5ac <do_memp_malloc_pool.isra.0>
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c706:	4b04      	ldr	r3, [pc, #16]	; (800c718 <memp_malloc_pool+0x24>)
 800c708:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800c70c:	4903      	ldr	r1, [pc, #12]	; (800c71c <memp_malloc_pool+0x28>)
 800c70e:	4804      	ldr	r0, [pc, #16]	; (800c720 <memp_malloc_pool+0x2c>)
 800c710:	f007 facc 	bl	8013cac <iprintf>
}
 800c714:	4620      	mov	r0, r4
 800c716:	bd10      	pop	{r4, pc}
 800c718:	08014ee4 	.word	0x08014ee4
 800c71c:	08015054 	.word	0x08015054
 800c720:	08014afc 	.word	0x08014afc

0800c724 <memp_malloc>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c724:	280d      	cmp	r0, #13
{
 800c726:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c728:	d808      	bhi.n	800c73c <memp_malloc+0x18>
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c72a:	4b09      	ldr	r3, [pc, #36]	; (800c750 <memp_malloc+0x2c>)
 800c72c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
 800c730:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c734:	f100 010c 	add.w	r1, r0, #12
 800c738:	f7ff bf38 	b.w	800c5ac <do_memp_malloc_pool.isra.0>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c73c:	4b05      	ldr	r3, [pc, #20]	; (800c754 <memp_malloc+0x30>)
 800c73e:	f240 1257 	movw	r2, #343	; 0x157
 800c742:	4905      	ldr	r1, [pc, #20]	; (800c758 <memp_malloc+0x34>)
 800c744:	4805      	ldr	r0, [pc, #20]	; (800c75c <memp_malloc+0x38>)
 800c746:	f007 fab1 	bl	8013cac <iprintf>
}
 800c74a:	2000      	movs	r0, #0
 800c74c:	bd08      	pop	{r3, pc}
 800c74e:	bf00      	nop
 800c750:	08015068 	.word	0x08015068
 800c754:	08014ee4 	.word	0x08014ee4
 800c758:	08015034 	.word	0x08015034
 800c75c:	08014afc 	.word	0x08014afc

0800c760 <memp_free_pool>:
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c760:	b130      	cbz	r0, 800c770 <memp_free_pool+0x10>
  if ((desc == NULL) || (mem == NULL)) {
 800c762:	b901      	cbnz	r1, 800c766 <memp_free_pool+0x6>
    return;
  }

  do_memp_free_pool(desc, mem);
}
 800c764:	4770      	bx	lr
  do_memp_free_pool(desc, mem);
 800c766:	460a      	mov	r2, r1
 800c768:	f100 010c 	add.w	r1, r0, #12
 800c76c:	f7ff bf4e 	b.w	800c60c <do_memp_free_pool.isra.1>
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c770:	4b03      	ldr	r3, [pc, #12]	; (800c780 <memp_free_pool+0x20>)
 800c772:	f240 1295 	movw	r2, #405	; 0x195
 800c776:	4903      	ldr	r1, [pc, #12]	; (800c784 <memp_free_pool+0x24>)
 800c778:	4803      	ldr	r0, [pc, #12]	; (800c788 <memp_free_pool+0x28>)
 800c77a:	f007 ba97 	b.w	8013cac <iprintf>
 800c77e:	bf00      	nop
 800c780:	08014ee4 	.word	0x08014ee4
 800c784:	08015054 	.word	0x08015054
 800c788:	08014afc 	.word	0x08014afc

0800c78c <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c78c:	280d      	cmp	r0, #13
 800c78e:	d809      	bhi.n	800c7a4 <memp_free+0x18>

  if (mem == NULL) {
 800c790:	b139      	cbz	r1, 800c7a2 <memp_free+0x16>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800c792:	4b08      	ldr	r3, [pc, #32]	; (800c7b4 <memp_free+0x28>)
 800c794:	460a      	mov	r2, r1
 800c796:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800c79a:	f100 010c 	add.w	r1, r0, #12
 800c79e:	f7ff bf35 	b.w	800c60c <do_memp_free_pool.isra.1>
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800c7a2:	4770      	bx	lr
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c7a4:	4b04      	ldr	r3, [pc, #16]	; (800c7b8 <memp_free+0x2c>)
 800c7a6:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800c7aa:	4904      	ldr	r1, [pc, #16]	; (800c7bc <memp_free+0x30>)
 800c7ac:	4804      	ldr	r0, [pc, #16]	; (800c7c0 <memp_free+0x34>)
 800c7ae:	f007 ba7d 	b.w	8013cac <iprintf>
 800c7b2:	bf00      	nop
 800c7b4:	08015068 	.word	0x08015068
 800c7b8:	08014ee4 	.word	0x08014ee4
 800c7bc:	08015018 	.word	0x08015018
 800c7c0:	08014afc 	.word	0x08014afc

0800c7c4 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 800c7c4:	f06f 000b 	mvn.w	r0, #11
 800c7c8:	4770      	bx	lr
 800c7ca:	bf00      	nop

0800c7cc <netif_issue_reports>:
{
 800c7cc:	b538      	push	{r3, r4, r5, lr}
 800c7ce:	460d      	mov	r5, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c7d0:	4604      	mov	r4, r0
 800c7d2:	b198      	cbz	r0, 800c7fc <netif_issue_reports+0x30>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c7d4:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31
 800c7d8:	f003 0205 	and.w	r2, r3, #5
 800c7dc:	2a05      	cmp	r2, #5
 800c7de:	d000      	beq.n	800c7e2 <netif_issue_reports+0x16>
}
 800c7e0:	bd38      	pop	{r3, r4, r5, pc}
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c7e2:	07ea      	lsls	r2, r5, #31
 800c7e4:	d5fc      	bpl.n	800c7e0 <netif_issue_reports+0x14>
 800c7e6:	6862      	ldr	r2, [r4, #4]
 800c7e8:	2a00      	cmp	r2, #0
 800c7ea:	d0f9      	beq.n	800c7e0 <netif_issue_reports+0x14>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c7ec:	071b      	lsls	r3, r3, #28
 800c7ee:	d5f7      	bpl.n	800c7e0 <netif_issue_reports+0x14>
      etharp_gratuitous(netif);
 800c7f0:	1d21      	adds	r1, r4, #4
 800c7f2:	4620      	mov	r0, r4
}
 800c7f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      etharp_gratuitous(netif);
 800c7f8:	f005 bc30 	b.w	801205c <etharp_request>
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c7fc:	4b03      	ldr	r3, [pc, #12]	; (800c80c <netif_issue_reports+0x40>)
 800c7fe:	f240 326d 	movw	r2, #877	; 0x36d
 800c802:	4903      	ldr	r1, [pc, #12]	; (800c810 <netif_issue_reports+0x44>)
 800c804:	4803      	ldr	r0, [pc, #12]	; (800c814 <netif_issue_reports+0x48>)
 800c806:	f007 fa51 	bl	8013cac <iprintf>
 800c80a:	e7e3      	b.n	800c7d4 <netif_issue_reports+0x8>
 800c80c:	08015134 	.word	0x08015134
 800c810:	08015168 	.word	0x08015168
 800c814:	08014afc 	.word	0x08014afc

0800c818 <netif_do_set_ipaddr>:
{
 800c818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c81a:	4604      	mov	r4, r0
 800c81c:	b083      	sub	sp, #12
 800c81e:	4617      	mov	r7, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800c820:	460d      	mov	r5, r1
 800c822:	b1f9      	cbz	r1, 800c864 <netif_do_set_ipaddr+0x4c>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800c824:	6863      	ldr	r3, [r4, #4]
 800c826:	682a      	ldr	r2, [r5, #0]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d018      	beq.n	800c85e <netif_do_set_ipaddr+0x46>
    *ip_2_ip4(&new_addr) = *ipaddr;
 800c82c:	ae02      	add	r6, sp, #8
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800c82e:	603b      	str	r3, [r7, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c830:	4638      	mov	r0, r7
    *ip_2_ip4(&new_addr) = *ipaddr;
 800c832:	f846 2d04 	str.w	r2, [r6, #-4]!
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c836:	4631      	mov	r1, r6
 800c838:	f001 fe7e 	bl	800e538 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800c83c:	4631      	mov	r1, r6
 800c83e:	4638      	mov	r0, r7
 800c840:	f004 ff80 	bl	8011744 <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c844:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c846:	2101      	movs	r1, #1
 800c848:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c84a:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c84c:	f7ff ffbe 	bl	800c7cc <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 800c850:	69e3      	ldr	r3, [r4, #28]
 800c852:	b10b      	cbz	r3, 800c858 <netif_do_set_ipaddr+0x40>
 800c854:	4620      	mov	r0, r4
 800c856:	4798      	blx	r3
    return 1; /* address changed */
 800c858:	2001      	movs	r0, #1
}
 800c85a:	b003      	add	sp, #12
 800c85c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return 0; /* address unchanged */
 800c85e:	2000      	movs	r0, #0
}
 800c860:	b003      	add	sp, #12
 800c862:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800c864:	4b03      	ldr	r3, [pc, #12]	; (800c874 <netif_do_set_ipaddr+0x5c>)
 800c866:	f240 12cb 	movw	r2, #459	; 0x1cb
 800c86a:	4903      	ldr	r1, [pc, #12]	; (800c878 <netif_do_set_ipaddr+0x60>)
 800c86c:	4803      	ldr	r0, [pc, #12]	; (800c87c <netif_do_set_ipaddr+0x64>)
 800c86e:	f007 fa1d 	bl	8013cac <iprintf>
 800c872:	e7d7      	b.n	800c824 <netif_do_set_ipaddr+0xc>
 800c874:	08015134 	.word	0x08015134
 800c878:	08015124 	.word	0x08015124
 800c87c:	08014afc 	.word	0x08014afc

0800c880 <netif_init>:
}
 800c880:	4770      	bx	lr
 800c882:	bf00      	nop

0800c884 <netif_set_addr>:
{
 800c884:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 800c886:	4c14      	ldr	r4, [pc, #80]	; (800c8d8 <netif_set_addr+0x54>)
{
 800c888:	b083      	sub	sp, #12
 800c88a:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 800c88c:	2900      	cmp	r1, #0
 800c88e:	bf14      	ite	ne
 800c890:	460e      	movne	r6, r1
 800c892:	4626      	moveq	r6, r4
    netmask = IP4_ADDR_ANY4;
 800c894:	2a00      	cmp	r2, #0
 800c896:	bf14      	ite	ne
 800c898:	4617      	movne	r7, r2
 800c89a:	4627      	moveq	r7, r4
    gw = IP4_ADDR_ANY4;
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	bf18      	it	ne
 800c8a0:	461c      	movne	r4, r3
  remove = ip4_addr_isany(ipaddr);
 800c8a2:	6833      	ldr	r3, [r6, #0]
 800c8a4:	b193      	cbz	r3, 800c8cc <netif_set_addr+0x48>
 800c8a6:	2200      	movs	r2, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	68a9      	ldr	r1, [r5, #8]
 800c8ac:	428b      	cmp	r3, r1
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c8ae:	68e9      	ldr	r1, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c8b0:	bf18      	it	ne
 800c8b2:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c8b4:	6823      	ldr	r3, [r4, #0]
 800c8b6:	428b      	cmp	r3, r1
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800c8b8:	bf18      	it	ne
 800c8ba:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 800c8bc:	b922      	cbnz	r2, 800c8c8 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c8be:	4631      	mov	r1, r6
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	aa01      	add	r2, sp, #4
 800c8c4:	f7ff ffa8 	bl	800c818 <netif_do_set_ipaddr>
}
 800c8c8:	b003      	add	sp, #12
 800c8ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c8cc:	aa01      	add	r2, sp, #4
 800c8ce:	4631      	mov	r1, r6
 800c8d0:	f7ff ffa2 	bl	800c818 <netif_do_set_ipaddr>
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	e7e7      	b.n	800c8a8 <netif_set_addr+0x24>
 800c8d8:	08016914 	.word	0x08016914

0800c8dc <netif_add>:
{
 800c8dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c8e2:	4606      	mov	r6, r0
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	f000 8086 	beq.w	800c9f6 <netif_add+0x11a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c8ea:	2f00      	cmp	r7, #0
 800c8ec:	d07a      	beq.n	800c9e4 <netif_add+0x108>
 800c8ee:	4688      	mov	r8, r1
  netif->num = netif_num;
 800c8f0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800ca20 <netif_add+0x144>
  netif->state = state;
 800c8f4:	990a      	ldr	r1, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800c8f6:	2400      	movs	r4, #0
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800c8f8:	4d43      	ldr	r5, [pc, #268]	; (800ca08 <netif_add+0x12c>)
  netif->state = state;
 800c8fa:	6241      	str	r1, [r0, #36]	; 0x24
  netif->num = netif_num;
 800c8fc:	f89b e000 	ldrb.w	lr, [fp]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c900:	42a3      	cmp	r3, r4
 800c902:	bf08      	it	eq
 800c904:	462b      	moveq	r3, r5
  netif->input = input;
 800c906:	990c      	ldr	r1, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c908:	42a2      	cmp	r2, r4
 800c90a:	bf08      	it	eq
 800c90c:	462a      	moveq	r2, r5
  netif->output = netif_null_output_ip4;
 800c90e:	f8df c114 	ldr.w	ip, [pc, #276]	; 800ca24 <netif_add+0x148>
  netif->input = input;
 800c912:	6101      	str	r1, [r0, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c914:	45a0      	cmp	r8, r4
 800c916:	bf14      	ite	ne
 800c918:	4641      	movne	r1, r8
 800c91a:	4629      	moveq	r1, r5
  netif->num = netif_num;
 800c91c:	f880 e034 	strb.w	lr, [r0, #52]	; 0x34
  ip_addr_set_zero_ip4(&netif->gw);
 800c920:	60c4      	str	r4, [r0, #12]
  netif->mtu = 0;
 800c922:	8504      	strh	r4, [r0, #40]	; 0x28
  netif->flags = 0;
 800c924:	f880 4031 	strb.w	r4, [r0, #49]	; 0x31
  netif->output = netif_null_output_ip4;
 800c928:	f8c0 c014 	str.w	ip, [r0, #20]
  ip_addr_set_zero_ip4(&netif->netmask);
 800c92c:	e9c0 4401 	strd	r4, r4, [r0, #4]
  netif->link_callback = NULL;
 800c930:	e9c0 4407 	strd	r4, r4, [r0, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c934:	f7ff ffa6 	bl	800c884 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800c938:	4630      	mov	r0, r6
 800c93a:	47b8      	blx	r7
 800c93c:	2800      	cmp	r0, #0
 800c93e:	d14f      	bne.n	800c9e0 <netif_add+0x104>
 800c940:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 800c944:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 800ca28 <netif_add+0x14c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c948:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 800ca14 <netif_add+0x138>
 800c94c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800ca2c <netif_add+0x150>
 800c950:	4f2e      	ldr	r7, [pc, #184]	; (800ca0c <netif_add+0x130>)
      if (netif->num == 255) {
 800c952:	2bff      	cmp	r3, #255	; 0xff
 800c954:	d102      	bne.n	800c95c <netif_add+0x80>
        netif->num = 0;
 800c956:	2300      	movs	r3, #0
 800c958:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c95c:	f8d9 4000 	ldr.w	r4, [r9]
 800c960:	b3b4      	cbz	r4, 800c9d0 <netif_add+0xf4>
      num_netifs = 0;
 800c962:	2500      	movs	r5, #0
 800c964:	e007      	b.n	800c976 <netif_add+0x9a>
        if (netif2->num == netif->num) {
 800c966:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800c96a:	f896 2034 	ldrb.w	r2, [r6, #52]	; 0x34
 800c96e:	4293      	cmp	r3, r2
 800c970:	d014      	beq.n	800c99c <netif_add+0xc0>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c972:	6824      	ldr	r4, [r4, #0]
 800c974:	b1fc      	cbz	r4, 800c9b6 <netif_add+0xda>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c976:	42a6      	cmp	r6, r4
        num_netifs++;
 800c978:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c97c:	d013      	beq.n	800c9a6 <netif_add+0xca>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800c97e:	2dff      	cmp	r5, #255	; 0xff
 800c980:	ddf1      	ble.n	800c966 <netif_add+0x8a>
 800c982:	4643      	mov	r3, r8
 800c984:	f240 128d 	movw	r2, #397	; 0x18d
 800c988:	4921      	ldr	r1, [pc, #132]	; (800ca10 <netif_add+0x134>)
 800c98a:	4638      	mov	r0, r7
 800c98c:	f007 f98e 	bl	8013cac <iprintf>
        if (netif2->num == netif->num) {
 800c990:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800c994:	f896 2034 	ldrb.w	r2, [r6, #52]	; 0x34
 800c998:	4293      	cmp	r3, r2
 800c99a:	d1ea      	bne.n	800c972 <netif_add+0x96>
          netif->num++;
 800c99c:	3301      	adds	r3, #1
 800c99e:	b2db      	uxtb	r3, r3
 800c9a0:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
 800c9a4:	e7d5      	b.n	800c952 <netif_add+0x76>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c9a6:	4643      	mov	r3, r8
 800c9a8:	f240 128b 	movw	r2, #395	; 0x18b
 800c9ac:	4651      	mov	r1, sl
 800c9ae:	4638      	mov	r0, r7
 800c9b0:	f007 f97c 	bl	8013cac <iprintf>
 800c9b4:	e7e3      	b.n	800c97e <netif_add+0xa2>
  if (netif->num == 254) {
 800c9b6:	2afe      	cmp	r2, #254	; 0xfe
 800c9b8:	f8d9 4000 	ldr.w	r4, [r9]
 800c9bc:	d00c      	beq.n	800c9d8 <netif_add+0xfc>
    netif_num = (u8_t)(netif->num + 1);
 800c9be:	3201      	adds	r2, #1
 800c9c0:	f88b 2000 	strb.w	r2, [fp]
  return netif;
 800c9c4:	4630      	mov	r0, r6
  netif->next = netif_list;
 800c9c6:	6034      	str	r4, [r6, #0]
  netif_list = netif;
 800c9c8:	f8c9 6000 	str.w	r6, [r9]
}
 800c9cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9d0:	f896 2034 	ldrb.w	r2, [r6, #52]	; 0x34
  if (netif->num == 254) {
 800c9d4:	2afe      	cmp	r2, #254	; 0xfe
 800c9d6:	d1f2      	bne.n	800c9be <netif_add+0xe2>
    netif_num = 0;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	f88b 3000 	strb.w	r3, [fp]
 800c9de:	e7f1      	b.n	800c9c4 <netif_add+0xe8>
    return NULL;
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	e7f3      	b.n	800c9cc <netif_add+0xf0>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c9e4:	4b0b      	ldr	r3, [pc, #44]	; (800ca14 <netif_add+0x138>)
 800c9e6:	f44f 7294 	mov.w	r2, #296	; 0x128
 800c9ea:	490b      	ldr	r1, [pc, #44]	; (800ca18 <netif_add+0x13c>)
 800c9ec:	4807      	ldr	r0, [pc, #28]	; (800ca0c <netif_add+0x130>)
 800c9ee:	f007 f95d 	bl	8013cac <iprintf>
 800c9f2:	4638      	mov	r0, r7
 800c9f4:	e7ea      	b.n	800c9cc <netif_add+0xf0>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c9f6:	4b07      	ldr	r3, [pc, #28]	; (800ca14 <netif_add+0x138>)
 800c9f8:	f240 1227 	movw	r2, #295	; 0x127
 800c9fc:	4907      	ldr	r1, [pc, #28]	; (800ca1c <netif_add+0x140>)
 800c9fe:	4803      	ldr	r0, [pc, #12]	; (800ca0c <netif_add+0x130>)
 800ca00:	f007 f954 	bl	8013cac <iprintf>
 800ca04:	4630      	mov	r0, r6
 800ca06:	e7e1      	b.n	800c9cc <netif_add+0xf0>
 800ca08:	08016914 	.word	0x08016914
 800ca0c:	08014afc 	.word	0x08014afc
 800ca10:	080150f4 	.word	0x080150f4
 800ca14:	08015134 	.word	0x08015134
 800ca18:	080150bc 	.word	0x080150bc
 800ca1c:	080150a0 	.word	0x080150a0
 800ca20:	24014028 	.word	0x24014028
 800ca24:	0800c7c5 	.word	0x0800c7c5
 800ca28:	2401bdec 	.word	0x2401bdec
 800ca2c:	080150e0 	.word	0x080150e0

0800ca30 <netif_set_default>:
  netif_default = netif;
 800ca30:	4b01      	ldr	r3, [pc, #4]	; (800ca38 <netif_set_default+0x8>)
 800ca32:	6018      	str	r0, [r3, #0]
}
 800ca34:	4770      	bx	lr
 800ca36:	bf00      	nop
 800ca38:	2401bdf0 	.word	0x2401bdf0

0800ca3c <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800ca3c:	b1d8      	cbz	r0, 800ca76 <netif_set_up+0x3a>
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ca3e:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 800ca42:	07da      	lsls	r2, r3, #31
 800ca44:	d500      	bpl.n	800ca48 <netif_set_up+0xc>
 800ca46:	4770      	bx	lr
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ca48:	f043 0301 	orr.w	r3, r3, #1
{
 800ca4c:	b510      	push	{r4, lr}
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ca4e:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
 800ca52:	4604      	mov	r4, r0
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);
 800ca54:	f7fb fd62 	bl	800851c <sys_now>
 800ca58:	4a0a      	ldr	r2, [pc, #40]	; (800ca84 <netif_set_up+0x48>)
    NETIF_STATUS_CALLBACK(netif);
 800ca5a:	69e3      	ldr	r3, [r4, #28]
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);
 800ca5c:	fba2 2000 	umull	r2, r0, r2, r0
 800ca60:	08c0      	lsrs	r0, r0, #3
 800ca62:	63e0      	str	r0, [r4, #60]	; 0x3c
    NETIF_STATUS_CALLBACK(netif);
 800ca64:	b10b      	cbz	r3, 800ca6a <netif_set_up+0x2e>
 800ca66:	4620      	mov	r0, r4
 800ca68:	4798      	blx	r3
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	2103      	movs	r1, #3
}
 800ca6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ca72:	f7ff beab 	b.w	800c7cc <netif_issue_reports>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800ca76:	4b04      	ldr	r3, [pc, #16]	; (800ca88 <netif_set_up+0x4c>)
 800ca78:	f44f 7254 	mov.w	r2, #848	; 0x350
 800ca7c:	4903      	ldr	r1, [pc, #12]	; (800ca8c <netif_set_up+0x50>)
 800ca7e:	4804      	ldr	r0, [pc, #16]	; (800ca90 <netif_set_up+0x54>)
 800ca80:	f007 b914 	b.w	8013cac <iprintf>
 800ca84:	cccccccd 	.word	0xcccccccd
 800ca88:	08015134 	.word	0x08015134
 800ca8c:	080151f4 	.word	0x080151f4
 800ca90:	08014afc 	.word	0x08014afc

0800ca94 <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800ca94:	b1e8      	cbz	r0, 800cad2 <netif_set_down+0x3e>
  if (netif->flags & NETIF_FLAG_UP) {
 800ca96:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 800ca9a:	07da      	lsls	r2, r3, #31
 800ca9c:	d400      	bmi.n	800caa0 <netif_set_down+0xc>
 800ca9e:	4770      	bx	lr
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800caa0:	f023 0301 	bic.w	r3, r3, #1
{
 800caa4:	b510      	push	{r4, lr}
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800caa6:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
 800caaa:	4604      	mov	r4, r0
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);
 800caac:	f7fb fd36 	bl	800851c <sys_now>
 800cab0:	4a0d      	ldr	r2, [pc, #52]	; (800cae8 <netif_set_down+0x54>)
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800cab2:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);
 800cab6:	fba2 2000 	umull	r2, r0, r2, r0
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800caba:	071b      	lsls	r3, r3, #28
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);
 800cabc:	ea4f 00d0 	mov.w	r0, r0, lsr #3
 800cac0:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800cac2:	d40d      	bmi.n	800cae0 <netif_set_down+0x4c>
    NETIF_STATUS_CALLBACK(netif);
 800cac4:	69e3      	ldr	r3, [r4, #28]
 800cac6:	b11b      	cbz	r3, 800cad0 <netif_set_down+0x3c>
 800cac8:	4620      	mov	r0, r4
}
 800caca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 800cace:	4718      	bx	r3
}
 800cad0:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800cad2:	4b06      	ldr	r3, [pc, #24]	; (800caec <netif_set_down+0x58>)
 800cad4:	f240 329b 	movw	r2, #923	; 0x39b
 800cad8:	4905      	ldr	r1, [pc, #20]	; (800caf0 <netif_set_down+0x5c>)
 800cada:	4806      	ldr	r0, [pc, #24]	; (800caf4 <netif_set_down+0x60>)
 800cadc:	f007 b8e6 	b.w	8013cac <iprintf>
      etharp_cleanup_netif(netif);
 800cae0:	4620      	mov	r0, r4
 800cae2:	f005 f845 	bl	8011b70 <etharp_cleanup_netif>
 800cae6:	e7ed      	b.n	800cac4 <netif_set_down+0x30>
 800cae8:	cccccccd 	.word	0xcccccccd
 800caec:	08015134 	.word	0x08015134
 800caf0:	0801518c 	.word	0x0801518c
 800caf4:	08014afc 	.word	0x08014afc

0800caf8 <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800caf8:	b1a0      	cbz	r0, 800cb24 <netif_set_link_up+0x2c>
{
 800cafa:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800cafc:	f890 2031 	ldrb.w	r2, [r0, #49]	; 0x31
 800cb00:	4604      	mov	r4, r0
 800cb02:	0753      	lsls	r3, r2, #29
 800cb04:	d500      	bpl.n	800cb08 <netif_set_link_up+0x10>
}
 800cb06:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800cb08:	f042 0204 	orr.w	r2, r2, #4
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800cb0c:	2103      	movs	r1, #3
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800cb0e:	f880 2031 	strb.w	r2, [r0, #49]	; 0x31
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800cb12:	f7ff fe5b 	bl	800c7cc <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 800cb16:	6a23      	ldr	r3, [r4, #32]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d0f4      	beq.n	800cb06 <netif_set_link_up+0xe>
 800cb1c:	4620      	mov	r0, r4
}
 800cb1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800cb22:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800cb24:	4b03      	ldr	r3, [pc, #12]	; (800cb34 <netif_set_link_up+0x3c>)
 800cb26:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800cb2a:	4903      	ldr	r1, [pc, #12]	; (800cb38 <netif_set_link_up+0x40>)
 800cb2c:	4803      	ldr	r0, [pc, #12]	; (800cb3c <netif_set_link_up+0x44>)
 800cb2e:	f007 b8bd 	b.w	8013cac <iprintf>
 800cb32:	bf00      	nop
 800cb34:	08015134 	.word	0x08015134
 800cb38:	080151d0 	.word	0x080151d0
 800cb3c:	08014afc 	.word	0x08014afc

0800cb40 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800cb40:	b158      	cbz	r0, 800cb5a <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800cb42:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 800cb46:	0759      	lsls	r1, r3, #29
 800cb48:	d506      	bpl.n	800cb58 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800cb4a:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 800cb4e:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800cb50:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 800cb54:	b101      	cbz	r1, 800cb58 <netif_set_link_down+0x18>
 800cb56:	4708      	bx	r1
}
 800cb58:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800cb5a:	4b03      	ldr	r3, [pc, #12]	; (800cb68 <netif_set_link_down+0x28>)
 800cb5c:	f240 4206 	movw	r2, #1030	; 0x406
 800cb60:	4902      	ldr	r1, [pc, #8]	; (800cb6c <netif_set_link_down+0x2c>)
 800cb62:	4803      	ldr	r0, [pc, #12]	; (800cb70 <netif_set_link_down+0x30>)
 800cb64:	f007 b8a2 	b.w	8013cac <iprintf>
 800cb68:	08015134 	.word	0x08015134
 800cb6c:	080151ac 	.word	0x080151ac
 800cb70:	08014afc 	.word	0x08014afc

0800cb74 <netif_set_link_callback>:
  if (netif) {
 800cb74:	b100      	cbz	r0, 800cb78 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 800cb76:	6201      	str	r1, [r0, #32]
}
 800cb78:	4770      	bx	lr
 800cb7a:	bf00      	nop

0800cb7c <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800cb7c:	b1a0      	cbz	r0, 800cba8 <netif_get_by_index+0x2c>
    NETIF_FOREACH(netif) {
 800cb7e:	4b0b      	ldr	r3, [pc, #44]	; (800cbac <netif_get_by_index+0x30>)
 800cb80:	681a      	ldr	r2, [r3, #0]
 800cb82:	b17a      	cbz	r2, 800cba4 <netif_get_by_index+0x28>
      if (idx == netif_get_index(netif)) {
 800cb84:	f892 3034 	ldrb.w	r3, [r2, #52]	; 0x34
 800cb88:	3301      	adds	r3, #1
 800cb8a:	b2db      	uxtb	r3, r3
 800cb8c:	4298      	cmp	r0, r3
 800cb8e:	d106      	bne.n	800cb9e <netif_get_by_index+0x22>
 800cb90:	e008      	b.n	800cba4 <netif_get_by_index+0x28>
 800cb92:	f892 3034 	ldrb.w	r3, [r2, #52]	; 0x34
 800cb96:	3301      	adds	r3, #1
 800cb98:	b2db      	uxtb	r3, r3
 800cb9a:	4283      	cmp	r3, r0
 800cb9c:	d002      	beq.n	800cba4 <netif_get_by_index+0x28>
    NETIF_FOREACH(netif) {
 800cb9e:	6812      	ldr	r2, [r2, #0]
 800cba0:	2a00      	cmp	r2, #0
 800cba2:	d1f6      	bne.n	800cb92 <netif_get_by_index+0x16>
      }
    }
  }

  return NULL;
}
 800cba4:	4610      	mov	r0, r2
 800cba6:	4770      	bx	lr
  return NULL;
 800cba8:	4602      	mov	r2, r0
 800cbaa:	e7fb      	b.n	800cba4 <netif_get_by_index+0x28>
 800cbac:	2401bdec 	.word	0x2401bdec

0800cbb0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800cbb0:	b508      	push	{r3, lr}
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800cbb2:	f006 fcc7 	bl	8013544 <sys_arch_protect>
 800cbb6:	4b09      	ldr	r3, [pc, #36]	; (800cbdc <pbuf_free_ooseq_callback+0x2c>)
 800cbb8:	2200      	movs	r2, #0
 800cbba:	701a      	strb	r2, [r3, #0]
 800cbbc:	f006 fcce 	bl	801355c <sys_arch_unprotect>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800cbc0:	4b07      	ldr	r3, [pc, #28]	; (800cbe0 <pbuf_free_ooseq_callback+0x30>)
 800cbc2:	6818      	ldr	r0, [r3, #0]
 800cbc4:	b910      	cbnz	r0, 800cbcc <pbuf_free_ooseq_callback+0x1c>
 800cbc6:	e008      	b.n	800cbda <pbuf_free_ooseq_callback+0x2a>
 800cbc8:	68c0      	ldr	r0, [r0, #12]
 800cbca:	b130      	cbz	r0, 800cbda <pbuf_free_ooseq_callback+0x2a>
    if (pcb->ooseq != NULL) {
 800cbcc:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d0fa      	beq.n	800cbc8 <pbuf_free_ooseq_callback+0x18>
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 800cbd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      tcp_free_ooseq(pcb);
 800cbd6:	f001 bcd9 	b.w	800e58c <tcp_free_ooseq>
}
 800cbda:	bd08      	pop	{r3, pc}
 800cbdc:	2401bdf4 	.word	0x2401bdf4
 800cbe0:	2401bfbc 	.word	0x2401bfbc

0800cbe4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800cbe4:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800cbe6:	b308      	cbz	r0, 800cc2c <pbuf_add_header_impl+0x48>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800cbe8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800cbec:	d21b      	bcs.n	800cc26 <pbuf_add_header_impl+0x42>
    return 1;
  }
  if (header_size_increment == 0) {
 800cbee:	b191      	cbz	r1, 800cc16 <pbuf_add_header_impl+0x32>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 800cbf0:	b28c      	uxth	r4, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800cbf2:	8903      	ldrh	r3, [r0, #8]
 800cbf4:	4423      	add	r3, r4
 800cbf6:	b29b      	uxth	r3, r3
 800cbf8:	429c      	cmp	r4, r3
 800cbfa:	d814      	bhi.n	800cc26 <pbuf_add_header_impl+0x42>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800cbfc:	f990 500c 	ldrsb.w	r5, [r0, #12]
 800cc00:	2d00      	cmp	r5, #0
 800cc02:	db0a      	blt.n	800cc1a <pbuf_add_header_impl+0x36>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800cc04:	b17a      	cbz	r2, 800cc26 <pbuf_add_header_impl+0x42>
      payload = (u8_t *)p->payload - header_size_increment;
 800cc06:	6842      	ldr	r2, [r0, #4]
 800cc08:	1a52      	subs	r2, r2, r1
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
  p->len = (u16_t)(p->len + increment_magnitude);
 800cc0a:	8945      	ldrh	r5, [r0, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);


  return 0;
 800cc0c:	2100      	movs	r1, #0
  p->payload = payload;
 800cc0e:	6042      	str	r2, [r0, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800cc10:	442c      	add	r4, r5
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800cc12:	8103      	strh	r3, [r0, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800cc14:	8144      	strh	r4, [r0, #10]
}
 800cc16:	4608      	mov	r0, r1
 800cc18:	bd38      	pop	{r3, r4, r5, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 800cc1a:	6842      	ldr	r2, [r0, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800cc1c:	f100 0510 	add.w	r5, r0, #16
    payload = (u8_t *)p->payload - header_size_increment;
 800cc20:	1a52      	subs	r2, r2, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800cc22:	42aa      	cmp	r2, r5
 800cc24:	d2f1      	bcs.n	800cc0a <pbuf_add_header_impl+0x26>
    return 1;
 800cc26:	2101      	movs	r1, #1
}
 800cc28:	4608      	mov	r0, r1
 800cc2a:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800cc2c:	4b04      	ldr	r3, [pc, #16]	; (800cc40 <pbuf_add_header_impl+0x5c>)
 800cc2e:	f240 12df 	movw	r2, #479	; 0x1df
 800cc32:	4904      	ldr	r1, [pc, #16]	; (800cc44 <pbuf_add_header_impl+0x60>)
 800cc34:	4804      	ldr	r0, [pc, #16]	; (800cc48 <pbuf_add_header_impl+0x64>)
 800cc36:	f007 f839 	bl	8013cac <iprintf>
    return 1;
 800cc3a:	2101      	movs	r1, #1
}
 800cc3c:	4608      	mov	r0, r1
 800cc3e:	bd38      	pop	{r3, r4, r5, pc}
 800cc40:	08015210 	.word	0x08015210
 800cc44:	08015240 	.word	0x08015240
 800cc48:	08014afc 	.word	0x08014afc

0800cc4c <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800cc4c:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 800cc50:	2b01      	cmp	r3, #1
{
 800cc52:	b570      	push	{r4, r5, r6, lr}
 800cc54:	4614      	mov	r4, r2
 800cc56:	4606      	mov	r6, r0
 800cc58:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800cc5a:	d10e      	bne.n	800cc7a <pbuf_alloc_reference+0x2e>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800cc5c:	200c      	movs	r0, #12
 800cc5e:	f7ff fd61 	bl	800c724 <memp_malloc>
  if (p == NULL) {
 800cc62:	b148      	cbz	r0, 800cc78 <pbuf_alloc_reference+0x2c>
  p->next = NULL;
 800cc64:	2300      	movs	r3, #0
  p->ref = 1;
 800cc66:	2201      	movs	r2, #1
  p->payload = payload;
 800cc68:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 800cc6a:	8105      	strh	r5, [r0, #8]
  p->len = len;
 800cc6c:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 800cc6e:	7304      	strb	r4, [r0, #12]
  p->next = NULL;
 800cc70:	6003      	str	r3, [r0, #0]
  p->flags = flags;
 800cc72:	7343      	strb	r3, [r0, #13]
  p->if_idx = NETIF_NO_INDEX;
 800cc74:	73c3      	strb	r3, [r0, #15]
  p->ref = 1;
 800cc76:	7382      	strb	r2, [r0, #14]
}
 800cc78:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800cc7a:	4b04      	ldr	r3, [pc, #16]	; (800cc8c <pbuf_alloc_reference+0x40>)
 800cc7c:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800cc80:	4903      	ldr	r1, [pc, #12]	; (800cc90 <pbuf_alloc_reference+0x44>)
 800cc82:	4804      	ldr	r0, [pc, #16]	; (800cc94 <pbuf_alloc_reference+0x48>)
 800cc84:	f007 f812 	bl	8013cac <iprintf>
 800cc88:	e7e8      	b.n	800cc5c <pbuf_alloc_reference+0x10>
 800cc8a:	bf00      	nop
 800cc8c:	08015210 	.word	0x08015210
 800cc90:	08015268 	.word	0x08015268
 800cc94:	08014afc 	.word	0x08014afc

0800cc98 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800cc98:	3003      	adds	r0, #3
 800cc9a:	f020 0003 	bic.w	r0, r0, #3
{
 800cc9e:	b470      	push	{r4, r5, r6}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800cca0:	180e      	adds	r6, r1, r0
{
 800cca2:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 800cca6:	9c03      	ldr	r4, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800cca8:	42ae      	cmp	r6, r5
 800ccaa:	d80f      	bhi.n	800cccc <pbuf_alloced_custom+0x34>
  if (payload_mem != NULL) {
 800ccac:	b104      	cbz	r4, 800ccb0 <pbuf_alloced_custom+0x18>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800ccae:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800ccb0:	4618      	mov	r0, r3
  p->flags = flags;
 800ccb2:	2602      	movs	r6, #2
  p->next = NULL;
 800ccb4:	2300      	movs	r3, #0
  p->ref = 1;
 800ccb6:	2501      	movs	r5, #1
  p->payload = payload;
 800ccb8:	6044      	str	r4, [r0, #4]
  p->tot_len = tot_len;
 800ccba:	8101      	strh	r1, [r0, #8]
  p->len = len;
 800ccbc:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 800ccbe:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 800ccc0:	7346      	strb	r6, [r0, #13]
  p->ref = 1;
 800ccc2:	7385      	strb	r5, [r0, #14]
  p->next = NULL;
 800ccc4:	6003      	str	r3, [r0, #0]
  p->if_idx = NETIF_NO_INDEX;
 800ccc6:	73c3      	strb	r3, [r0, #15]
}
 800ccc8:	bc70      	pop	{r4, r5, r6}
 800ccca:	4770      	bx	lr
    return NULL;
 800cccc:	2000      	movs	r0, #0
 800ccce:	e7fb      	b.n	800ccc8 <pbuf_alloced_custom+0x30>

0800ccd0 <pbuf_add_header>:
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	f7ff bf87 	b.w	800cbe4 <pbuf_add_header_impl>
 800ccd6:	bf00      	nop

0800ccd8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800ccd8:	b538      	push	{r3, r4, r5, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ccda:	b1a8      	cbz	r0, 800cd08 <pbuf_remove_header+0x30>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800ccdc:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800cce0:	d20f      	bcs.n	800cd02 <pbuf_remove_header+0x2a>
    return 1;
  }
  if (header_size_decrement == 0) {
 800cce2:	b161      	cbz	r1, 800ccfe <pbuf_remove_header+0x26>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800cce4:	b28a      	uxth	r2, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800cce6:	8943      	ldrh	r3, [r0, #10]
 800cce8:	4293      	cmp	r3, r2
 800ccea:	d317      	bcc.n	800cd1c <pbuf_remove_header+0x44>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800ccec:	6845      	ldr	r5, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800ccee:	1a9b      	subs	r3, r3, r2
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800ccf0:	8904      	ldrh	r4, [r0, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800ccf2:	440d      	add	r5, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800ccf4:	2100      	movs	r1, #0
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800ccf6:	1aa2      	subs	r2, r4, r2
  p->len = (u16_t)(p->len - increment_magnitude);
 800ccf8:	8143      	strh	r3, [r0, #10]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800ccfa:	6045      	str	r5, [r0, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800ccfc:	8102      	strh	r2, [r0, #8]
}
 800ccfe:	4608      	mov	r0, r1
 800cd00:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 800cd02:	2101      	movs	r1, #1
}
 800cd04:	4608      	mov	r0, r1
 800cd06:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800cd08:	4b09      	ldr	r3, [pc, #36]	; (800cd30 <pbuf_remove_header+0x58>)
 800cd0a:	f240 224b 	movw	r2, #587	; 0x24b
 800cd0e:	4909      	ldr	r1, [pc, #36]	; (800cd34 <pbuf_remove_header+0x5c>)
 800cd10:	4809      	ldr	r0, [pc, #36]	; (800cd38 <pbuf_remove_header+0x60>)
 800cd12:	f006 ffcb 	bl	8013cac <iprintf>
    return 1;
 800cd16:	2101      	movs	r1, #1
}
 800cd18:	4608      	mov	r0, r1
 800cd1a:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800cd1c:	4907      	ldr	r1, [pc, #28]	; (800cd3c <pbuf_remove_header+0x64>)
 800cd1e:	f240 2255 	movw	r2, #597	; 0x255
 800cd22:	4b03      	ldr	r3, [pc, #12]	; (800cd30 <pbuf_remove_header+0x58>)
 800cd24:	4804      	ldr	r0, [pc, #16]	; (800cd38 <pbuf_remove_header+0x60>)
 800cd26:	f006 ffc1 	bl	8013cac <iprintf>
 800cd2a:	2101      	movs	r1, #1
 800cd2c:	e7e7      	b.n	800ccfe <pbuf_remove_header+0x26>
 800cd2e:	bf00      	nop
 800cd30:	08015210 	.word	0x08015210
 800cd34:	08015240 	.word	0x08015240
 800cd38:	08014afc 	.word	0x08014afc
 800cd3c:	0801549c 	.word	0x0801549c

0800cd40 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 800cd40:	1e0b      	subs	r3, r1, #0
 800cd42:	db02      	blt.n	800cd4a <pbuf_header_force+0xa>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800cd44:	2201      	movs	r2, #1
 800cd46:	f7ff bf4d 	b.w	800cbe4 <pbuf_add_header_impl>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800cd4a:	4259      	negs	r1, r3
 800cd4c:	f7ff bfc4 	b.w	800ccd8 <pbuf_remove_header>

0800cd50 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800cd50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800cd54:	4605      	mov	r5, r0
 800cd56:	2800      	cmp	r0, #0
 800cd58:	d056      	beq.n	800ce08 <pbuf_free+0xb8>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800cd5a:	2600      	movs	r6, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800cd5c:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 800ce2c <pbuf_free+0xdc>
 800cd60:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 800ce34 <pbuf_free+0xe4>
 800cd64:	4f2e      	ldr	r7, [pc, #184]	; (800ce20 <pbuf_free+0xd0>)
 800cd66:	e008      	b.n	800cd7a <pbuf_free+0x2a>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800cd68:	692b      	ldr	r3, [r5, #16]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d03e      	beq.n	800cdec <pbuf_free+0x9c>
        pc->custom_free_function(p);
 800cd6e:	4628      	mov	r0, r5
 800cd70:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 800cd72:	3601      	adds	r6, #1
  while (p != NULL) {
 800cd74:	4625      	mov	r5, r4
      count++;
 800cd76:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800cd78:	b1fc      	cbz	r4, 800cdba <pbuf_free+0x6a>
    SYS_ARCH_PROTECT(old_level);
 800cd7a:	f006 fbe3 	bl	8013544 <sys_arch_protect>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800cd7e:	7bab      	ldrb	r3, [r5, #14]
    SYS_ARCH_PROTECT(old_level);
 800cd80:	4604      	mov	r4, r0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800cd82:	b1eb      	cbz	r3, 800cdc0 <pbuf_free+0x70>
    ref = --(p->ref);
 800cd84:	3b01      	subs	r3, #1
    SYS_ARCH_UNPROTECT(old_level);
 800cd86:	4620      	mov	r0, r4
    ref = --(p->ref);
 800cd88:	b2dc      	uxtb	r4, r3
 800cd8a:	73ac      	strb	r4, [r5, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800cd8c:	f006 fbe6 	bl	801355c <sys_arch_unprotect>
    if (ref == 0) {
 800cd90:	b99c      	cbnz	r4, 800cdba <pbuf_free+0x6a>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800cd92:	7b6b      	ldrb	r3, [r5, #13]
      q = p->next;
 800cd94:	682c      	ldr	r4, [r5, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800cd96:	079b      	lsls	r3, r3, #30
 800cd98:	d4e6      	bmi.n	800cd68 <pbuf_free+0x18>
      alloc_src = pbuf_get_allocsrc(p);
 800cd9a:	7b2b      	ldrb	r3, [r5, #12]
 800cd9c:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800cda0:	2b02      	cmp	r3, #2
 800cda2:	d01e      	beq.n	800cde2 <pbuf_free+0x92>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800cda4:	2b01      	cmp	r3, #1
 800cda6:	d02a      	beq.n	800cdfe <pbuf_free+0xae>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800cda8:	b99b      	cbnz	r3, 800cdd2 <pbuf_free+0x82>
      count++;
 800cdaa:	3601      	adds	r6, #1
          mem_free(p);
 800cdac:	4628      	mov	r0, r5
 800cdae:	f7ff f943 	bl	800c038 <mem_free>
  while (p != NULL) {
 800cdb2:	4625      	mov	r5, r4
      count++;
 800cdb4:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800cdb6:	2c00      	cmp	r4, #0
 800cdb8:	d1df      	bne.n	800cd7a <pbuf_free+0x2a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800cdba:	4630      	mov	r0, r6
 800cdbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800cdc0:	4643      	mov	r3, r8
 800cdc2:	f240 22f1 	movw	r2, #753	; 0x2f1
 800cdc6:	4649      	mov	r1, r9
 800cdc8:	4638      	mov	r0, r7
 800cdca:	f006 ff6f 	bl	8013cac <iprintf>
 800cdce:	7bab      	ldrb	r3, [r5, #14]
 800cdd0:	e7d8      	b.n	800cd84 <pbuf_free+0x34>
          LWIP_ASSERT("invalid pbuf type", 0);
 800cdd2:	4643      	mov	r3, r8
 800cdd4:	f240 320f 	movw	r2, #783	; 0x30f
 800cdd8:	4912      	ldr	r1, [pc, #72]	; (800ce24 <pbuf_free+0xd4>)
 800cdda:	4638      	mov	r0, r7
 800cddc:	f006 ff66 	bl	8013cac <iprintf>
 800cde0:	e7c7      	b.n	800cd72 <pbuf_free+0x22>
          memp_free(MEMP_PBUF_POOL, p);
 800cde2:	4629      	mov	r1, r5
 800cde4:	200d      	movs	r0, #13
 800cde6:	f7ff fcd1 	bl	800c78c <memp_free>
 800cdea:	e7c2      	b.n	800cd72 <pbuf_free+0x22>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800cdec:	4643      	mov	r3, r8
 800cdee:	f240 22ff 	movw	r2, #767	; 0x2ff
 800cdf2:	490d      	ldr	r1, [pc, #52]	; (800ce28 <pbuf_free+0xd8>)
 800cdf4:	4638      	mov	r0, r7
 800cdf6:	f006 ff59 	bl	8013cac <iprintf>
 800cdfa:	692b      	ldr	r3, [r5, #16]
 800cdfc:	e7b7      	b.n	800cd6e <pbuf_free+0x1e>
          memp_free(MEMP_PBUF, p);
 800cdfe:	4629      	mov	r1, r5
 800ce00:	200c      	movs	r0, #12
 800ce02:	f7ff fcc3 	bl	800c78c <memp_free>
 800ce06:	e7b4      	b.n	800cd72 <pbuf_free+0x22>
    return 0;
 800ce08:	4606      	mov	r6, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 800ce0a:	4b08      	ldr	r3, [pc, #32]	; (800ce2c <pbuf_free+0xdc>)
 800ce0c:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800ce10:	4907      	ldr	r1, [pc, #28]	; (800ce30 <pbuf_free+0xe0>)
 800ce12:	4803      	ldr	r0, [pc, #12]	; (800ce20 <pbuf_free+0xd0>)
 800ce14:	f006 ff4a 	bl	8013cac <iprintf>
}
 800ce18:	4630      	mov	r0, r6
 800ce1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce1e:	bf00      	nop
 800ce20:	08014afc 	.word	0x08014afc
 800ce24:	08015428 	.word	0x08015428
 800ce28:	08015404 	.word	0x08015404
 800ce2c:	08015210 	.word	0x08015210
 800ce30:	08015240 	.word	0x08015240
 800ce34:	080153ec 	.word	0x080153ec

0800ce38 <pbuf_alloc>:
  switch (type) {
 800ce38:	2a41      	cmp	r2, #65	; 0x41
{
 800ce3a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce3e:	4688      	mov	r8, r1
  switch (type) {
 800ce40:	d068      	beq.n	800cf14 <pbuf_alloc+0xdc>
 800ce42:	d95a      	bls.n	800cefa <pbuf_alloc+0xc2>
 800ce44:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
 800ce48:	fa1f f980 	uxth.w	r9, r0
 800ce4c:	d027      	beq.n	800ce9e <pbuf_alloc+0x66>
 800ce4e:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 800ce52:	d154      	bne.n	800cefe <pbuf_alloc+0xc6>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800ce54:	f109 0303 	add.w	r3, r9, #3
 800ce58:	1cca      	adds	r2, r1, #3
 800ce5a:	4605      	mov	r5, r0
 800ce5c:	f022 0203 	bic.w	r2, r2, #3
 800ce60:	f023 0303 	bic.w	r3, r3, #3
 800ce64:	4413      	add	r3, r2
 800ce66:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800ce68:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800ce6c:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800ce6e:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800ce70:	d356      	bcc.n	800cf20 <pbuf_alloc+0xe8>
 800ce72:	4282      	cmp	r2, r0
 800ce74:	d854      	bhi.n	800cf20 <pbuf_alloc+0xe8>
      p = (struct pbuf *)mem_malloc(alloc_len);
 800ce76:	f7ff fab1 	bl	800c3dc <mem_malloc>
      if (p == NULL) {
 800ce7a:	4604      	mov	r4, r0
 800ce7c:	b160      	cbz	r0, 800ce98 <pbuf_alloc+0x60>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800ce7e:	4405      	add	r5, r0
  p->next = NULL;
 800ce80:	2200      	movs	r2, #0
  p->type_internal = (u8_t)type;
 800ce82:	4b38      	ldr	r3, [pc, #224]	; (800cf64 <pbuf_alloc+0x12c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800ce84:	3513      	adds	r5, #19
  p->tot_len = tot_len;
 800ce86:	f8a0 8008 	strh.w	r8, [r0, #8]
  p->len = len;
 800ce8a:	f8a0 800a 	strh.w	r8, [r0, #10]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800ce8e:	f025 0503 	bic.w	r5, r5, #3
  p->next = NULL;
 800ce92:	6002      	str	r2, [r0, #0]
  p->type_internal = (u8_t)type;
 800ce94:	60c3      	str	r3, [r0, #12]
  p->payload = payload;
 800ce96:	6045      	str	r5, [r0, #4]
}
 800ce98:	4620      	mov	r0, r4
 800ce9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      last = NULL;
 800ce9e:	2500      	movs	r5, #0
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cea0:	f240 57ec 	movw	r7, #1516	; 0x5ec
  p->type_internal = (u8_t)type;
 800cea4:	4e30      	ldr	r6, [pc, #192]	; (800cf68 <pbuf_alloc+0x130>)
      p = NULL;
 800cea6:	462c      	mov	r4, r5
 800cea8:	e00a      	b.n	800cec0 <pbuf_alloc+0x88>
          last->next = q;
 800ceaa:	6028      	str	r0, [r5, #0]
        rem_len = (u16_t)(rem_len - qlen);
 800ceac:	eba8 0303 	sub.w	r3, r8, r3
 800ceb0:	4605      	mov	r5, r0
        offset = 0;
 800ceb2:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 800ceb6:	fa1f f883 	uxth.w	r8, r3
      } while (rem_len > 0);
 800ceba:	f1b8 0f00 	cmp.w	r8, #0
 800cebe:	d0eb      	beq.n	800ce98 <pbuf_alloc+0x60>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800cec0:	200d      	movs	r0, #13
 800cec2:	f7ff fc2f 	bl	800c724 <memp_malloc>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cec6:	f109 0203 	add.w	r2, r9, #3
  p->next = NULL;
 800ceca:	2100      	movs	r1, #0
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800cecc:	4481      	add	r9, r0
        if (q == NULL) {
 800cece:	b358      	cbz	r0, 800cf28 <pbuf_alloc+0xf0>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ced0:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800ced4:	f109 0913 	add.w	r9, r9, #19
  p->next = NULL;
 800ced8:	6001      	str	r1, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ceda:	1afb      	subs	r3, r7, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800cedc:	f029 0203 	bic.w	r2, r9, #3
  p->tot_len = tot_len;
 800cee0:	f8a0 8008 	strh.w	r8, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cee4:	b29b      	uxth	r3, r3
  p->type_internal = (u8_t)type;
 800cee6:	60c6      	str	r6, [r0, #12]
  p->payload = payload;
 800cee8:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ceea:	4543      	cmp	r3, r8
 800ceec:	bf28      	it	cs
 800ceee:	4643      	movcs	r3, r8
  p->len = len;
 800cef0:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 800cef2:	2c00      	cmp	r4, #0
 800cef4:	d1d9      	bne.n	800ceaa <pbuf_alloc+0x72>
 800cef6:	4604      	mov	r4, r0
 800cef8:	e7d8      	b.n	800ceac <pbuf_alloc+0x74>
  switch (type) {
 800cefa:	2a01      	cmp	r2, #1
 800cefc:	d00a      	beq.n	800cf14 <pbuf_alloc+0xdc>
      return NULL;
 800cefe:	2400      	movs	r4, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800cf00:	4b1a      	ldr	r3, [pc, #104]	; (800cf6c <pbuf_alloc+0x134>)
 800cf02:	f240 1227 	movw	r2, #295	; 0x127
 800cf06:	491a      	ldr	r1, [pc, #104]	; (800cf70 <pbuf_alloc+0x138>)
 800cf08:	481a      	ldr	r0, [pc, #104]	; (800cf74 <pbuf_alloc+0x13c>)
 800cf0a:	f006 fecf 	bl	8013cac <iprintf>
}
 800cf0e:	4620      	mov	r0, r4
 800cf10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 800cf14:	4641      	mov	r1, r8
 800cf16:	2000      	movs	r0, #0
}
 800cf18:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 800cf1c:	f7ff be96 	b.w	800cc4c <pbuf_alloc_reference>
          return NULL;
 800cf20:	2400      	movs	r4, #0
}
 800cf22:	4620      	mov	r0, r4
 800cf24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  queued = pbuf_free_ooseq_pending;
 800cf28:	4e13      	ldr	r6, [pc, #76]	; (800cf78 <pbuf_alloc+0x140>)
  SYS_ARCH_PROTECT(old_level);
 800cf2a:	f006 fb0b 	bl	8013544 <sys_arch_protect>
  pbuf_free_ooseq_pending = 1;
 800cf2e:	2301      	movs	r3, #1
  queued = pbuf_free_ooseq_pending;
 800cf30:	7835      	ldrb	r5, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 800cf32:	7033      	strb	r3, [r6, #0]
  queued = pbuf_free_ooseq_pending;
 800cf34:	b2ed      	uxtb	r5, r5
  SYS_ARCH_UNPROTECT(old_level);
 800cf36:	f006 fb11 	bl	801355c <sys_arch_unprotect>
  if (!queued) {
 800cf3a:	b135      	cbz	r5, 800cf4a <pbuf_alloc+0x112>
          if (p) {
 800cf3c:	2c00      	cmp	r4, #0
 800cf3e:	d0ef      	beq.n	800cf20 <pbuf_alloc+0xe8>
            pbuf_free(p);
 800cf40:	4620      	mov	r0, r4
          return NULL;
 800cf42:	2400      	movs	r4, #0
            pbuf_free(p);
 800cf44:	f7ff ff04 	bl	800cd50 <pbuf_free>
 800cf48:	e7a6      	b.n	800ce98 <pbuf_alloc+0x60>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800cf4a:	4629      	mov	r1, r5
 800cf4c:	480b      	ldr	r0, [pc, #44]	; (800cf7c <pbuf_alloc+0x144>)
 800cf4e:	f7fe fded 	bl	800bb2c <tcpip_try_callback>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d0f2      	beq.n	800cf3c <pbuf_alloc+0x104>
 800cf56:	f006 faf5 	bl	8013544 <sys_arch_protect>
 800cf5a:	7035      	strb	r5, [r6, #0]
 800cf5c:	f006 fafe 	bl	801355c <sys_arch_unprotect>
 800cf60:	e7ec      	b.n	800cf3c <pbuf_alloc+0x104>
 800cf62:	bf00      	nop
 800cf64:	00010080 	.word	0x00010080
 800cf68:	00010082 	.word	0x00010082
 800cf6c:	08015210 	.word	0x08015210
 800cf70:	0801524c 	.word	0x0801524c
 800cf74:	08014afc 	.word	0x08014afc
 800cf78:	2401bdf4 	.word	0x2401bdf4
 800cf7c:	0800cbb1 	.word	0x0800cbb1

0800cf80 <pbuf_realloc>:
{
 800cf80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf84:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800cf86:	4604      	mov	r4, r0
 800cf88:	2800      	cmp	r0, #0
 800cf8a:	d043      	beq.n	800d014 <pbuf_realloc+0x94>
  if (new_len >= p->tot_len) {
 800cf8c:	8926      	ldrh	r6, [r4, #8]
 800cf8e:	42ae      	cmp	r6, r5
 800cf90:	d928      	bls.n	800cfe4 <pbuf_realloc+0x64>
  shrink = (u16_t)(p->tot_len - new_len);
 800cf92:	1b76      	subs	r6, r6, r5
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800cf94:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d028 <pbuf_realloc+0xa8>
 800cf98:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800d034 <pbuf_realloc+0xb4>
  shrink = (u16_t)(p->tot_len - new_len);
 800cf9c:	b2b6      	uxth	r6, r6
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800cf9e:	4f21      	ldr	r7, [pc, #132]	; (800d024 <pbuf_realloc+0xa4>)
  while (rem_len > q->len) {
 800cfa0:	8961      	ldrh	r1, [r4, #10]
 800cfa2:	42a9      	cmp	r1, r5
 800cfa4:	d211      	bcs.n	800cfca <pbuf_realloc+0x4a>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800cfa6:	8923      	ldrh	r3, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 800cfa8:	1a69      	subs	r1, r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800cfaa:	1b9b      	subs	r3, r3, r6
    rem_len = (u16_t)(rem_len - q->len);
 800cfac:	b28d      	uxth	r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800cfae:	8123      	strh	r3, [r4, #8]
    q = q->next;
 800cfb0:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800cfb2:	2c00      	cmp	r4, #0
 800cfb4:	d1f4      	bne.n	800cfa0 <pbuf_realloc+0x20>
 800cfb6:	4641      	mov	r1, r8
 800cfb8:	464b      	mov	r3, r9
 800cfba:	f240 12af 	movw	r2, #431	; 0x1af
 800cfbe:	4638      	mov	r0, r7
 800cfc0:	f006 fe74 	bl	8013cac <iprintf>
  while (rem_len > q->len) {
 800cfc4:	8961      	ldrh	r1, [r4, #10]
 800cfc6:	42a9      	cmp	r1, r5
 800cfc8:	d3ed      	bcc.n	800cfa6 <pbuf_realloc+0x26>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800cfca:	7b23      	ldrb	r3, [r4, #12]
 800cfcc:	071a      	lsls	r2, r3, #28
 800cfce:	d101      	bne.n	800cfd4 <pbuf_realloc+0x54>
 800cfd0:	42a9      	cmp	r1, r5
 800cfd2:	d109      	bne.n	800cfe8 <pbuf_realloc+0x68>
  if (q->next != NULL) {
 800cfd4:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 800cfd6:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 800cfd8:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 800cfda:	b108      	cbz	r0, 800cfe0 <pbuf_realloc+0x60>
    pbuf_free(q->next);
 800cfdc:	f7ff feb8 	bl	800cd50 <pbuf_free>
  q->next = NULL;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	6023      	str	r3, [r4, #0]
}
 800cfe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800cfe8:	7b63      	ldrb	r3, [r4, #13]
 800cfea:	079b      	lsls	r3, r3, #30
 800cfec:	d4f2      	bmi.n	800cfd4 <pbuf_realloc+0x54>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800cfee:	6863      	ldr	r3, [r4, #4]
 800cff0:	4620      	mov	r0, r4
 800cff2:	1b1c      	subs	r4, r3, r4
 800cff4:	1929      	adds	r1, r5, r4
 800cff6:	b289      	uxth	r1, r1
 800cff8:	f7ff f918 	bl	800c22c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800cffc:	4604      	mov	r4, r0
 800cffe:	2800      	cmp	r0, #0
 800d000:	d1e8      	bne.n	800cfd4 <pbuf_realloc+0x54>
 800d002:	4b09      	ldr	r3, [pc, #36]	; (800d028 <pbuf_realloc+0xa8>)
 800d004:	f240 12bd 	movw	r2, #445	; 0x1bd
 800d008:	4908      	ldr	r1, [pc, #32]	; (800d02c <pbuf_realloc+0xac>)
 800d00a:	4806      	ldr	r0, [pc, #24]	; (800d024 <pbuf_realloc+0xa4>)
 800d00c:	f006 fe4e 	bl	8013cac <iprintf>
  q->len = rem_len;
 800d010:	8164      	strh	r4, [r4, #10]
 800d012:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d014:	4b04      	ldr	r3, [pc, #16]	; (800d028 <pbuf_realloc+0xa8>)
 800d016:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800d01a:	4905      	ldr	r1, [pc, #20]	; (800d030 <pbuf_realloc+0xb0>)
 800d01c:	4801      	ldr	r0, [pc, #4]	; (800d024 <pbuf_realloc+0xa4>)
 800d01e:	f006 fe45 	bl	8013cac <iprintf>
 800d022:	e7b3      	b.n	800cf8c <pbuf_realloc+0xc>
 800d024:	08014afc 	.word	0x08014afc
 800d028:	08015210 	.word	0x08015210
 800d02c:	0801546c 	.word	0x0801546c
 800d030:	0801543c 	.word	0x0801543c
 800d034:	08015454 	.word	0x08015454

0800d038 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 800d038:	b138      	cbz	r0, 800d04a <pbuf_clen+0x12>
  len = 0;
 800d03a:	2300      	movs	r3, #0
    ++len;
 800d03c:	3301      	adds	r3, #1
    p = p->next;
 800d03e:	6800      	ldr	r0, [r0, #0]
    ++len;
 800d040:	b29b      	uxth	r3, r3
  while (p != NULL) {
 800d042:	2800      	cmp	r0, #0
 800d044:	d1fa      	bne.n	800d03c <pbuf_clen+0x4>
  }
  return len;
}
 800d046:	4618      	mov	r0, r3
 800d048:	4770      	bx	lr
  len = 0;
 800d04a:	4603      	mov	r3, r0
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	4770      	bx	lr

0800d050 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 800d050:	b1a0      	cbz	r0, 800d07c <pbuf_ref+0x2c>
{
 800d052:	b510      	push	{r4, lr}
 800d054:	4604      	mov	r4, r0
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d056:	f006 fa75 	bl	8013544 <sys_arch_protect>
 800d05a:	7ba3      	ldrb	r3, [r4, #14]
 800d05c:	3301      	adds	r3, #1
 800d05e:	73a3      	strb	r3, [r4, #14]
 800d060:	f006 fa7c 	bl	801355c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d064:	7ba3      	ldrb	r3, [r4, #14]
 800d066:	b103      	cbz	r3, 800d06a <pbuf_ref+0x1a>
  }
}
 800d068:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d06a:	4b05      	ldr	r3, [pc, #20]	; (800d080 <pbuf_ref+0x30>)
 800d06c:	f240 3242 	movw	r2, #834	; 0x342
 800d070:	4904      	ldr	r1, [pc, #16]	; (800d084 <pbuf_ref+0x34>)
 800d072:	4805      	ldr	r0, [pc, #20]	; (800d088 <pbuf_ref+0x38>)
}
 800d074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d078:	f006 be18 	b.w	8013cac <iprintf>
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	08015210 	.word	0x08015210
 800d084:	08015488 	.word	0x08015488
 800d088:	08014afc 	.word	0x08014afc

0800d08c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d08c:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d08e:	b338      	cbz	r0, 800d0e0 <pbuf_cat+0x54>
 800d090:	460d      	mov	r5, r1
 800d092:	b329      	cbz	r1, 800d0e0 <pbuf_cat+0x54>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d094:	6804      	ldr	r4, [r0, #0]
 800d096:	b90c      	cbnz	r4, 800d09c <pbuf_cat+0x10>
 800d098:	e02b      	b.n	800d0f2 <pbuf_cat+0x66>
 800d09a:	4614      	mov	r4, r2
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d09c:	8903      	ldrh	r3, [r0, #8]
 800d09e:	8929      	ldrh	r1, [r5, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d0a0:	6822      	ldr	r2, [r4, #0]
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d0a2:	440b      	add	r3, r1
 800d0a4:	8103      	strh	r3, [r0, #8]
 800d0a6:	4620      	mov	r0, r4
  for (p = h; p->next != NULL; p = p->next) {
 800d0a8:	2a00      	cmp	r2, #0
 800d0aa:	d1f6      	bne.n	800d09a <pbuf_cat+0xe>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d0ac:	8963      	ldrh	r3, [r4, #10]
 800d0ae:	8922      	ldrh	r2, [r4, #8]
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d010      	beq.n	800d0d6 <pbuf_cat+0x4a>
 800d0b4:	4b12      	ldr	r3, [pc, #72]	; (800d100 <pbuf_cat+0x74>)
 800d0b6:	f240 3262 	movw	r2, #866	; 0x362
 800d0ba:	4912      	ldr	r1, [pc, #72]	; (800d104 <pbuf_cat+0x78>)
 800d0bc:	4812      	ldr	r0, [pc, #72]	; (800d108 <pbuf_cat+0x7c>)
 800d0be:	f006 fdf5 	bl	8013cac <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d0c2:	6823      	ldr	r3, [r4, #0]
 800d0c4:	b133      	cbz	r3, 800d0d4 <pbuf_cat+0x48>
 800d0c6:	4b0e      	ldr	r3, [pc, #56]	; (800d100 <pbuf_cat+0x74>)
 800d0c8:	f240 3263 	movw	r2, #867	; 0x363
 800d0cc:	490f      	ldr	r1, [pc, #60]	; (800d10c <pbuf_cat+0x80>)
 800d0ce:	480e      	ldr	r0, [pc, #56]	; (800d108 <pbuf_cat+0x7c>)
 800d0d0:	f006 fdec 	bl	8013cac <iprintf>
 800d0d4:	8923      	ldrh	r3, [r4, #8]
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d0d6:	892a      	ldrh	r2, [r5, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d0d8:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d0da:	4413      	add	r3, r2
 800d0dc:	8123      	strh	r3, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d0de:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d0e0:	4b07      	ldr	r3, [pc, #28]	; (800d100 <pbuf_cat+0x74>)
 800d0e2:	f240 325a 	movw	r2, #858	; 0x35a
 800d0e6:	490a      	ldr	r1, [pc, #40]	; (800d110 <pbuf_cat+0x84>)
 800d0e8:	4807      	ldr	r0, [pc, #28]	; (800d108 <pbuf_cat+0x7c>)
}
 800d0ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d0ee:	f006 bddd 	b.w	8013cac <iprintf>
  for (p = h; p->next != NULL; p = p->next) {
 800d0f2:	4604      	mov	r4, r0
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d0f4:	8963      	ldrh	r3, [r4, #10]
 800d0f6:	8922      	ldrh	r2, [r4, #8]
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d1db      	bne.n	800d0b4 <pbuf_cat+0x28>
 800d0fc:	e7eb      	b.n	800d0d6 <pbuf_cat+0x4a>
 800d0fe:	bf00      	nop
 800d100:	08015210 	.word	0x08015210
 800d104:	080152b4 	.word	0x080152b4
 800d108:	08014afc 	.word	0x08014afc
 800d10c:	080152e4 	.word	0x080152e4
 800d110:	0801527c 	.word	0x0801527c

0800d114 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800d114:	b510      	push	{r4, lr}
 800d116:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 800d118:	f7ff ffb8 	bl	800d08c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800d11c:	4620      	mov	r0, r4
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800d11e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pbuf_ref(t);
 800d122:	f7ff bf95 	b.w	800d050 <pbuf_ref>
 800d126:	bf00      	nop

0800d128 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d128:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d12c:	2800      	cmp	r0, #0
 800d12e:	f000 808c 	beq.w	800d24a <pbuf_copy+0x122>
 800d132:	fab1 f681 	clz	r6, r1
 800d136:	460f      	mov	r7, r1
 800d138:	0976      	lsrs	r6, r6, #5
 800d13a:	2e00      	cmp	r6, #0
 800d13c:	f040 8085 	bne.w	800d24a <pbuf_copy+0x122>
 800d140:	8902      	ldrh	r2, [r0, #8]
 800d142:	4605      	mov	r5, r0
 800d144:	890b      	ldrh	r3, [r1, #8]
 800d146:	429a      	cmp	r2, r3
 800d148:	d37f      	bcc.n	800d24a <pbuf_copy+0x122>
 800d14a:	8943      	ldrh	r3, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 800d14c:	46b0      	mov	r8, r6
 800d14e:	894c      	ldrh	r4, [r1, #10]
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d150:	f8df a10c 	ldr.w	sl, [pc, #268]	; 800d260 <pbuf_copy+0x138>
 800d154:	f8df b120 	ldr.w	fp, [pc, #288]	; 800d278 <pbuf_copy+0x150>
 800d158:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800d268 <pbuf_copy+0x140>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d15c:	eba3 0308 	sub.w	r3, r3, r8
 800d160:	1ba4      	subs	r4, r4, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d162:	6868      	ldr	r0, [r5, #4]
 800d164:	429c      	cmp	r4, r3
 800d166:	6879      	ldr	r1, [r7, #4]
 800d168:	4440      	add	r0, r8
 800d16a:	bf28      	it	cs
 800d16c:	461c      	movcs	r4, r3
 800d16e:	4431      	add	r1, r6
 800d170:	4622      	mov	r2, r4
    offset_to += len;
 800d172:	44a0      	add	r8, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d174:	f006 fcdf 	bl	8013b36 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d178:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 800d17a:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d17c:	4598      	cmp	r8, r3
 800d17e:	d83d      	bhi.n	800d1fc <pbuf_copy+0xd4>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d180:	897b      	ldrh	r3, [r7, #10]
 800d182:	429e      	cmp	r6, r3
 800d184:	d831      	bhi.n	800d1ea <pbuf_copy+0xc2>
    if (offset_from >= p_from->len) {
 800d186:	429e      	cmp	r6, r3
 800d188:	d301      	bcc.n	800d18e <pbuf_copy+0x66>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
 800d18a:	683f      	ldr	r7, [r7, #0]
      offset_from = 0;
 800d18c:	2600      	movs	r6, #0
    }
    if (offset_to == p_to->len) {
 800d18e:	896b      	ldrh	r3, [r5, #10]
 800d190:	4598      	cmp	r8, r3
 800d192:	d011      	beq.n	800d1b8 <pbuf_copy+0x90>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d194:	2f00      	cmp	r7, #0
 800d196:	d03b      	beq.n	800d210 <pbuf_copy+0xe8>
 800d198:	897c      	ldrh	r4, [r7, #10]
 800d19a:	893b      	ldrh	r3, [r7, #8]
 800d19c:	429c      	cmp	r4, r3
 800d19e:	d016      	beq.n	800d1ce <pbuf_copy+0xa6>
 800d1a0:	896b      	ldrh	r3, [r5, #10]
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d1a2:	892a      	ldrh	r2, [r5, #8]
 800d1a4:	429a      	cmp	r2, r3
 800d1a6:	d1d9      	bne.n	800d15c <pbuf_copy+0x34>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d1a8:	682a      	ldr	r2, [r5, #0]
 800d1aa:	2a00      	cmp	r2, #0
 800d1ac:	d137      	bne.n	800d21e <pbuf_copy+0xf6>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d1ae:	2f00      	cmp	r7, #0
 800d1b0:	d1d4      	bne.n	800d15c <pbuf_copy+0x34>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d1b2:	2000      	movs	r0, #0
}
 800d1b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 800d1b8:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d1ba:	b90d      	cbnz	r5, 800d1c0 <pbuf_copy+0x98>
 800d1bc:	2f00      	cmp	r7, #0
 800d1be:	d139      	bne.n	800d234 <pbuf_copy+0x10c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d1c0:	b327      	cbz	r7, 800d20c <pbuf_copy+0xe4>
 800d1c2:	897c      	ldrh	r4, [r7, #10]
      offset_to = 0;
 800d1c4:	f04f 0800 	mov.w	r8, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d1c8:	893b      	ldrh	r3, [r7, #8]
 800d1ca:	429c      	cmp	r4, r3
 800d1cc:	d1e8      	bne.n	800d1a0 <pbuf_copy+0x78>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d0e5      	beq.n	800d1a0 <pbuf_copy+0x78>
 800d1d4:	4b22      	ldr	r3, [pc, #136]	; (800d260 <pbuf_copy+0x138>)
 800d1d6:	f240 32ea 	movw	r2, #1002	; 0x3ea
 800d1da:	4922      	ldr	r1, [pc, #136]	; (800d264 <pbuf_copy+0x13c>)
 800d1dc:	4822      	ldr	r0, [pc, #136]	; (800d268 <pbuf_copy+0x140>)
 800d1de:	f006 fd65 	bl	8013cac <iprintf>
 800d1e2:	f06f 0005 	mvn.w	r0, #5
}
 800d1e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d1ea:	4653      	mov	r3, sl
 800d1ec:	f240 32da 	movw	r2, #986	; 0x3da
 800d1f0:	491e      	ldr	r1, [pc, #120]	; (800d26c <pbuf_copy+0x144>)
 800d1f2:	4648      	mov	r0, r9
 800d1f4:	f006 fd5a 	bl	8013cac <iprintf>
 800d1f8:	897b      	ldrh	r3, [r7, #10]
 800d1fa:	e7c4      	b.n	800d186 <pbuf_copy+0x5e>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d1fc:	4653      	mov	r3, sl
 800d1fe:	f240 32d9 	movw	r2, #985	; 0x3d9
 800d202:	4659      	mov	r1, fp
 800d204:	4648      	mov	r0, r9
 800d206:	f006 fd51 	bl	8013cac <iprintf>
 800d20a:	e7b9      	b.n	800d180 <pbuf_copy+0x58>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d20c:	2d00      	cmp	r5, #0
 800d20e:	d0d0      	beq.n	800d1b2 <pbuf_copy+0x8a>
 800d210:	892a      	ldrh	r2, [r5, #8]
 800d212:	896b      	ldrh	r3, [r5, #10]
 800d214:	429a      	cmp	r2, r3
 800d216:	d1cc      	bne.n	800d1b2 <pbuf_copy+0x8a>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d218:	6828      	ldr	r0, [r5, #0]
 800d21a:	2800      	cmp	r0, #0
 800d21c:	d0ca      	beq.n	800d1b4 <pbuf_copy+0x8c>
 800d21e:	4b10      	ldr	r3, [pc, #64]	; (800d260 <pbuf_copy+0x138>)
 800d220:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800d224:	490f      	ldr	r1, [pc, #60]	; (800d264 <pbuf_copy+0x13c>)
 800d226:	4810      	ldr	r0, [pc, #64]	; (800d268 <pbuf_copy+0x140>)
 800d228:	f006 fd40 	bl	8013cac <iprintf>
 800d22c:	f06f 0005 	mvn.w	r0, #5
}
 800d230:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d234:	4b0a      	ldr	r3, [pc, #40]	; (800d260 <pbuf_copy+0x138>)
 800d236:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800d23a:	490d      	ldr	r1, [pc, #52]	; (800d270 <pbuf_copy+0x148>)
 800d23c:	480a      	ldr	r0, [pc, #40]	; (800d268 <pbuf_copy+0x140>)
 800d23e:	f006 fd35 	bl	8013cac <iprintf>
 800d242:	f06f 000f 	mvn.w	r0, #15
}
 800d246:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d24a:	4b05      	ldr	r3, [pc, #20]	; (800d260 <pbuf_copy+0x138>)
 800d24c:	f240 32ca 	movw	r2, #970	; 0x3ca
 800d250:	4908      	ldr	r1, [pc, #32]	; (800d274 <pbuf_copy+0x14c>)
 800d252:	4805      	ldr	r0, [pc, #20]	; (800d268 <pbuf_copy+0x140>)
 800d254:	f006 fd2a 	bl	8013cac <iprintf>
 800d258:	f06f 000f 	mvn.w	r0, #15
 800d25c:	e7aa      	b.n	800d1b4 <pbuf_copy+0x8c>
 800d25e:	bf00      	nop
 800d260:	08015210 	.word	0x08015210
 800d264:	0801537c 	.word	0x0801537c
 800d268:	08014afc 	.word	0x08014afc
 800d26c:	08015350 	.word	0x08015350
 800d270:	0801536c 	.word	0x0801536c
 800d274:	08015308 	.word	0x08015308
 800d278:	08015338 	.word	0x08015338

0800d27c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d280:	4605      	mov	r5, r0
 800d282:	b368      	cbz	r0, 800d2e0 <pbuf_copy_partial+0x64>
 800d284:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d286:	2900      	cmp	r1, #0
 800d288:	d035      	beq.n	800d2f6 <pbuf_copy_partial+0x7a>
 800d28a:	4690      	mov	r8, r2

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d28c:	2a00      	cmp	r2, #0
 800d28e:	d03d      	beq.n	800d30c <pbuf_copy_partial+0x90>
  u16_t left = 0;
 800d290:	2600      	movs	r6, #0
 800d292:	e009      	b.n	800d2a8 <pbuf_copy_partial+0x2c>
    if ((offset != 0) && (offset >= p->len)) {
 800d294:	429a      	cmp	r2, r3
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d296:	eba3 0102 	sub.w	r1, r3, r2
    if ((offset != 0) && (offset >= p->len)) {
 800d29a:	d809      	bhi.n	800d2b0 <pbuf_copy_partial+0x34>
      offset = (u16_t)(offset - p->len);
 800d29c:	b28b      	uxth	r3, r1
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d29e:	682d      	ldr	r5, [r5, #0]
 800d2a0:	f1b8 0f00 	cmp.w	r8, #0
 800d2a4:	d019      	beq.n	800d2da <pbuf_copy_partial+0x5e>
 800d2a6:	b1c5      	cbz	r5, 800d2da <pbuf_copy_partial+0x5e>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d2a8:	19b8      	adds	r0, r7, r6
 800d2aa:	896a      	ldrh	r2, [r5, #10]
    if ((offset != 0) && (offset >= p->len)) {
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d1f1      	bne.n	800d294 <pbuf_copy_partial+0x18>
      buf_copy_len = (u16_t)(p->len - offset);
 800d2b0:	1ad4      	subs	r4, r2, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d2b2:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 800d2b4:	b2a4      	uxth	r4, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d2b6:	4419      	add	r1, r3
 800d2b8:	4544      	cmp	r4, r8
 800d2ba:	bf28      	it	cs
 800d2bc:	4644      	movcs	r4, r8
 800d2be:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d2c0:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 800d2c2:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d2c6:	f006 fc36 	bl	8013b36 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d2ca:	b2b6      	uxth	r6, r6
      offset = 0;
 800d2cc:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 800d2ce:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d2d2:	682d      	ldr	r5, [r5, #0]
 800d2d4:	f1b8 0f00 	cmp.w	r8, #0
 800d2d8:	d1e5      	bne.n	800d2a6 <pbuf_copy_partial+0x2a>
    }
  }
  return copied_total;
}
 800d2da:	4630      	mov	r0, r6
 800d2dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d2e0:	4606      	mov	r6, r0
 800d2e2:	4b0c      	ldr	r3, [pc, #48]	; (800d314 <pbuf_copy_partial+0x98>)
 800d2e4:	f240 420a 	movw	r2, #1034	; 0x40a
 800d2e8:	490b      	ldr	r1, [pc, #44]	; (800d318 <pbuf_copy_partial+0x9c>)
 800d2ea:	480c      	ldr	r0, [pc, #48]	; (800d31c <pbuf_copy_partial+0xa0>)
 800d2ec:	f006 fcde 	bl	8013cac <iprintf>
}
 800d2f0:	4630      	mov	r0, r6
 800d2f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d2f6:	463e      	mov	r6, r7
 800d2f8:	4b06      	ldr	r3, [pc, #24]	; (800d314 <pbuf_copy_partial+0x98>)
 800d2fa:	f240 420b 	movw	r2, #1035	; 0x40b
 800d2fe:	4908      	ldr	r1, [pc, #32]	; (800d320 <pbuf_copy_partial+0xa4>)
 800d300:	4806      	ldr	r0, [pc, #24]	; (800d31c <pbuf_copy_partial+0xa0>)
 800d302:	f006 fcd3 	bl	8013cac <iprintf>
}
 800d306:	4630      	mov	r0, r6
 800d308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  u16_t left = 0;
 800d30c:	4616      	mov	r6, r2
}
 800d30e:	4630      	mov	r0, r6
 800d310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d314:	08015210 	.word	0x08015210
 800d318:	080153a8 	.word	0x080153a8
 800d31c:	08014afc 	.word	0x08014afc
 800d320:	080153c8 	.word	0x080153c8

0800d324 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800d324:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800d328:	2800      	cmp	r0, #0
 800d32a:	d04a      	beq.n	800d3c2 <pbuf_take+0x9e>
 800d32c:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800d32e:	2900      	cmp	r1, #0
 800d330:	d03d      	beq.n	800d3ae <pbuf_take+0x8a>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800d332:	8903      	ldrh	r3, [r0, #8]
 800d334:	4690      	mov	r8, r2
 800d336:	4604      	mov	r4, r0
 800d338:	4293      	cmp	r3, r2
 800d33a:	d32e      	bcc.n	800d39a <pbuf_take+0x76>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800d33c:	b352      	cbz	r2, 800d394 <pbuf_take+0x70>
 800d33e:	4615      	mov	r5, r2
  size_t copied_total = 0;
 800d340:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800d342:	f8df b098 	ldr.w	fp, [pc, #152]	; 800d3dc <pbuf_take+0xb8>
 800d346:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 800d3f0 <pbuf_take+0xcc>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 800d34a:	8963      	ldrh	r3, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800d34c:	19b9      	adds	r1, r7, r6
 800d34e:	6860      	ldr	r0, [r4, #4]
 800d350:	42ab      	cmp	r3, r5
 800d352:	bf28      	it	cs
 800d354:	462b      	movcs	r3, r5
 800d356:	4699      	mov	r9, r3
 800d358:	461a      	mov	r2, r3
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 800d35a:	441e      	add	r6, r3
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800d35c:	f006 fbeb 	bl	8013b36 <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 800d360:	ebb5 0509 	subs.w	r5, r5, r9
 800d364:	6824      	ldr	r4, [r4, #0]
 800d366:	d009      	beq.n	800d37c <pbuf_take+0x58>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800d368:	2c00      	cmp	r4, #0
 800d36a:	d1ee      	bne.n	800d34a <pbuf_take+0x26>
 800d36c:	465b      	mov	r3, fp
 800d36e:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800d372:	4651      	mov	r1, sl
 800d374:	4818      	ldr	r0, [pc, #96]	; (800d3d8 <pbuf_take+0xb4>)
 800d376:	f006 fc99 	bl	8013cac <iprintf>
 800d37a:	e7e6      	b.n	800d34a <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800d37c:	45b0      	cmp	r8, r6
 800d37e:	d009      	beq.n	800d394 <pbuf_take+0x70>
 800d380:	4b16      	ldr	r3, [pc, #88]	; (800d3dc <pbuf_take+0xb8>)
 800d382:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 800d386:	4916      	ldr	r1, [pc, #88]	; (800d3e0 <pbuf_take+0xbc>)
 800d388:	4813      	ldr	r0, [pc, #76]	; (800d3d8 <pbuf_take+0xb4>)
 800d38a:	f006 fc8f 	bl	8013cac <iprintf>
  return ERR_OK;
 800d38e:	4628      	mov	r0, r5
}
 800d390:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 800d394:	2000      	movs	r0, #0
}
 800d396:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800d39a:	4b10      	ldr	r3, [pc, #64]	; (800d3dc <pbuf_take+0xb8>)
 800d39c:	f240 42b5 	movw	r2, #1205	; 0x4b5
 800d3a0:	4910      	ldr	r1, [pc, #64]	; (800d3e4 <pbuf_take+0xc0>)
 800d3a2:	480d      	ldr	r0, [pc, #52]	; (800d3d8 <pbuf_take+0xb4>)
 800d3a4:	f006 fc82 	bl	8013cac <iprintf>
 800d3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ac:	e7f0      	b.n	800d390 <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800d3ae:	4b0b      	ldr	r3, [pc, #44]	; (800d3dc <pbuf_take+0xb8>)
 800d3b0:	f240 42b4 	movw	r2, #1204	; 0x4b4
 800d3b4:	490c      	ldr	r1, [pc, #48]	; (800d3e8 <pbuf_take+0xc4>)
 800d3b6:	4808      	ldr	r0, [pc, #32]	; (800d3d8 <pbuf_take+0xb4>)
 800d3b8:	f006 fc78 	bl	8013cac <iprintf>
 800d3bc:	f06f 000f 	mvn.w	r0, #15
 800d3c0:	e7e6      	b.n	800d390 <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800d3c2:	4b06      	ldr	r3, [pc, #24]	; (800d3dc <pbuf_take+0xb8>)
 800d3c4:	f240 42b3 	movw	r2, #1203	; 0x4b3
 800d3c8:	4908      	ldr	r1, [pc, #32]	; (800d3ec <pbuf_take+0xc8>)
 800d3ca:	4803      	ldr	r0, [pc, #12]	; (800d3d8 <pbuf_take+0xb4>)
 800d3cc:	f006 fc6e 	bl	8013cac <iprintf>
 800d3d0:	f06f 000f 	mvn.w	r0, #15
 800d3d4:	e7dc      	b.n	800d390 <pbuf_take+0x6c>
 800d3d6:	bf00      	nop
 800d3d8:	08014afc 	.word	0x08014afc
 800d3dc:	08015210 	.word	0x08015210
 800d3e0:	08015528 	.word	0x08015528
 800d3e4:	080154f0 	.word	0x080154f0
 800d3e8:	080154d4 	.word	0x080154d4
 800d3ec:	080154bc 	.word	0x080154bc
 800d3f0:	08015510 	.word	0x08015510

0800d3f4 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 800d3f4:	b380      	cbz	r0, 800d458 <pbuf_take_at+0x64>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 800d3f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3f8:	4604      	mov	r4, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 800d3fa:	8940      	ldrh	r0, [r0, #10]
 800d3fc:	460e      	mov	r6, r1
 800d3fe:	4615      	mov	r5, r2
 800d400:	4283      	cmp	r3, r0
 800d402:	d203      	bcs.n	800d40c <pbuf_take_at+0x18>
 800d404:	e00a      	b.n	800d41c <pbuf_take_at+0x28>
 800d406:	8960      	ldrh	r0, [r4, #10]
 800d408:	4298      	cmp	r0, r3
 800d40a:	d807      	bhi.n	800d41c <pbuf_take_at+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 800d40c:	1a1b      	subs	r3, r3, r0
    q = q->next;
 800d40e:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 800d410:	b29b      	uxth	r3, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 800d412:	2c00      	cmp	r4, #0
 800d414:	d1f7      	bne.n	800d406 <pbuf_take_at+0x12>
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
  }
  return ERR_MEM;
 800d416:	f04f 30ff 	mov.w	r0, #4294967295
}
 800d41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 800d41c:	8921      	ldrh	r1, [r4, #8]
 800d41e:	195a      	adds	r2, r3, r5
 800d420:	4291      	cmp	r1, r2
 800d422:	dbf8      	blt.n	800d416 <pbuf_take_at+0x22>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 800d424:	8962      	ldrh	r2, [r4, #10]
 800d426:	6860      	ldr	r0, [r4, #4]
 800d428:	1ad2      	subs	r2, r2, r3
 800d42a:	4418      	add	r0, r3
 800d42c:	42aa      	cmp	r2, r5
 800d42e:	da0d      	bge.n	800d44c <pbuf_take_at+0x58>
 800d430:	b297      	uxth	r7, r2
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800d432:	4631      	mov	r1, r6
 800d434:	463a      	mov	r2, r7
 800d436:	f006 fb7e 	bl	8013b36 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 800d43a:	1be8      	subs	r0, r5, r7
 800d43c:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 800d43e:	b14a      	cbz	r2, 800d454 <pbuf_take_at+0x60>
      return pbuf_take(q->next, src_ptr, remaining_len);
 800d440:	19f1      	adds	r1, r6, r7
 800d442:	6820      	ldr	r0, [r4, #0]
}
 800d444:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 800d448:	f7ff bf6c 	b.w	800d324 <pbuf_take>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800d44c:	462a      	mov	r2, r5
 800d44e:	4631      	mov	r1, r6
 800d450:	f006 fb71 	bl	8013b36 <memcpy>
    return ERR_OK;
 800d454:	2000      	movs	r0, #0
}
 800d456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return ERR_MEM;
 800d458:	f04f 30ff 	mov.w	r0, #4294967295
}
 800d45c:	4770      	bx	lr
 800d45e:	bf00      	nop

0800d460 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800d460:	b538      	push	{r3, r4, r5, lr}
 800d462:	4614      	mov	r4, r2
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800d464:	460a      	mov	r2, r1
 800d466:	8921      	ldrh	r1, [r4, #8]
 800d468:	f7ff fce6 	bl	800ce38 <pbuf_alloc>
  if (q == NULL) {
 800d46c:	4605      	mov	r5, r0
 800d46e:	b150      	cbz	r0, 800d486 <pbuf_clone+0x26>
    return NULL;
  }
  err = pbuf_copy(q, p);
 800d470:	4621      	mov	r1, r4
 800d472:	f7ff fe59 	bl	800d128 <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800d476:	b130      	cbz	r0, 800d486 <pbuf_clone+0x26>
 800d478:	4b04      	ldr	r3, [pc, #16]	; (800d48c <pbuf_clone+0x2c>)
 800d47a:	f240 5224 	movw	r2, #1316	; 0x524
 800d47e:	4904      	ldr	r1, [pc, #16]	; (800d490 <pbuf_clone+0x30>)
 800d480:	4804      	ldr	r0, [pc, #16]	; (800d494 <pbuf_clone+0x34>)
 800d482:	f006 fc13 	bl	8013cac <iprintf>
  return q;
}
 800d486:	4628      	mov	r0, r5
 800d488:	bd38      	pop	{r3, r4, r5, pc}
 800d48a:	bf00      	nop
 800d48c:	08015210 	.word	0x08015210
 800d490:	080152f4 	.word	0x080152f4
 800d494:	08014afc 	.word	0x08014afc

0800d498 <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 800d498:	b158      	cbz	r0, 800d4b2 <pbuf_put_at+0x1a>
 800d49a:	8943      	ldrh	r3, [r0, #10]
 800d49c:	4299      	cmp	r1, r3
 800d49e:	d203      	bcs.n	800d4a8 <pbuf_put_at+0x10>
 800d4a0:	e008      	b.n	800d4b4 <pbuf_put_at+0x1c>
 800d4a2:	8943      	ldrh	r3, [r0, #10]
 800d4a4:	428b      	cmp	r3, r1
 800d4a6:	d805      	bhi.n	800d4b4 <pbuf_put_at+0x1c>
    offset_left = (u16_t)(offset_left - q->len);
 800d4a8:	1ac9      	subs	r1, r1, r3
    q = q->next;
 800d4aa:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 800d4ac:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d1f7      	bne.n	800d4a2 <pbuf_put_at+0xa>

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
  }
}
 800d4b2:	4770      	bx	lr
    ((u8_t *)q->payload)[q_idx] = data;
 800d4b4:	6843      	ldr	r3, [r0, #4]
 800d4b6:	545a      	strb	r2, [r3, r1]
}
 800d4b8:	4770      	bx	lr
 800d4ba:	bf00      	nop

0800d4bc <stats_init>:
#ifdef LWIP_DEBUG
#if MEM_STATS
  lwip_stats.mem.name = "MEM";
#endif /* MEM_STATS */
#endif /* LWIP_DEBUG */
}
 800d4bc:	4770      	bx	lr
 800d4be:	bf00      	nop

0800d4c0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d4c0:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d4c2:	f006 fc0b 	bl	8013cdc <rand>
 800d4c6:	4b02      	ldr	r3, [pc, #8]	; (800d4d0 <tcp_init+0x10>)
 800d4c8:	4a02      	ldr	r2, [pc, #8]	; (800d4d4 <tcp_init+0x14>)
 800d4ca:	4303      	orrs	r3, r0
 800d4cc:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 800d4ce:	bd08      	pop	{r3, pc}
 800d4d0:	ffffc000 	.word	0xffffc000
 800d4d4:	2400013c 	.word	0x2400013c

0800d4d8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d4d8:	7d03      	ldrb	r3, [r0, #20]
 800d4da:	2b01      	cmp	r3, #1
{
 800d4dc:	b510      	push	{r4, lr}
 800d4de:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d4e0:	d005      	beq.n	800d4ee <tcp_free+0x16>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800d4e2:	4621      	mov	r1, r4
 800d4e4:	2001      	movs	r0, #1
}
 800d4e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800d4ea:	f7ff b94f 	b.w	800c78c <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d4ee:	4906      	ldr	r1, [pc, #24]	; (800d508 <tcp_free+0x30>)
 800d4f0:	22d4      	movs	r2, #212	; 0xd4
 800d4f2:	4b06      	ldr	r3, [pc, #24]	; (800d50c <tcp_free+0x34>)
 800d4f4:	4806      	ldr	r0, [pc, #24]	; (800d510 <tcp_free+0x38>)
 800d4f6:	f006 fbd9 	bl	8013cac <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800d4fa:	4621      	mov	r1, r4
 800d4fc:	2001      	movs	r0, #1
}
 800d4fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800d502:	f7ff b943 	b.w	800c78c <memp_free>
 800d506:	bf00      	nop
 800d508:	0801568c 	.word	0x0801568c
 800d50c:	0801565c 	.word	0x0801565c
 800d510:	08014afc 	.word	0x08014afc

0800d514 <tcp_backlog_accepted>:
 *
 * @param pcb the connection pcb which is now fully accepted (or closed/aborted)
 */
void
tcp_backlog_accepted(struct tcp_pcb *pcb)
{
 800d514:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d516:	4604      	mov	r4, r0
 800d518:	b160      	cbz	r0, 800d534 <tcp_backlog_accepted+0x20>
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb->flags & TF_BACKLOGPEND) != 0) {
 800d51a:	8b63      	ldrh	r3, [r4, #26]
 800d51c:	059a      	lsls	r2, r3, #22
 800d51e:	d508      	bpl.n	800d532 <tcp_backlog_accepted+0x1e>
    if (pcb->listener != NULL) {
 800d520:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800d522:	b132      	cbz	r2, 800d532 <tcp_backlog_accepted+0x1e>
      LWIP_ASSERT("accepts_pending != 0", pcb->listener->accepts_pending != 0);
 800d524:	7f51      	ldrb	r1, [r2, #29]
 800d526:	b169      	cbz	r1, 800d544 <tcp_backlog_accepted+0x30>
      pcb->listener->accepts_pending--;
 800d528:	3901      	subs	r1, #1
      tcp_clear_flags(pcb, TF_BACKLOGPEND);
 800d52a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
      pcb->listener->accepts_pending--;
 800d52e:	7751      	strb	r1, [r2, #29]
      tcp_clear_flags(pcb, TF_BACKLOGPEND);
 800d530:	8363      	strh	r3, [r4, #26]
    }
  }
}
 800d532:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d534:	4b09      	ldr	r3, [pc, #36]	; (800d55c <tcp_backlog_accepted+0x48>)
 800d536:	f240 123f 	movw	r2, #319	; 0x13f
 800d53a:	4909      	ldr	r1, [pc, #36]	; (800d560 <tcp_backlog_accepted+0x4c>)
 800d53c:	4809      	ldr	r0, [pc, #36]	; (800d564 <tcp_backlog_accepted+0x50>)
 800d53e:	f006 fbb5 	bl	8013cac <iprintf>
 800d542:	e7ea      	b.n	800d51a <tcp_backlog_accepted+0x6>
      LWIP_ASSERT("accepts_pending != 0", pcb->listener->accepts_pending != 0);
 800d544:	4b05      	ldr	r3, [pc, #20]	; (800d55c <tcp_backlog_accepted+0x48>)
 800d546:	f240 1243 	movw	r2, #323	; 0x143
 800d54a:	4907      	ldr	r1, [pc, #28]	; (800d568 <tcp_backlog_accepted+0x54>)
 800d54c:	4805      	ldr	r0, [pc, #20]	; (800d564 <tcp_backlog_accepted+0x50>)
 800d54e:	f006 fbad 	bl	8013cac <iprintf>
 800d552:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800d554:	8b63      	ldrh	r3, [r4, #26]
 800d556:	7f51      	ldrb	r1, [r2, #29]
 800d558:	e7e6      	b.n	800d528 <tcp_backlog_accepted+0x14>
 800d55a:	bf00      	nop
 800d55c:	0801565c 	.word	0x0801565c
 800d560:	08015590 	.word	0x08015590
 800d564:	08014afc 	.word	0x08014afc
 800d568:	0801559c 	.word	0x0801559c

0800d56c <tcp_close_shutdown_fin>:
  return ERR_OK;
}

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d56c:	b510      	push	{r4, lr}
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d56e:	4604      	mov	r4, r0
 800d570:	2800      	cmp	r0, #0
 800d572:	d040      	beq.n	800d5f6 <tcp_close_shutdown_fin+0x8a>

  switch (pcb->state) {
 800d574:	7d23      	ldrb	r3, [r4, #20]
 800d576:	2b04      	cmp	r3, #4
 800d578:	d01f      	beq.n	800d5ba <tcp_close_shutdown_fin+0x4e>
 800d57a:	2b07      	cmp	r3, #7
 800d57c:	d00f      	beq.n	800d59e <tcp_close_shutdown_fin+0x32>
 800d57e:	2b03      	cmp	r3, #3
 800d580:	d001      	beq.n	800d586 <tcp_close_shutdown_fin+0x1a>
        pcb->state = LAST_ACK;
      }
      break;
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d582:	2000      	movs	r0, #0
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
  }
  return err;
}
 800d584:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 800d586:	4620      	mov	r0, r4
 800d588:	f003 f812 	bl	80105b0 <tcp_send_fin>
      if (err == ERR_OK) {
 800d58c:	b338      	cbz	r0, 800d5de <tcp_close_shutdown_fin+0x72>
  } else if (err == ERR_MEM) {
 800d58e:	1c43      	adds	r3, r0, #1
 800d590:	d1f8      	bne.n	800d584 <tcp_close_shutdown_fin+0x18>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d592:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 800d594:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d596:	f043 0308 	orr.w	r3, r3, #8
 800d59a:	8363      	strh	r3, [r4, #26]
}
 800d59c:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f003 f806 	bl	80105b0 <tcp_send_fin>
      if (err == ERR_OK) {
 800d5a4:	2800      	cmp	r0, #0
 800d5a6:	d1f2      	bne.n	800d58e <tcp_close_shutdown_fin+0x22>
        MIB2_STATS_INC(mib2.tcpestabresets);
 800d5a8:	4a17      	ldr	r2, [pc, #92]	; (800d608 <tcp_close_shutdown_fin+0x9c>)
        pcb->state = LAST_ACK;
 800d5aa:	2109      	movs	r1, #9
        MIB2_STATS_INC(mib2.tcpestabresets);
 800d5ac:	f8d2 314c 	ldr.w	r3, [r2, #332]	; 0x14c
 800d5b0:	3301      	adds	r3, #1
 800d5b2:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
        pcb->state = LAST_ACK;
 800d5b6:	7521      	strb	r1, [r4, #20]
 800d5b8:	e00c      	b.n	800d5d4 <tcp_close_shutdown_fin+0x68>
      err = tcp_send_fin(pcb);
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f002 fff8 	bl	80105b0 <tcp_send_fin>
      if (err == ERR_OK) {
 800d5c0:	2800      	cmp	r0, #0
 800d5c2:	d1e4      	bne.n	800d58e <tcp_close_shutdown_fin+0x22>
        MIB2_STATS_INC(mib2.tcpestabresets);
 800d5c4:	4a10      	ldr	r2, [pc, #64]	; (800d608 <tcp_close_shutdown_fin+0x9c>)
        pcb->state = FIN_WAIT_1;
 800d5c6:	2105      	movs	r1, #5
        MIB2_STATS_INC(mib2.tcpestabresets);
 800d5c8:	f8d2 314c 	ldr.w	r3, [r2, #332]	; 0x14c
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
        pcb->state = FIN_WAIT_1;
 800d5d2:	7521      	strb	r1, [r4, #20]
    tcp_output(pcb);
 800d5d4:	4620      	mov	r0, r4
 800d5d6:	f003 f96b 	bl	80108b0 <tcp_output>
 800d5da:	2000      	movs	r0, #0
}
 800d5dc:	bd10      	pop	{r4, pc}
        tcp_backlog_accepted(pcb);
 800d5de:	4620      	mov	r0, r4
 800d5e0:	f7ff ff98 	bl	800d514 <tcp_backlog_accepted>
        MIB2_STATS_INC(mib2.tcpattemptfails);
 800d5e4:	4a08      	ldr	r2, [pc, #32]	; (800d608 <tcp_close_shutdown_fin+0x9c>)
        pcb->state = FIN_WAIT_1;
 800d5e6:	2105      	movs	r1, #5
        MIB2_STATS_INC(mib2.tcpattemptfails);
 800d5e8:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
        pcb->state = FIN_WAIT_1;
 800d5f2:	7521      	strb	r1, [r4, #20]
 800d5f4:	e7ee      	b.n	800d5d4 <tcp_close_shutdown_fin+0x68>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d5f6:	4b05      	ldr	r3, [pc, #20]	; (800d60c <tcp_close_shutdown_fin+0xa0>)
 800d5f8:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800d5fc:	4904      	ldr	r1, [pc, #16]	; (800d610 <tcp_close_shutdown_fin+0xa4>)
 800d5fe:	4805      	ldr	r0, [pc, #20]	; (800d614 <tcp_close_shutdown_fin+0xa8>)
 800d600:	f006 fb54 	bl	8013cac <iprintf>
 800d604:	e7b6      	b.n	800d574 <tcp_close_shutdown_fin+0x8>
 800d606:	bf00      	nop
 800d608:	2401bdf8 	.word	0x2401bdf8
 800d60c:	0801565c 	.word	0x0801565c
 800d610:	08015590 	.word	0x08015590
 800d614:	08014afc 	.word	0x08014afc

0800d618 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d618:	b570      	push	{r4, r5, r6, lr}
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d61a:	4604      	mov	r4, r0
 800d61c:	b1a8      	cbz	r0, 800d64a <tcp_update_rcv_ann_wnd+0x32>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d61e:	8d21      	ldrh	r1, [r4, #40]	; 0x28

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d620:	f640 3668 	movw	r6, #2920	; 0xb68
 800d624:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d626:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d628:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d62a:	1a88      	subs	r0, r1, r2
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d62c:	42b3      	cmp	r3, r6
 800d62e:	4428      	add	r0, r5
 800d630:	bf94      	ite	ls
 800d632:	1ac3      	subls	r3, r0, r3
 800d634:	1b83      	subhi	r3, r0, r6
 800d636:	2b00      	cmp	r3, #0
 800d638:	db01      	blt.n	800d63e <tcp_update_rcv_ann_wnd+0x26>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d63a:	8561      	strh	r1, [r4, #42]	; 0x2a
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
    }
    return 0;
  }
}
 800d63c:	bd70      	pop	{r4, r5, r6, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d63e:	1aab      	subs	r3, r5, r2
 800d640:	2b00      	cmp	r3, #0
 800d642:	dd0a      	ble.n	800d65a <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 800d644:	2000      	movs	r0, #0
 800d646:	8560      	strh	r0, [r4, #42]	; 0x2a
}
 800d648:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d64a:	4b0b      	ldr	r3, [pc, #44]	; (800d678 <tcp_update_rcv_ann_wnd+0x60>)
 800d64c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800d650:	490a      	ldr	r1, [pc, #40]	; (800d67c <tcp_update_rcv_ann_wnd+0x64>)
 800d652:	480b      	ldr	r0, [pc, #44]	; (800d680 <tcp_update_rcv_ann_wnd+0x68>)
 800d654:	f006 fb2a 	bl	8013cac <iprintf>
 800d658:	e7e1      	b.n	800d61e <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d65a:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d65c:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800d660:	d202      	bcs.n	800d668 <tcp_update_rcv_ann_wnd+0x50>
    return 0;
 800d662:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d664:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 800d666:	bd70      	pop	{r4, r5, r6, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d668:	4b03      	ldr	r3, [pc, #12]	; (800d678 <tcp_update_rcv_ann_wnd+0x60>)
 800d66a:	f240 32b6 	movw	r2, #950	; 0x3b6
 800d66e:	4905      	ldr	r1, [pc, #20]	; (800d684 <tcp_update_rcv_ann_wnd+0x6c>)
 800d670:	4803      	ldr	r0, [pc, #12]	; (800d680 <tcp_update_rcv_ann_wnd+0x68>)
 800d672:	f006 fb1b 	bl	8013cac <iprintf>
 800d676:	e7f4      	b.n	800d662 <tcp_update_rcv_ann_wnd+0x4a>
 800d678:	0801565c 	.word	0x0801565c
 800d67c:	08015a18 	.word	0x08015a18
 800d680:	08014afc 	.word	0x08014afc
 800d684:	08015a3c 	.word	0x08015a3c

0800d688 <tcp_recved>:
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d688:	b390      	cbz	r0, 800d6f0 <tcp_recved+0x68>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d68a:	7d03      	ldrb	r3, [r0, #20]
 800d68c:	2b01      	cmp	r3, #1
{
 800d68e:	b570      	push	{r4, r5, r6, lr}
 800d690:	4604      	mov	r4, r0
 800d692:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d694:	d024      	beq.n	800d6e0 <tcp_recved+0x58>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d696:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d698:	1959      	adds	r1, r3, r5
 800d69a:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d69c:	428b      	cmp	r3, r1
 800d69e:	d803      	bhi.n	800d6a8 <tcp_recved+0x20>
 800d6a0:	f241 63d0 	movw	r3, #5840	; 0x16d0
 800d6a4:	4299      	cmp	r1, r3
 800d6a6:	d90a      	bls.n	800d6be <tcp_recved+0x36>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d6a8:	f241 63d0 	movw	r3, #5840	; 0x16d0
  } else  {
    pcb->rcv_wnd = rcv_wnd;
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d6ac:	4620      	mov	r0, r4
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d6ae:	8523      	strh	r3, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d6b0:	f7ff ffb2 	bl	800d618 <tcp_update_rcv_ann_wnd>

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d6b4:	f240 53b3 	movw	r3, #1459	; 0x5b3
 800d6b8:	4298      	cmp	r0, r3
 800d6ba:	d808      	bhi.n	800d6ce <tcp_recved+0x46>
    tcp_output(pcb);
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d6bc:	bd70      	pop	{r4, r5, r6, pc}
    pcb->rcv_wnd = rcv_wnd;
 800d6be:	8521      	strh	r1, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d6c0:	4620      	mov	r0, r4
 800d6c2:	f7ff ffa9 	bl	800d618 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d6c6:	f240 53b3 	movw	r3, #1459	; 0x5b3
 800d6ca:	4298      	cmp	r0, r3
 800d6cc:	d9f6      	bls.n	800d6bc <tcp_recved+0x34>
    tcp_ack_now(pcb);
 800d6ce:	8b63      	ldrh	r3, [r4, #26]
    tcp_output(pcb);
 800d6d0:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800d6d2:	f043 0302 	orr.w	r3, r3, #2
 800d6d6:	8363      	strh	r3, [r4, #26]
}
 800d6d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 800d6dc:	f003 b8e8 	b.w	80108b0 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d6e0:	4b07      	ldr	r3, [pc, #28]	; (800d700 <tcp_recved+0x78>)
 800d6e2:	f240 32d3 	movw	r2, #979	; 0x3d3
 800d6e6:	4907      	ldr	r1, [pc, #28]	; (800d704 <tcp_recved+0x7c>)
 800d6e8:	4807      	ldr	r0, [pc, #28]	; (800d708 <tcp_recved+0x80>)
 800d6ea:	f006 fadf 	bl	8013cac <iprintf>
 800d6ee:	e7d2      	b.n	800d696 <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d6f0:	4b03      	ldr	r3, [pc, #12]	; (800d700 <tcp_recved+0x78>)
 800d6f2:	f240 32cf 	movw	r2, #975	; 0x3cf
 800d6f6:	4905      	ldr	r1, [pc, #20]	; (800d70c <tcp_recved+0x84>)
 800d6f8:	4803      	ldr	r0, [pc, #12]	; (800d708 <tcp_recved+0x80>)
 800d6fa:	f006 bad7 	b.w	8013cac <iprintf>
 800d6fe:	bf00      	nop
 800d700:	0801565c 	.word	0x0801565c
 800d704:	08015808 	.word	0x08015808
 800d708:	08014afc 	.word	0x08014afc
 800d70c:	080157f0 	.word	0x080157f0

0800d710 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 800d710:	b158      	cbz	r0, 800d72a <tcp_seg_free+0x1a>
{
 800d712:	b510      	push	{r4, lr}
 800d714:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 800d716:	6840      	ldr	r0, [r0, #4]
 800d718:	b108      	cbz	r0, 800d71e <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800d71a:	f7ff fb19 	bl	800cd50 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800d71e:	4621      	mov	r1, r4
 800d720:	2003      	movs	r0, #3
  }
}
 800d722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 800d726:	f7ff b831 	b.w	800c78c <memp_free>
 800d72a:	4770      	bx	lr

0800d72c <tcp_segs_free>:
  while (seg != NULL) {
 800d72c:	b138      	cbz	r0, 800d73e <tcp_segs_free+0x12>
{
 800d72e:	b510      	push	{r4, lr}
    struct tcp_seg *next = seg->next;
 800d730:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 800d732:	f7ff ffed 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800d736:	4620      	mov	r0, r4
 800d738:	2c00      	cmp	r4, #0
 800d73a:	d1f9      	bne.n	800d730 <tcp_segs_free+0x4>
}
 800d73c:	bd10      	pop	{r4, pc}
 800d73e:	4770      	bx	lr

0800d740 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800d740:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800d742:	4605      	mov	r5, r0
 800d744:	b188      	cbz	r0, 800d76a <tcp_seg_copy+0x2a>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800d746:	2003      	movs	r0, #3
 800d748:	f7fe ffec 	bl	800c724 <memp_malloc>
  if (cseg == NULL) {
 800d74c:	4604      	mov	r4, r0
 800d74e:	b150      	cbz	r0, 800d766 <tcp_seg_copy+0x26>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800d750:	6828      	ldr	r0, [r5, #0]
 800d752:	6869      	ldr	r1, [r5, #4]
 800d754:	68aa      	ldr	r2, [r5, #8]
 800d756:	68eb      	ldr	r3, [r5, #12]
 800d758:	6020      	str	r0, [r4, #0]
 800d75a:	6061      	str	r1, [r4, #4]
 800d75c:	60a2      	str	r2, [r4, #8]
 800d75e:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 800d760:	6860      	ldr	r0, [r4, #4]
 800d762:	f7ff fc75 	bl	800d050 <pbuf_ref>
  return cseg;
}
 800d766:	4620      	mov	r0, r4
 800d768:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800d76a:	4b04      	ldr	r3, [pc, #16]	; (800d77c <tcp_seg_copy+0x3c>)
 800d76c:	f240 6282 	movw	r2, #1666	; 0x682
 800d770:	4903      	ldr	r1, [pc, #12]	; (800d780 <tcp_seg_copy+0x40>)
 800d772:	4804      	ldr	r0, [pc, #16]	; (800d784 <tcp_seg_copy+0x44>)
 800d774:	f006 fa9a 	bl	8013cac <iprintf>
 800d778:	e7e5      	b.n	800d746 <tcp_seg_copy+0x6>
 800d77a:	bf00      	nop
 800d77c:	0801565c 	.word	0x0801565c
 800d780:	08015830 	.word	0x08015830
 800d784:	08014afc 	.word	0x08014afc

0800d788 <tcp_pcb_purge>:
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d788:	2800      	cmp	r0, #0
 800d78a:	d031      	beq.n	800d7f0 <tcp_pcb_purge+0x68>

  if (pcb->state != CLOSED &&
 800d78c:	7d03      	ldrb	r3, [r0, #20]
      pcb->state != TIME_WAIT &&
 800d78e:	2b0a      	cmp	r3, #10
{
 800d790:	b570      	push	{r4, r5, r6, lr}
 800d792:	4604      	mov	r4, r0
      pcb->state != TIME_WAIT &&
 800d794:	d001      	beq.n	800d79a <tcp_pcb_purge+0x12>
 800d796:	2b01      	cmp	r3, #1
 800d798:	d800      	bhi.n	800d79c <tcp_pcb_purge+0x14>
    pcb->unacked = pcb->unsent = NULL;
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
#endif /* TCP_OVERSIZE */
  }
}
 800d79a:	bd70      	pop	{r4, r5, r6, pc}
    tcp_backlog_accepted(pcb);
 800d79c:	f7ff feba 	bl	800d514 <tcp_backlog_accepted>
    if (pcb->refused_data != NULL) {
 800d7a0:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800d7a2:	b118      	cbz	r0, 800d7ac <tcp_pcb_purge+0x24>
      pbuf_free(pcb->refused_data);
 800d7a4:	f7ff fad4 	bl	800cd50 <pbuf_free>
      pcb->refused_data = NULL;
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	67a3      	str	r3, [r4, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 800d7ac:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800d7ae:	b130      	cbz	r0, 800d7be <tcp_pcb_purge+0x36>
    struct tcp_seg *next = seg->next;
 800d7b0:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 800d7b2:	f7ff ffad 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800d7b6:	4628      	mov	r0, r5
 800d7b8:	2d00      	cmp	r5, #0
 800d7ba:	d1f9      	bne.n	800d7b0 <tcp_pcb_purge+0x28>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 800d7bc:	6765      	str	r5, [r4, #116]	; 0x74
    pcb->rtime = -1;
 800d7be:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 800d7c2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    pcb->rtime = -1;
 800d7c4:	8623      	strh	r3, [r4, #48]	; 0x30
  while (seg != NULL) {
 800d7c6:	b128      	cbz	r0, 800d7d4 <tcp_pcb_purge+0x4c>
    struct tcp_seg *next = seg->next;
 800d7c8:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 800d7ca:	f7ff ffa1 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800d7ce:	4628      	mov	r0, r5
 800d7d0:	2d00      	cmp	r5, #0
 800d7d2:	d1f9      	bne.n	800d7c8 <tcp_pcb_purge+0x40>
    tcp_segs_free(pcb->unacked);
 800d7d4:	6f20      	ldr	r0, [r4, #112]	; 0x70
  while (seg != NULL) {
 800d7d6:	b128      	cbz	r0, 800d7e4 <tcp_pcb_purge+0x5c>
    struct tcp_seg *next = seg->next;
 800d7d8:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 800d7da:	f7ff ff99 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800d7de:	4628      	mov	r0, r5
 800d7e0:	2d00      	cmp	r5, #0
 800d7e2:	d1f9      	bne.n	800d7d8 <tcp_pcb_purge+0x50>
    pcb->unacked = pcb->unsent = NULL;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 800d7ea:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
}
 800d7ee:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d7f0:	4b03      	ldr	r3, [pc, #12]	; (800d800 <tcp_pcb_purge+0x78>)
 800d7f2:	f640 0251 	movw	r2, #2129	; 0x851
 800d7f6:	4903      	ldr	r1, [pc, #12]	; (800d804 <tcp_pcb_purge+0x7c>)
 800d7f8:	4803      	ldr	r0, [pc, #12]	; (800d808 <tcp_pcb_purge+0x80>)
 800d7fa:	f006 ba57 	b.w	8013cac <iprintf>
 800d7fe:	bf00      	nop
 800d800:	0801565c 	.word	0x0801565c
 800d804:	08015700 	.word	0x08015700
 800d808:	08014afc 	.word	0x08014afc

0800d80c <tcp_slowtmr>:
{
 800d80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 800d810:	4e9d      	ldr	r6, [pc, #628]	; (800da88 <tcp_slowtmr+0x27c>)
{
 800d812:	b085      	sub	sp, #20
  ++tcp_timer_ctr;
 800d814:	f8df 8298 	ldr.w	r8, [pc, #664]	; 800dab0 <tcp_slowtmr+0x2a4>
  ++tcp_ticks;
 800d818:	6832      	ldr	r2, [r6, #0]
  ++tcp_timer_ctr;
 800d81a:	f898 3000 	ldrb.w	r3, [r8]
  ++tcp_ticks;
 800d81e:	3201      	adds	r2, #1
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d820:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800dab4 <tcp_slowtmr+0x2a8>
  ++tcp_timer_ctr;
 800d824:	3301      	adds	r3, #1
  ++tcp_ticks;
 800d826:	6032      	str	r2, [r6, #0]
  ++tcp_timer_ctr;
 800d828:	f888 3000 	strb.w	r3, [r8]
  pcb = tcp_active_pcbs;
 800d82c:	4b97      	ldr	r3, [pc, #604]	; (800da8c <tcp_slowtmr+0x280>)
 800d82e:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 800d830:	2c00      	cmp	r4, #0
 800d832:	d07f      	beq.n	800d934 <tcp_slowtmr+0x128>
  prev = NULL;
 800d834:	2700      	movs	r7, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d836:	7d23      	ldrb	r3, [r4, #20]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	f000 80f6 	beq.w	800da2a <tcp_slowtmr+0x21e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d83e:	2b01      	cmp	r3, #1
 800d840:	f000 80fe 	beq.w	800da40 <tcp_slowtmr+0x234>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d844:	2b0a      	cmp	r3, #10
 800d846:	f000 8106 	beq.w	800da56 <tcp_slowtmr+0x24a>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d84a:	f898 2000 	ldrb.w	r2, [r8]
 800d84e:	7fa3      	ldrb	r3, [r4, #30]
 800d850:	4293      	cmp	r3, r2
 800d852:	f000 810d 	beq.w	800da70 <tcp_slowtmr+0x264>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d856:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 800d858:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d85a:	2b02      	cmp	r3, #2
 800d85c:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800d860:	f000 810c 	beq.w	800da7c <tcp_slowtmr+0x270>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d864:	2a0b      	cmp	r2, #11
 800d866:	f240 80c7 	bls.w	800d9f8 <tcp_slowtmr+0x1ec>
      ++pcb_remove;
 800d86a:	2501      	movs	r5, #1
    if (pcb->state == FIN_WAIT_2) {
 800d86c:	2b06      	cmp	r3, #6
 800d86e:	f000 80b6 	beq.w	800d9de <tcp_slowtmr+0x1d2>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d872:	f894 a009 	ldrb.w	sl, [r4, #9]
 800d876:	f01a 0a08 	ands.w	sl, sl, #8
 800d87a:	d01d      	beq.n	800d8b8 <tcp_slowtmr+0xac>
 800d87c:	2b04      	cmp	r3, #4
 800d87e:	d007      	beq.n	800d890 <tcp_slowtmr+0x84>
 800d880:	f1a3 0307 	sub.w	r3, r3, #7
 800d884:	fab3 f383 	clz	r3, r3
 800d888:	095b      	lsrs	r3, r3, #5
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	f000 80b1 	beq.w	800d9f2 <tcp_slowtmr+0x1e6>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d890:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800d894:	4a7e      	ldr	r2, [pc, #504]	; (800da90 <tcp_slowtmr+0x284>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d896:	6831      	ldr	r1, [r6, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d898:	e9d4 0c25 	ldrd	r0, ip, [r4, #148]	; 0x94
 800d89c:	fb03 030c 	mla	r3, r3, ip, r0
 800d8a0:	fba2 2303 	umull	r2, r3, r2, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d8a4:	6a22      	ldr	r2, [r4, #32]
 800d8a6:	1a8a      	subs	r2, r1, r2
 800d8a8:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800d8ac:	f240 8155 	bls.w	800db5a <tcp_slowtmr+0x34e>
        ++pcb_remove;
 800d8b0:	3501      	adds	r5, #1
        ++pcb_reset;
 800d8b2:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 800d8b6:	b2ed      	uxtb	r5, r5
    if (pcb->ooseq != NULL &&
 800d8b8:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800d8ba:	b148      	cbz	r0, 800d8d0 <tcp_slowtmr+0xc4>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d8bc:	6833      	ldr	r3, [r6, #0]
 800d8be:	6a22      	ldr	r2, [r4, #32]
 800d8c0:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 800d8c4:	1a9b      	subs	r3, r3, r2
 800d8c6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    if (pcb->ooseq != NULL &&
 800d8ca:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 800d8ce:	d252      	bcs.n	800d976 <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 800d8d0:	7d23      	ldrb	r3, [r4, #20]
 800d8d2:	2b03      	cmp	r3, #3
 800d8d4:	d05b      	beq.n	800d98e <tcp_slowtmr+0x182>
    if (pcb->state == LAST_ACK) {
 800d8d6:	2b09      	cmp	r3, #9
 800d8d8:	d15e      	bne.n	800d998 <tcp_slowtmr+0x18c>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d8da:	6833      	ldr	r3, [r6, #0]
 800d8dc:	6a22      	ldr	r2, [r4, #32]
 800d8de:	1a9b      	subs	r3, r3, r2
 800d8e0:	2bf0      	cmp	r3, #240	; 0xf0
 800d8e2:	d959      	bls.n	800d998 <tcp_slowtmr+0x18c>
      tcp_pcb_purge(pcb);
 800d8e4:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 800d8e6:	f8d4 b090 	ldr.w	fp, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 800d8ea:	f7ff ff4d 	bl	800d788 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d8ee:	4b67      	ldr	r3, [pc, #412]	; (800da8c <tcp_slowtmr+0x280>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 800d8f2:	2f00      	cmp	r7, #0
 800d8f4:	f000 8194 	beq.w	800dc20 <tcp_slowtmr+0x414>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d8f8:	42a3      	cmp	r3, r4
 800d8fa:	f000 81a7 	beq.w	800dc4c <tcp_slowtmr+0x440>
        prev->next = pcb->next;
 800d8fe:	68e3      	ldr	r3, [r4, #12]
 800d900:	60fb      	str	r3, [r7, #12]
      if (pcb_reset) {
 800d902:	f1ba 0f00 	cmp.w	sl, #0
 800d906:	f040 8154 	bne.w	800dbb2 <tcp_slowtmr+0x3a6>
      tcp_free(pcb2);
 800d90a:	4620      	mov	r0, r4
      tcp_active_pcbs_changed = 0;
 800d90c:	4d61      	ldr	r5, [pc, #388]	; (800da94 <tcp_slowtmr+0x288>)
      pcb = pcb->next;
 800d90e:	e9d4 4a03 	ldrd	r4, sl, [r4, #12]
      tcp_free(pcb2);
 800d912:	f7ff fde1 	bl	800d4d8 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800d916:	2300      	movs	r3, #0
 800d918:	702b      	strb	r3, [r5, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d91a:	f1bb 0f00 	cmp.w	fp, #0
 800d91e:	d007      	beq.n	800d930 <tcp_slowtmr+0x124>
 800d920:	4650      	mov	r0, sl
 800d922:	f06f 010c 	mvn.w	r1, #12
 800d926:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 800d928:	782b      	ldrb	r3, [r5, #0]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	f47f af7e 	bne.w	800d82c <tcp_slowtmr+0x20>
  while (pcb != NULL) {
 800d930:	2c00      	cmp	r4, #0
 800d932:	d180      	bne.n	800d836 <tcp_slowtmr+0x2a>
  pcb = tcp_tw_pcbs;
 800d934:	4f58      	ldr	r7, [pc, #352]	; (800da98 <tcp_slowtmr+0x28c>)
 800d936:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 800d938:	b1d4      	cbz	r4, 800d970 <tcp_slowtmr+0x164>
  prev = NULL;
 800d93a:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d93c:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800dab4 <tcp_slowtmr+0x2a8>
 800d940:	f8df a174 	ldr.w	sl, [pc, #372]	; 800dab8 <tcp_slowtmr+0x2ac>
 800d944:	f8df 8158 	ldr.w	r8, [pc, #344]	; 800daa0 <tcp_slowtmr+0x294>
 800d948:	7d23      	ldrb	r3, [r4, #20]
 800d94a:	2b0a      	cmp	r3, #10
 800d94c:	d006      	beq.n	800d95c <tcp_slowtmr+0x150>
 800d94e:	464b      	mov	r3, r9
 800d950:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800d954:	4651      	mov	r1, sl
 800d956:	4640      	mov	r0, r8
 800d958:	f006 f9a8 	bl	8013cac <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d95c:	6833      	ldr	r3, [r6, #0]
 800d95e:	6a22      	ldr	r2, [r4, #32]
 800d960:	1a9b      	subs	r3, r3, r2
 800d962:	2bf0      	cmp	r3, #240	; 0xf0
 800d964:	f200 8111 	bhi.w	800db8a <tcp_slowtmr+0x37e>
      pcb = pcb->next;
 800d968:	4625      	mov	r5, r4
 800d96a:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800d96c:	2c00      	cmp	r4, #0
 800d96e:	d1eb      	bne.n	800d948 <tcp_slowtmr+0x13c>
}
 800d970:	b005      	add	sp, #20
 800d972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    struct tcp_seg *next = seg->next;
 800d976:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 800d97a:	f7ff fec9 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800d97e:	4658      	mov	r0, fp
 800d980:	2800      	cmp	r0, #0
 800d982:	d1f8      	bne.n	800d976 <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 800d984:	7d23      	ldrb	r3, [r4, #20]
    pcb->ooseq = NULL;
 800d986:	f8c4 b074 	str.w	fp, [r4, #116]	; 0x74
    if (pcb->state == SYN_RCVD) {
 800d98a:	2b03      	cmp	r3, #3
 800d98c:	d1a3      	bne.n	800d8d6 <tcp_slowtmr+0xca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d98e:	6833      	ldr	r3, [r6, #0]
 800d990:	6a22      	ldr	r2, [r4, #32]
 800d992:	1a9b      	subs	r3, r3, r2
 800d994:	2b28      	cmp	r3, #40	; 0x28
 800d996:	d8a5      	bhi.n	800d8e4 <tcp_slowtmr+0xd8>
    if (pcb_remove) {
 800d998:	2d00      	cmp	r5, #0
 800d99a:	d1a3      	bne.n	800d8e4 <tcp_slowtmr+0xd8>
      ++prev->polltmr;
 800d99c:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d99e:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 800d9a0:	3301      	adds	r3, #1
      pcb = pcb->next;
 800d9a2:	f8d4 a00c 	ldr.w	sl, [r4, #12]
      ++prev->polltmr;
 800d9a6:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 800d9a8:	429a      	cmp	r2, r3
      ++prev->polltmr;
 800d9aa:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d9ac:	d811      	bhi.n	800d9d2 <tcp_slowtmr+0x1c6>
        tcp_active_pcbs_changed = 0;
 800d9ae:	4f39      	ldr	r7, [pc, #228]	; (800da94 <tcp_slowtmr+0x288>)
        TCP_EVENT_POLL(prev, err);
 800d9b0:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 800d9b4:	7725      	strb	r5, [r4, #28]
        tcp_active_pcbs_changed = 0;
 800d9b6:	703d      	strb	r5, [r7, #0]
        TCP_EVENT_POLL(prev, err);
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f000 8107 	beq.w	800dbcc <tcp_slowtmr+0x3c0>
 800d9be:	4621      	mov	r1, r4
 800d9c0:	6920      	ldr	r0, [r4, #16]
 800d9c2:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800d9c4:	783b      	ldrb	r3, [r7, #0]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	f47f af30 	bne.w	800d82c <tcp_slowtmr+0x20>
        if (err == ERR_OK) {
 800d9cc:	2800      	cmp	r0, #0
 800d9ce:	f000 80fd 	beq.w	800dbcc <tcp_slowtmr+0x3c0>
 800d9d2:	4627      	mov	r7, r4
      pcb = pcb->next;
 800d9d4:	4654      	mov	r4, sl
  while (pcb != NULL) {
 800d9d6:	2c00      	cmp	r4, #0
 800d9d8:	f47f af2d 	bne.w	800d836 <tcp_slowtmr+0x2a>
 800d9dc:	e7aa      	b.n	800d934 <tcp_slowtmr+0x128>
      if (pcb->flags & TF_RXCLOSED) {
 800d9de:	8b63      	ldrh	r3, [r4, #26]
 800d9e0:	06db      	lsls	r3, r3, #27
 800d9e2:	d506      	bpl.n	800d9f2 <tcp_slowtmr+0x1e6>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d9e4:	6833      	ldr	r3, [r6, #0]
 800d9e6:	6a22      	ldr	r2, [r4, #32]
 800d9e8:	1a9b      	subs	r3, r3, r2
 800d9ea:	2b28      	cmp	r3, #40	; 0x28
 800d9ec:	d901      	bls.n	800d9f2 <tcp_slowtmr+0x1e6>
          ++pcb_remove;
 800d9ee:	3501      	adds	r5, #1
 800d9f0:	b2ed      	uxtb	r5, r5
    pcb_reset = 0;
 800d9f2:	f04f 0a00 	mov.w	sl, #0
 800d9f6:	e75f      	b.n	800d8b8 <tcp_slowtmr+0xac>
      if (pcb->persist_backoff > 0) {
 800d9f8:	f894 50a1 	ldrb.w	r5, [r4, #161]	; 0xa1
 800d9fc:	2d00      	cmp	r5, #0
 800d9fe:	d05d      	beq.n	800dabc <tcp_slowtmr+0x2b0>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800da00:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800da02:	b133      	cbz	r3, 800da12 <tcp_slowtmr+0x206>
 800da04:	464b      	mov	r3, r9
 800da06:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800da0a:	4924      	ldr	r1, [pc, #144]	; (800da9c <tcp_slowtmr+0x290>)
 800da0c:	4824      	ldr	r0, [pc, #144]	; (800daa0 <tcp_slowtmr+0x294>)
 800da0e:	f006 f94d 	bl	8013cac <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800da12:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800da14:	2b00      	cmp	r3, #0
 800da16:	f000 812e 	beq.w	800dc76 <tcp_slowtmr+0x46a>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800da1a:	f894 30a2 	ldrb.w	r3, [r4, #162]	; 0xa2
 800da1e:	2b0b      	cmp	r3, #11
 800da20:	f240 80dd 	bls.w	800dbde <tcp_slowtmr+0x3d2>
 800da24:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 800da26:	2501      	movs	r5, #1
 800da28:	e720      	b.n	800d86c <tcp_slowtmr+0x60>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800da2a:	464b      	mov	r3, r9
 800da2c:	f240 42be 	movw	r2, #1214	; 0x4be
 800da30:	491c      	ldr	r1, [pc, #112]	; (800daa4 <tcp_slowtmr+0x298>)
 800da32:	481b      	ldr	r0, [pc, #108]	; (800daa0 <tcp_slowtmr+0x294>)
 800da34:	f006 f93a 	bl	8013cac <iprintf>
 800da38:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800da3a:	2b01      	cmp	r3, #1
 800da3c:	f47f af02 	bne.w	800d844 <tcp_slowtmr+0x38>
 800da40:	464b      	mov	r3, r9
 800da42:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800da46:	4918      	ldr	r1, [pc, #96]	; (800daa8 <tcp_slowtmr+0x29c>)
 800da48:	4815      	ldr	r0, [pc, #84]	; (800daa0 <tcp_slowtmr+0x294>)
 800da4a:	f006 f92f 	bl	8013cac <iprintf>
 800da4e:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800da50:	2b0a      	cmp	r3, #10
 800da52:	f47f aefa 	bne.w	800d84a <tcp_slowtmr+0x3e>
 800da56:	464b      	mov	r3, r9
 800da58:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800da5c:	4913      	ldr	r1, [pc, #76]	; (800daac <tcp_slowtmr+0x2a0>)
 800da5e:	4810      	ldr	r0, [pc, #64]	; (800daa0 <tcp_slowtmr+0x294>)
 800da60:	f006 f924 	bl	8013cac <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800da64:	f898 2000 	ldrb.w	r2, [r8]
 800da68:	7fa3      	ldrb	r3, [r4, #30]
 800da6a:	4293      	cmp	r3, r2
 800da6c:	f47f aef3 	bne.w	800d856 <tcp_slowtmr+0x4a>
      continue;
 800da70:	4627      	mov	r7, r4
      pcb = pcb->next;
 800da72:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800da74:	2c00      	cmp	r4, #0
 800da76:	f47f aede 	bne.w	800d836 <tcp_slowtmr+0x2a>
 800da7a:	e75b      	b.n	800d934 <tcp_slowtmr+0x128>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800da7c:	2a05      	cmp	r2, #5
 800da7e:	d9bb      	bls.n	800d9f8 <tcp_slowtmr+0x1ec>
    pcb_reset = 0;
 800da80:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 800da84:	2501      	movs	r5, #1
 800da86:	e717      	b.n	800d8b8 <tcp_slowtmr+0xac>
 800da88:	2401bfc0 	.word	0x2401bfc0
 800da8c:	2401bfbc 	.word	0x2401bfbc
 800da90:	10624dd3 	.word	0x10624dd3
 800da94:	2401bfb8 	.word	0x2401bfb8
 800da98:	2401bfcc 	.word	0x2401bfcc
 800da9c:	080158d4 	.word	0x080158d4
 800daa0:	08014afc 	.word	0x08014afc
 800daa4:	0801584c 	.word	0x0801584c
 800daa8:	08015878 	.word	0x08015878
 800daac:	080158a4 	.word	0x080158a4
 800dab0:	2401402a 	.word	0x2401402a
 800dab4:	0801565c 	.word	0x0801565c
 800dab8:	08015998 	.word	0x08015998
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800dabc:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 800dac0:	2a00      	cmp	r2, #0
 800dac2:	db06      	blt.n	800dad2 <tcp_slowtmr+0x2c6>
 800dac4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 800dac8:	428a      	cmp	r2, r1
 800daca:	d002      	beq.n	800dad2 <tcp_slowtmr+0x2c6>
          ++pcb->rtime;
 800dacc:	3201      	adds	r2, #1
 800dace:	b212      	sxth	r2, r2
 800dad0:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 800dad2:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 800dad6:	4291      	cmp	r1, r2
 800dad8:	f73f aec8 	bgt.w	800d86c <tcp_slowtmr+0x60>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800dadc:	4620      	mov	r0, r4
 800dade:	f002 fd9b 	bl	8010618 <tcp_rexmit_rto_prepare>
 800dae2:	2800      	cmp	r0, #0
 800dae4:	f040 80cf 	bne.w	800dc86 <tcp_slowtmr+0x47a>
 800dae8:	7d23      	ldrb	r3, [r4, #20]
            if (pcb->state != SYN_SENT) {
 800daea:	2b02      	cmp	r3, #2
 800daec:	d016      	beq.n	800db1c <tcp_slowtmr+0x310>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800daee:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800daf2:	f647 71ff 	movw	r1, #32767	; 0x7fff
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800daf6:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 800dcec <tcp_slowtmr+0x4e0>
 800dafa:	2a0c      	cmp	r2, #12
 800dafc:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 800db00:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 800db04:	bf28      	it	cs
 800db06:	220c      	movcs	r2, #12
 800db08:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 800db0c:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800db10:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800db12:	428b      	cmp	r3, r1
 800db14:	bfa8      	it	ge
 800db16:	460b      	movge	r3, r1
 800db18:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800db1c:	f8b4 0048 	ldrh.w	r0, [r4, #72]	; 0x48
            pcb->rtime = 0;
 800db20:	2200      	movs	r2, #0
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800db22:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800db26:	8e61      	ldrh	r1, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 800db28:	4283      	cmp	r3, r0
            pcb->rtime = 0;
 800db2a:	8622      	strh	r2, [r4, #48]	; 0x30
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800db2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
            pcb->cwnd = pcb->mss;
 800db30:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 800db34:	bf28      	it	cs
 800db36:	4603      	movcs	r3, r0
            tcp_rexmit_rto_commit(pcb);
 800db38:	4620      	mov	r0, r4
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800db3a:	b292      	uxth	r2, r2
            pcb->ssthresh = eff_wnd >> 1;
 800db3c:	085b      	lsrs	r3, r3, #1
 800db3e:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800db42:	4293      	cmp	r3, r2
            pcb->bytes_acked = 0;
 800db44:	f04f 0300 	mov.w	r3, #0
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800db48:	bf38      	it	cc
 800db4a:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
            pcb->bytes_acked = 0;
 800db4e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 800db52:	f003 f8a5 	bl	8010ca0 <tcp_rexmit_rto_commit>
 800db56:	7d23      	ldrb	r3, [r4, #20]
 800db58:	e688      	b.n	800d86c <tcp_slowtmr+0x60>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800db5a:	f894 30a3 	ldrb.w	r3, [r4, #163]	; 0xa3
                 / TCP_SLOW_INTERVAL) {
 800db5e:	495a      	ldr	r1, [pc, #360]	; (800dcc8 <tcp_slowtmr+0x4bc>)
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800db60:	fb0c 0303 	mla	r3, ip, r3, r0
                 / TCP_SLOW_INTERVAL) {
 800db64:	fba1 1303 	umull	r1, r3, r1, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800db68:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800db6c:	f67f af41 	bls.w	800d9f2 <tcp_slowtmr+0x1e6>
        err = tcp_keepalive(pcb);
 800db70:	4620      	mov	r0, r4
 800db72:	f003 f8cf 	bl	8010d14 <tcp_keepalive>
        if (err == ERR_OK) {
 800db76:	2800      	cmp	r0, #0
 800db78:	f47f af3b 	bne.w	800d9f2 <tcp_slowtmr+0x1e6>
          pcb->keep_cnt_sent++;
 800db7c:	f894 30a3 	ldrb.w	r3, [r4, #163]	; 0xa3
    pcb_reset = 0;
 800db80:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 800db82:	3301      	adds	r3, #1
 800db84:	f884 30a3 	strb.w	r3, [r4, #163]	; 0xa3
 800db88:	e696      	b.n	800d8b8 <tcp_slowtmr+0xac>
      tcp_pcb_purge(pcb);
 800db8a:	4620      	mov	r0, r4
 800db8c:	f7ff fdfc 	bl	800d788 <tcp_pcb_purge>
      if (prev != NULL) {
 800db90:	2d00      	cmp	r5, #0
 800db92:	d063      	beq.n	800dc5c <tcp_slowtmr+0x450>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	42a3      	cmp	r3, r4
 800db98:	f000 8086 	beq.w	800dca8 <tcp_slowtmr+0x49c>
        prev->next = pcb->next;
 800db9c:	68e3      	ldr	r3, [r4, #12]
 800db9e:	60eb      	str	r3, [r5, #12]
 800dba0:	68e3      	ldr	r3, [r4, #12]
      tcp_free(pcb2);
 800dba2:	4620      	mov	r0, r4
      pcb = pcb->next;
 800dba4:	461c      	mov	r4, r3
      tcp_free(pcb2);
 800dba6:	f7ff fc97 	bl	800d4d8 <tcp_free>
  while (pcb != NULL) {
 800dbaa:	2c00      	cmp	r4, #0
 800dbac:	f47f aecc 	bne.w	800d948 <tcp_slowtmr+0x13c>
 800dbb0:	e6de      	b.n	800d970 <tcp_slowtmr+0x164>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800dbb2:	8b25      	ldrh	r5, [r4, #24]
 800dbb4:	1d20      	adds	r0, r4, #4
 800dbb6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800dbb8:	4623      	mov	r3, r4
 800dbba:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800dbbc:	9502      	str	r5, [sp, #8]
 800dbbe:	8ae5      	ldrh	r5, [r4, #22]
 800dbc0:	9000      	str	r0, [sp, #0]
 800dbc2:	4620      	mov	r0, r4
 800dbc4:	9501      	str	r5, [sp, #4]
 800dbc6:	f002 fdef 	bl	80107a8 <tcp_rst>
 800dbca:	e69e      	b.n	800d90a <tcp_slowtmr+0xfe>
          tcp_output(prev);
 800dbcc:	4620      	mov	r0, r4
 800dbce:	4627      	mov	r7, r4
      pcb = pcb->next;
 800dbd0:	4654      	mov	r4, sl
          tcp_output(prev);
 800dbd2:	f002 fe6d 	bl	80108b0 <tcp_output>
  while (pcb != NULL) {
 800dbd6:	2c00      	cmp	r4, #0
 800dbd8:	f47f ae2d 	bne.w	800d836 <tcp_slowtmr+0x2a>
 800dbdc:	e6aa      	b.n	800d934 <tcp_slowtmr+0x128>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800dbde:	4a3b      	ldr	r2, [pc, #236]	; (800dccc <tcp_slowtmr+0x4c0>)
 800dbe0:	f894 10a1 	ldrb.w	r1, [r4, #161]	; 0xa1
          if (pcb->persist_cnt < backoff_cnt) {
 800dbe4:	f894 30a0 	ldrb.w	r3, [r4, #160]	; 0xa0
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800dbe8:	440a      	add	r2, r1
 800dbea:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 800dbee:	4293      	cmp	r3, r2
 800dbf0:	d323      	bcc.n	800dc3a <tcp_slowtmr+0x42e>
            if (pcb->snd_wnd == 0) {
 800dbf2:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 800dbf6:	2d00      	cmp	r5, #0
 800dbf8:	d04f      	beq.n	800dc9a <tcp_slowtmr+0x48e>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800dbfa:	4629      	mov	r1, r5
 800dbfc:	4620      	mov	r0, r4
 800dbfe:	f002 fb4d 	bl	801029c <tcp_split_unsent_seg>
 800dc02:	2800      	cmp	r0, #0
 800dc04:	d058      	beq.n	800dcb8 <tcp_slowtmr+0x4ac>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800dc06:	f894 20a1 	ldrb.w	r2, [r4, #161]	; 0xa1
              pcb->persist_cnt = 0;
 800dc0a:	2500      	movs	r5, #0
 800dc0c:	7d23      	ldrb	r3, [r4, #20]
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800dc0e:	2a06      	cmp	r2, #6
              pcb->persist_cnt = 0;
 800dc10:	f884 50a0 	strb.w	r5, [r4, #160]	; 0xa0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800dc14:	f63f ae2a 	bhi.w	800d86c <tcp_slowtmr+0x60>
                pcb->persist_backoff++;
 800dc18:	3201      	adds	r2, #1
 800dc1a:	f884 20a1 	strb.w	r2, [r4, #161]	; 0xa1
 800dc1e:	e625      	b.n	800d86c <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800dc20:	42a3      	cmp	r3, r4
 800dc22:	d006      	beq.n	800dc32 <tcp_slowtmr+0x426>
 800dc24:	464b      	mov	r3, r9
 800dc26:	f240 5271 	movw	r2, #1393	; 0x571
 800dc2a:	4929      	ldr	r1, [pc, #164]	; (800dcd0 <tcp_slowtmr+0x4c4>)
 800dc2c:	4829      	ldr	r0, [pc, #164]	; (800dcd4 <tcp_slowtmr+0x4c8>)
 800dc2e:	f006 f83d 	bl	8013cac <iprintf>
        tcp_active_pcbs = pcb->next;
 800dc32:	68e3      	ldr	r3, [r4, #12]
 800dc34:	4a28      	ldr	r2, [pc, #160]	; (800dcd8 <tcp_slowtmr+0x4cc>)
 800dc36:	6013      	str	r3, [r2, #0]
 800dc38:	e663      	b.n	800d902 <tcp_slowtmr+0xf6>
            pcb->persist_cnt++;
 800dc3a:	3301      	adds	r3, #1
 800dc3c:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 800dc3e:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 800dc40:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
          if (pcb->persist_cnt >= backoff_cnt) {
 800dc44:	d2d5      	bcs.n	800dbf2 <tcp_slowtmr+0x3e6>
 800dc46:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 800dc48:	2500      	movs	r5, #0
 800dc4a:	e60f      	b.n	800d86c <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800dc4c:	464b      	mov	r3, r9
 800dc4e:	f240 526d 	movw	r2, #1389	; 0x56d
 800dc52:	4922      	ldr	r1, [pc, #136]	; (800dcdc <tcp_slowtmr+0x4d0>)
 800dc54:	481f      	ldr	r0, [pc, #124]	; (800dcd4 <tcp_slowtmr+0x4c8>)
 800dc56:	f006 f829 	bl	8013cac <iprintf>
 800dc5a:	e650      	b.n	800d8fe <tcp_slowtmr+0xf2>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	42a3      	cmp	r3, r4
 800dc60:	d006      	beq.n	800dc70 <tcp_slowtmr+0x464>
 800dc62:	464b      	mov	r3, r9
 800dc64:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800dc68:	491d      	ldr	r1, [pc, #116]	; (800dce0 <tcp_slowtmr+0x4d4>)
 800dc6a:	4640      	mov	r0, r8
 800dc6c:	f006 f81e 	bl	8013cac <iprintf>
        tcp_tw_pcbs = pcb->next;
 800dc70:	68e3      	ldr	r3, [r4, #12]
 800dc72:	603b      	str	r3, [r7, #0]
 800dc74:	e795      	b.n	800dba2 <tcp_slowtmr+0x396>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800dc76:	464b      	mov	r3, r9
 800dc78:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800dc7c:	4919      	ldr	r1, [pc, #100]	; (800dce4 <tcp_slowtmr+0x4d8>)
 800dc7e:	4815      	ldr	r0, [pc, #84]	; (800dcd4 <tcp_slowtmr+0x4c8>)
 800dc80:	f006 f814 	bl	8013cac <iprintf>
 800dc84:	e6c9      	b.n	800da1a <tcp_slowtmr+0x20e>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800dc86:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800dc88:	7d23      	ldrb	r3, [r4, #20]
 800dc8a:	2a00      	cmp	r2, #0
 800dc8c:	f47f adee 	bne.w	800d86c <tcp_slowtmr+0x60>
 800dc90:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dc92:	2a00      	cmp	r2, #0
 800dc94:	f47f af29 	bne.w	800daea <tcp_slowtmr+0x2de>
 800dc98:	e5e8      	b.n	800d86c <tcp_slowtmr+0x60>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800dc9a:	4620      	mov	r0, r4
 800dc9c:	f003 f864 	bl	8010d68 <tcp_zero_window_probe>
 800dca0:	2800      	cmp	r0, #0
 800dca2:	d0b0      	beq.n	800dc06 <tcp_slowtmr+0x3fa>
 800dca4:	7d23      	ldrb	r3, [r4, #20]
 800dca6:	e5e1      	b.n	800d86c <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800dca8:	464b      	mov	r3, r9
 800dcaa:	f240 52af 	movw	r2, #1455	; 0x5af
 800dcae:	490e      	ldr	r1, [pc, #56]	; (800dce8 <tcp_slowtmr+0x4dc>)
 800dcb0:	4640      	mov	r0, r8
 800dcb2:	f005 fffb 	bl	8013cac <iprintf>
 800dcb6:	e771      	b.n	800db9c <tcp_slowtmr+0x390>
                if (tcp_output(pcb) == ERR_OK) {
 800dcb8:	4620      	mov	r0, r4
 800dcba:	f002 fdf9 	bl	80108b0 <tcp_output>
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	d1a1      	bne.n	800dc06 <tcp_slowtmr+0x3fa>
    pcb_remove = 0;
 800dcc2:	4605      	mov	r5, r0
 800dcc4:	e7ee      	b.n	800dca4 <tcp_slowtmr+0x498>
 800dcc6:	bf00      	nop
 800dcc8:	10624dd3 	.word	0x10624dd3
 800dccc:	080157a4 	.word	0x080157a4
 800dcd0:	0801596c 	.word	0x0801596c
 800dcd4:	08014afc 	.word	0x08014afc
 800dcd8:	2401bfbc 	.word	0x2401bfbc
 800dcdc:	08015940 	.word	0x08015940
 800dce0:	080159f0 	.word	0x080159f0
 800dce4:	08015908 	.word	0x08015908
 800dce8:	080159c8 	.word	0x080159c8
 800dcec:	080155b4 	.word	0x080155b4

0800dcf0 <tcp_pcb_remove>:
{
 800dcf0:	b538      	push	{r3, r4, r5, lr}
 800dcf2:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800dcf4:	460c      	mov	r4, r1
 800dcf6:	2900      	cmp	r1, #0
 800dcf8:	d04f      	beq.n	800dd9a <tcp_pcb_remove+0xaa>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800dcfa:	2d00      	cmp	r5, #0
 800dcfc:	d056      	beq.n	800ddac <tcp_pcb_remove+0xbc>
  TCP_RMV(pcblist, pcb);
 800dcfe:	682a      	ldr	r2, [r5, #0]
 800dd00:	42a2      	cmp	r2, r4
 800dd02:	d047      	beq.n	800dd94 <tcp_pcb_remove+0xa4>
 800dd04:	b14a      	cbz	r2, 800dd1a <tcp_pcb_remove+0x2a>
 800dd06:	68d3      	ldr	r3, [r2, #12]
 800dd08:	429c      	cmp	r4, r3
 800dd0a:	d03f      	beq.n	800dd8c <tcp_pcb_remove+0x9c>
 800dd0c:	b12b      	cbz	r3, 800dd1a <tcp_pcb_remove+0x2a>
 800dd0e:	68da      	ldr	r2, [r3, #12]
 800dd10:	42a2      	cmp	r2, r4
 800dd12:	d03c      	beq.n	800dd8e <tcp_pcb_remove+0x9e>
 800dd14:	4613      	mov	r3, r2
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d1f9      	bne.n	800dd0e <tcp_pcb_remove+0x1e>
 800dd1a:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 800dd1c:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 800dd1e:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800dd20:	f7ff fd32 	bl	800d788 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 800dd24:	7d23      	ldrb	r3, [r4, #20]
 800dd26:	2b0a      	cmp	r3, #10
 800dd28:	d02a      	beq.n	800dd80 <tcp_pcb_remove+0x90>
 800dd2a:	2b01      	cmp	r3, #1
 800dd2c:	d028      	beq.n	800dd80 <tcp_pcb_remove+0x90>
      (pcb->flags & TF_ACK_DELAY)) {
 800dd2e:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 800dd30:	07da      	lsls	r2, r3, #31
 800dd32:	d41e      	bmi.n	800dd72 <tcp_pcb_remove+0x82>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800dd34:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800dd36:	b133      	cbz	r3, 800dd46 <tcp_pcb_remove+0x56>
 800dd38:	4b20      	ldr	r3, [pc, #128]	; (800ddbc <tcp_pcb_remove+0xcc>)
 800dd3a:	f640 0293 	movw	r2, #2195	; 0x893
 800dd3e:	4920      	ldr	r1, [pc, #128]	; (800ddc0 <tcp_pcb_remove+0xd0>)
 800dd40:	4820      	ldr	r0, [pc, #128]	; (800ddc4 <tcp_pcb_remove+0xd4>)
 800dd42:	f005 ffb3 	bl	8013cac <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800dd46:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800dd48:	b133      	cbz	r3, 800dd58 <tcp_pcb_remove+0x68>
 800dd4a:	4b1c      	ldr	r3, [pc, #112]	; (800ddbc <tcp_pcb_remove+0xcc>)
 800dd4c:	f640 0294 	movw	r2, #2196	; 0x894
 800dd50:	491d      	ldr	r1, [pc, #116]	; (800ddc8 <tcp_pcb_remove+0xd8>)
 800dd52:	481c      	ldr	r0, [pc, #112]	; (800ddc4 <tcp_pcb_remove+0xd4>)
 800dd54:	f005 ffaa 	bl	8013cac <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800dd58:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800dd5a:	b133      	cbz	r3, 800dd6a <tcp_pcb_remove+0x7a>
 800dd5c:	4b17      	ldr	r3, [pc, #92]	; (800ddbc <tcp_pcb_remove+0xcc>)
 800dd5e:	f640 0296 	movw	r2, #2198	; 0x896
 800dd62:	491a      	ldr	r1, [pc, #104]	; (800ddcc <tcp_pcb_remove+0xdc>)
 800dd64:	4817      	ldr	r0, [pc, #92]	; (800ddc4 <tcp_pcb_remove+0xd4>)
 800dd66:	f005 ffa1 	bl	8013cac <iprintf>
  pcb->state = CLOSED;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 800dd6e:	82e3      	strh	r3, [r4, #22]
}
 800dd70:	bd38      	pop	{r3, r4, r5, pc}
    tcp_ack_now(pcb);
 800dd72:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 800dd76:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800dd78:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 800dd7a:	f002 fd99 	bl	80108b0 <tcp_output>
 800dd7e:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state != LISTEN) {
 800dd80:	2b01      	cmp	r3, #1
 800dd82:	d0f2      	beq.n	800dd6a <tcp_pcb_remove+0x7a>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800dd84:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d1d6      	bne.n	800dd38 <tcp_pcb_remove+0x48>
 800dd8a:	e7dc      	b.n	800dd46 <tcp_pcb_remove+0x56>
  TCP_RMV(pcblist, pcb);
 800dd8c:	4613      	mov	r3, r2
 800dd8e:	68e2      	ldr	r2, [r4, #12]
 800dd90:	60da      	str	r2, [r3, #12]
 800dd92:	e7c2      	b.n	800dd1a <tcp_pcb_remove+0x2a>
 800dd94:	68e3      	ldr	r3, [r4, #12]
 800dd96:	602b      	str	r3, [r5, #0]
 800dd98:	e7bf      	b.n	800dd1a <tcp_pcb_remove+0x2a>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800dd9a:	4b08      	ldr	r3, [pc, #32]	; (800ddbc <tcp_pcb_remove+0xcc>)
 800dd9c:	f640 0283 	movw	r2, #2179	; 0x883
 800dda0:	490b      	ldr	r1, [pc, #44]	; (800ddd0 <tcp_pcb_remove+0xe0>)
 800dda2:	4808      	ldr	r0, [pc, #32]	; (800ddc4 <tcp_pcb_remove+0xd4>)
 800dda4:	f005 ff82 	bl	8013cac <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800dda8:	2d00      	cmp	r5, #0
 800ddaa:	d1a8      	bne.n	800dcfe <tcp_pcb_remove+0xe>
 800ddac:	4b03      	ldr	r3, [pc, #12]	; (800ddbc <tcp_pcb_remove+0xcc>)
 800ddae:	f640 0284 	movw	r2, #2180	; 0x884
 800ddb2:	4908      	ldr	r1, [pc, #32]	; (800ddd4 <tcp_pcb_remove+0xe4>)
 800ddb4:	4803      	ldr	r0, [pc, #12]	; (800ddc4 <tcp_pcb_remove+0xd4>)
 800ddb6:	f005 ff79 	bl	8013cac <iprintf>
 800ddba:	e7a0      	b.n	800dcfe <tcp_pcb_remove+0xe>
 800ddbc:	0801565c 	.word	0x0801565c
 800ddc0:	08015758 	.word	0x08015758
 800ddc4:	08014afc 	.word	0x08014afc
 800ddc8:	08015770 	.word	0x08015770
 800ddcc:	0801578c 	.word	0x0801578c
 800ddd0:	0801571c 	.word	0x0801571c
 800ddd4:	08015738 	.word	0x08015738

0800ddd8 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	f000 8082 	beq.w	800dee2 <tcp_abandon+0x10a>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800ddde:	7d03      	ldrb	r3, [r0, #20]
 800dde0:	2b01      	cmp	r3, #1
{
 800dde2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dde6:	460d      	mov	r5, r1
 800dde8:	b085      	sub	sp, #20
 800ddea:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800ddec:	d065      	beq.n	800deba <tcp_abandon+0xe2>
  if (pcb->state == TIME_WAIT) {
 800ddee:	2b0a      	cmp	r3, #10
 800ddf0:	d06d      	beq.n	800dece <tcp_abandon+0xf6>
    seqno = pcb->snd_nxt;
 800ddf2:	f8d4 9050 	ldr.w	r9, [r4, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 800ddf6:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 800ddfa:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 800ddfe:	f8d4 8010 	ldr.w	r8, [r4, #16]
 800de02:	8ae7      	ldrh	r7, [r4, #22]
    if (pcb->state == CLOSED) {
 800de04:	b98b      	cbnz	r3, 800de2a <tcp_abandon+0x52>
      if (pcb->local_port != 0) {
 800de06:	2f00      	cmp	r7, #0
 800de08:	d042      	beq.n	800de90 <tcp_abandon+0xb8>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800de0a:	4b3d      	ldr	r3, [pc, #244]	; (800df00 <tcp_abandon+0x128>)
 800de0c:	681a      	ldr	r2, [r3, #0]
 800de0e:	42a2      	cmp	r2, r4
 800de10:	d04c      	beq.n	800deac <tcp_abandon+0xd4>
 800de12:	2a00      	cmp	r2, #0
 800de14:	d04c      	beq.n	800deb0 <tcp_abandon+0xd8>
 800de16:	68d3      	ldr	r3, [r2, #12]
 800de18:	429c      	cmp	r4, r3
 800de1a:	d069      	beq.n	800def0 <tcp_abandon+0x118>
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d047      	beq.n	800deb0 <tcp_abandon+0xd8>
 800de20:	68da      	ldr	r2, [r3, #12]
 800de22:	42a2      	cmp	r2, r4
 800de24:	d065      	beq.n	800def2 <tcp_abandon+0x11a>
 800de26:	4613      	mov	r3, r2
 800de28:	e7f8      	b.n	800de1c <tcp_abandon+0x44>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800de2a:	4621      	mov	r1, r4
 800de2c:	4835      	ldr	r0, [pc, #212]	; (800df04 <tcp_abandon+0x12c>)
 800de2e:	f7ff ff5f 	bl	800dcf0 <tcp_pcb_remove>
 800de32:	4b35      	ldr	r3, [pc, #212]	; (800df08 <tcp_abandon+0x130>)
 800de34:	2201      	movs	r2, #1
 800de36:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 800de38:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800de3a:	b130      	cbz	r0, 800de4a <tcp_abandon+0x72>
    struct tcp_seg *next = seg->next;
 800de3c:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 800de40:	f7ff fc66 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800de44:	4658      	mov	r0, fp
 800de46:	2800      	cmp	r0, #0
 800de48:	d1f8      	bne.n	800de3c <tcp_abandon+0x64>
    if (pcb->unsent != NULL) {
 800de4a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800de4c:	b130      	cbz	r0, 800de5c <tcp_abandon+0x84>
    struct tcp_seg *next = seg->next;
 800de4e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 800de52:	f7ff fc5d 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800de56:	4658      	mov	r0, fp
 800de58:	2800      	cmp	r0, #0
 800de5a:	d1f8      	bne.n	800de4e <tcp_abandon+0x76>
    if (pcb->ooseq != NULL) {
 800de5c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800de5e:	b130      	cbz	r0, 800de6e <tcp_abandon+0x96>
    struct tcp_seg *next = seg->next;
 800de60:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 800de64:	f7ff fc54 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800de68:	4658      	mov	r0, fp
 800de6a:	2800      	cmp	r0, #0
 800de6c:	d1f8      	bne.n	800de60 <tcp_abandon+0x88>
    tcp_backlog_accepted(pcb);
 800de6e:	4620      	mov	r0, r4
 800de70:	f7ff fb50 	bl	800d514 <tcp_backlog_accepted>
    if (send_rst) {
 800de74:	b975      	cbnz	r5, 800de94 <tcp_abandon+0xbc>
    tcp_free(pcb);
 800de76:	4620      	mov	r0, r4
 800de78:	f7ff fb2e 	bl	800d4d8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800de7c:	2e00      	cmp	r6, #0
 800de7e:	d03b      	beq.n	800def8 <tcp_abandon+0x120>
 800de80:	4640      	mov	r0, r8
 800de82:	f06f 010c 	mvn.w	r1, #12
 800de86:	4633      	mov	r3, r6
}
 800de88:	b005      	add	sp, #20
 800de8a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800de8e:	4718      	bx	r3
    int send_rst = 0;
 800de90:	461d      	mov	r5, r3
 800de92:	e7d1      	b.n	800de38 <tcp_abandon+0x60>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800de94:	8b23      	ldrh	r3, [r4, #24]
 800de96:	1d25      	adds	r5, r4, #4
 800de98:	4652      	mov	r2, sl
 800de9a:	4649      	mov	r1, r9
 800de9c:	9302      	str	r3, [sp, #8]
 800de9e:	4620      	mov	r0, r4
 800dea0:	4623      	mov	r3, r4
 800dea2:	9701      	str	r7, [sp, #4]
 800dea4:	9500      	str	r5, [sp, #0]
 800dea6:	f002 fc7f 	bl	80107a8 <tcp_rst>
 800deaa:	e7e4      	b.n	800de76 <tcp_abandon+0x9e>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800deac:	68e2      	ldr	r2, [r4, #12]
 800deae:	601a      	str	r2, [r3, #0]
 800deb0:	2300      	movs	r3, #0
    u16_t local_port = 0;
 800deb2:	461f      	mov	r7, r3
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800deb4:	60e3      	str	r3, [r4, #12]
    int send_rst = 0;
 800deb6:	461d      	mov	r5, r3
 800deb8:	e7be      	b.n	800de38 <tcp_abandon+0x60>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800deba:	4b14      	ldr	r3, [pc, #80]	; (800df0c <tcp_abandon+0x134>)
 800debc:	f240 2241 	movw	r2, #577	; 0x241
 800dec0:	4913      	ldr	r1, [pc, #76]	; (800df10 <tcp_abandon+0x138>)
 800dec2:	4814      	ldr	r0, [pc, #80]	; (800df14 <tcp_abandon+0x13c>)
 800dec4:	f005 fef2 	bl	8013cac <iprintf>
 800dec8:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state == TIME_WAIT) {
 800deca:	2b0a      	cmp	r3, #10
 800decc:	d191      	bne.n	800ddf2 <tcp_abandon+0x1a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800dece:	4621      	mov	r1, r4
 800ded0:	4811      	ldr	r0, [pc, #68]	; (800df18 <tcp_abandon+0x140>)
 800ded2:	f7ff ff0d 	bl	800dcf0 <tcp_pcb_remove>
    tcp_free(pcb);
 800ded6:	4620      	mov	r0, r4
}
 800ded8:	b005      	add	sp, #20
 800deda:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tcp_free(pcb);
 800dede:	f7ff bafb 	b.w	800d4d8 <tcp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800dee2:	4b0a      	ldr	r3, [pc, #40]	; (800df0c <tcp_abandon+0x134>)
 800dee4:	f240 223d 	movw	r2, #573	; 0x23d
 800dee8:	490c      	ldr	r1, [pc, #48]	; (800df1c <tcp_abandon+0x144>)
 800deea:	480a      	ldr	r0, [pc, #40]	; (800df14 <tcp_abandon+0x13c>)
 800deec:	f005 bede 	b.w	8013cac <iprintf>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800def0:	4613      	mov	r3, r2
 800def2:	68e2      	ldr	r2, [r4, #12]
 800def4:	60da      	str	r2, [r3, #12]
 800def6:	e7db      	b.n	800deb0 <tcp_abandon+0xd8>
}
 800def8:	b005      	add	sp, #20
 800defa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800defe:	bf00      	nop
 800df00:	2401bfc8 	.word	0x2401bfc8
 800df04:	2401bfbc 	.word	0x2401bfbc
 800df08:	2401bfb8 	.word	0x2401bfb8
 800df0c:	0801565c 	.word	0x0801565c
 800df10:	0801555c 	.word	0x0801555c
 800df14:	08014afc 	.word	0x08014afc
 800df18:	2401bfcc 	.word	0x2401bfcc
 800df1c:	08015540 	.word	0x08015540

0800df20 <tcp_abort>:
  tcp_abandon(pcb, 1);
 800df20:	2101      	movs	r1, #1
 800df22:	f7ff bf59 	b.w	800ddd8 <tcp_abandon>
 800df26:	bf00      	nop

0800df28 <tcp_netif_ip_addr_changed_pcblist>:
{
 800df28:	b570      	push	{r4, r5, r6, lr}
 800df2a:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800df2c:	4606      	mov	r6, r0
 800df2e:	b178      	cbz	r0, 800df50 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 800df30:	b13c      	cbz	r4, 800df42 <tcp_netif_ip_addr_changed_pcblist+0x1a>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800df32:	6822      	ldr	r2, [r4, #0]
 800df34:	6833      	ldr	r3, [r6, #0]
 800df36:	68e5      	ldr	r5, [r4, #12]
 800df38:	429a      	cmp	r2, r3
 800df3a:	d003      	beq.n	800df44 <tcp_netif_ip_addr_changed_pcblist+0x1c>
  while (pcb != NULL) {
 800df3c:	462c      	mov	r4, r5
 800df3e:	2c00      	cmp	r4, #0
 800df40:	d1f7      	bne.n	800df32 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 800df42:	bd70      	pop	{r4, r5, r6, pc}
  tcp_abandon(pcb, 1);
 800df44:	4620      	mov	r0, r4
 800df46:	2101      	movs	r1, #1
 800df48:	f7ff ff46 	bl	800ddd8 <tcp_abandon>
  while (pcb != NULL) {
 800df4c:	462c      	mov	r4, r5
 800df4e:	e7f6      	b.n	800df3e <tcp_netif_ip_addr_changed_pcblist+0x16>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800df50:	4b03      	ldr	r3, [pc, #12]	; (800df60 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 800df52:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800df56:	4903      	ldr	r1, [pc, #12]	; (800df64 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 800df58:	4803      	ldr	r0, [pc, #12]	; (800df68 <tcp_netif_ip_addr_changed_pcblist+0x40>)
 800df5a:	f005 fea7 	bl	8013cac <iprintf>
 800df5e:	e7e7      	b.n	800df30 <tcp_netif_ip_addr_changed_pcblist+0x8>
 800df60:	0801565c 	.word	0x0801565c
 800df64:	080156a0 	.word	0x080156a0
 800df68:	08014afc 	.word	0x08014afc

0800df6c <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df6c:	4b0f      	ldr	r3, [pc, #60]	; (800dfac <tcp_kill_state+0x40>)
 800df6e:	6819      	ldr	r1, [r3, #0]
 800df70:	b1d1      	cbz	r1, 800dfa8 <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800df72:	4b0f      	ldr	r3, [pc, #60]	; (800dfb0 <tcp_kill_state+0x44>)
  inactivity = 0;
 800df74:	2200      	movs	r2, #0
{
 800df76:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800df78:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 800df7a:	4614      	mov	r4, r2
 800df7c:	e001      	b.n	800df82 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df7e:	68c9      	ldr	r1, [r1, #12]
 800df80:	b159      	cbz	r1, 800df9a <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 800df82:	7d0b      	ldrb	r3, [r1, #20]
 800df84:	4283      	cmp	r3, r0
 800df86:	d1fa      	bne.n	800df7e <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800df88:	6a0b      	ldr	r3, [r1, #32]
 800df8a:	1aeb      	subs	r3, r5, r3
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d3f6      	bcc.n	800df7e <tcp_kill_state+0x12>
 800df90:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df92:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800df94:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df96:	2900      	cmp	r1, #0
 800df98:	d1f3      	bne.n	800df82 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 800df9a:	b11c      	cbz	r4, 800dfa4 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 800df9c:	4620      	mov	r0, r4
}
 800df9e:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 800dfa0:	f7ff bf1a 	b.w	800ddd8 <tcp_abandon>
}
 800dfa4:	bc30      	pop	{r4, r5}
 800dfa6:	4770      	bx	lr
 800dfa8:	4770      	bx	lr
 800dfaa:	bf00      	nop
 800dfac:	2401bfbc 	.word	0x2401bfbc
 800dfb0:	2401bfc0 	.word	0x2401bfc0

0800dfb4 <tcp_alloc>:
{
 800dfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfb6:	4604      	mov	r4, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800dfb8:	2001      	movs	r0, #1
 800dfba:	f7fe fbb3 	bl	800c724 <memp_malloc>
  if (pcb == NULL) {
 800dfbe:	b360      	cbz	r0, 800e01a <tcp_alloc+0x66>
 800dfc0:	4603      	mov	r3, r0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800dfc2:	22a4      	movs	r2, #164	; 0xa4
 800dfc4:	2100      	movs	r1, #0
 800dfc6:	4618      	mov	r0, r3
    pcb->ttl = TCP_TTL;
 800dfc8:	26ff      	movs	r6, #255	; 0xff
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800dfca:	f005 fdbf 	bl	8013b4c <memset>
    pcb->snd_buf = TCP_SND_BUF;
 800dfce:	f640 3168 	movw	r1, #2920	; 0xb68
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800dfd2:	4603      	mov	r3, r0
    pcb->last_timer = tcp_timer_ctr;
 800dfd4:	4a53      	ldr	r2, [pc, #332]	; (800e124 <tcp_alloc+0x170>)
    pcb->tmr = tcp_ticks;
 800dfd6:	4854      	ldr	r0, [pc, #336]	; (800e128 <tcp_alloc+0x174>)
    pcb->cwnd = 1;
 800dfd8:	2501      	movs	r5, #1
    pcb->last_timer = tcp_timer_ctr;
 800dfda:	7817      	ldrb	r7, [r2, #0]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800dfdc:	2206      	movs	r2, #6
    pcb->tmr = tcp_ticks;
 800dfde:	6800      	ldr	r0, [r0, #0]
    pcb->snd_buf = TCP_SND_BUF;
 800dfe0:	f8a3 1064 	strh.w	r1, [r3, #100]	; 0x64
    pcb->ssthresh = TCP_SND_BUF;
 800dfe4:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800dfe8:	4950      	ldr	r1, [pc, #320]	; (800e12c <tcp_alloc+0x178>)
    pcb->prio = prio;
 800dfea:	755c      	strb	r4, [r3, #21]
    pcb->tmr = tcp_ticks;
 800dfec:	6218      	str	r0, [r3, #32]
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
 800dfee:	2009      	movs	r0, #9
    pcb->ttl = TCP_TTL;
 800dff0:	72de      	strb	r6, [r3, #11]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800dff2:	6299      	str	r1, [r3, #40]	; 0x28
    pcb->rtime = -1;
 800dff4:	4e4e      	ldr	r6, [pc, #312]	; (800e130 <tcp_alloc+0x17c>)
    pcb->recv = tcp_recv_null;
 800dff6:	4c4f      	ldr	r4, [pc, #316]	; (800e134 <tcp_alloc+0x180>)
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800dff8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800dffc:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800dffe:	494e      	ldr	r1, [pc, #312]	; (800e138 <tcp_alloc+0x184>)
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
 800e000:	4a4e      	ldr	r2, [pc, #312]	; (800e13c <tcp_alloc+0x188>)
    pcb->last_timer = tcp_timer_ctr;
 800e002:	779f      	strb	r7, [r3, #30]
    pcb->rtime = -1;
 800e004:	631e      	str	r6, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800e006:	f8a3 5048 	strh.w	r5, [r3, #72]	; 0x48
    pcb->recv = tcp_recv_null;
 800e00a:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
 800e00e:	f8c3 009c 	str.w	r0, [r3, #156]	; 0x9c
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
 800e012:	e9c3 1225 	strd	r1, r2, [r3, #148]	; 0x94
}
 800e016:	4618      	mov	r0, r3
 800e018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800e01a:	4d49      	ldr	r5, [pc, #292]	; (800e140 <tcp_alloc+0x18c>)
 800e01c:	682b      	ldr	r3, [r5, #0]
  while (pcb != NULL) {
 800e01e:	b913      	cbnz	r3, 800e026 <tcp_alloc+0x72>
 800e020:	e00e      	b.n	800e040 <tcp_alloc+0x8c>
 800e022:	4633      	mov	r3, r6
 800e024:	b166      	cbz	r6, 800e040 <tcp_alloc+0x8c>
    if (pcb->flags & TF_CLOSEPEND) {
 800e026:	8b5a      	ldrh	r2, [r3, #26]
    struct tcp_pcb *next = pcb->next;
 800e028:	68de      	ldr	r6, [r3, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 800e02a:	0711      	lsls	r1, r2, #28
 800e02c:	d5f9      	bpl.n	800e022 <tcp_alloc+0x6e>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e02e:	f022 0208 	bic.w	r2, r2, #8
      tcp_close_shutdown_fin(pcb);
 800e032:	4618      	mov	r0, r3
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e034:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800e036:	f7ff fa99 	bl	800d56c <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 800e03a:	4633      	mov	r3, r6
 800e03c:	2e00      	cmp	r6, #0
 800e03e:	d1f2      	bne.n	800e026 <tcp_alloc+0x72>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e040:	4b40      	ldr	r3, [pc, #256]	; (800e144 <tcp_alloc+0x190>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	b193      	cbz	r3, 800e06c <tcp_alloc+0xb8>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e046:	4a38      	ldr	r2, [pc, #224]	; (800e128 <tcp_alloc+0x174>)
 800e048:	4618      	mov	r0, r3
 800e04a:	6a19      	ldr	r1, [r3, #32]
 800e04c:	6816      	ldr	r6, [r2, #0]
 800e04e:	1a71      	subs	r1, r6, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e050:	68db      	ldr	r3, [r3, #12]
 800e052:	b143      	cbz	r3, 800e066 <tcp_alloc+0xb2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e054:	6a1a      	ldr	r2, [r3, #32]
 800e056:	1ab2      	subs	r2, r6, r2
 800e058:	428a      	cmp	r2, r1
 800e05a:	d3f9      	bcc.n	800e050 <tcp_alloc+0x9c>
 800e05c:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e05e:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e060:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e062:	2b00      	cmp	r3, #0
 800e064:	d1f6      	bne.n	800e054 <tcp_alloc+0xa0>
  tcp_abandon(pcb, 1);
 800e066:	2101      	movs	r1, #1
 800e068:	f7ff feb6 	bl	800ddd8 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e06c:	2001      	movs	r0, #1
 800e06e:	f7fe fb59 	bl	800c724 <memp_malloc>
    if (pcb == NULL) {
 800e072:	4603      	mov	r3, r0
 800e074:	b130      	cbz	r0, 800e084 <tcp_alloc+0xd0>
 800e076:	4a34      	ldr	r2, [pc, #208]	; (800e148 <tcp_alloc+0x194>)
 800e078:	f8d2 10b8 	ldr.w	r1, [r2, #184]	; 0xb8
 800e07c:	880a      	ldrh	r2, [r1, #0]
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 800e07e:	3a01      	subs	r2, #1
 800e080:	800a      	strh	r2, [r1, #0]
 800e082:	e79e      	b.n	800dfc2 <tcp_alloc+0xe>
      tcp_kill_state(LAST_ACK);
 800e084:	2009      	movs	r0, #9
 800e086:	f7ff ff71 	bl	800df6c <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e08a:	2001      	movs	r0, #1
 800e08c:	f7fe fb4a 	bl	800c724 <memp_malloc>
      if (pcb == NULL) {
 800e090:	4603      	mov	r3, r0
 800e092:	b138      	cbz	r0, 800e0a4 <tcp_alloc+0xf0>
 800e094:	4a2c      	ldr	r2, [pc, #176]	; (800e148 <tcp_alloc+0x194>)
 800e096:	f8d2 10b8 	ldr.w	r1, [r2, #184]	; 0xb8
 800e09a:	880a      	ldrh	r2, [r1, #0]
        MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 800e09c:	3a01      	subs	r2, #1
 800e09e:	b292      	uxth	r2, r2
 800e0a0:	800a      	strh	r2, [r1, #0]
 800e0a2:	e7ec      	b.n	800e07e <tcp_alloc+0xca>
        tcp_kill_state(CLOSING);
 800e0a4:	2008      	movs	r0, #8
 800e0a6:	f7ff ff61 	bl	800df6c <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e0aa:	2001      	movs	r0, #1
 800e0ac:	f7fe fb3a 	bl	800c724 <memp_malloc>
        if (pcb == NULL) {
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	b138      	cbz	r0, 800e0c4 <tcp_alloc+0x110>
 800e0b4:	4a24      	ldr	r2, [pc, #144]	; (800e148 <tcp_alloc+0x194>)
          MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 800e0b6:	f8d2 10b8 	ldr.w	r1, [r2, #184]	; 0xb8
 800e0ba:	880a      	ldrh	r2, [r1, #0]
 800e0bc:	3a01      	subs	r2, #1
 800e0be:	b292      	uxth	r2, r2
 800e0c0:	800a      	strh	r2, [r1, #0]
 800e0c2:	e7eb      	b.n	800e09c <tcp_alloc+0xe8>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e0c4:	0622      	lsls	r2, r4, #24
 800e0c6:	d42b      	bmi.n	800e120 <tcp_alloc+0x16c>
  if (mprio == 0) {
 800e0c8:	b1ec      	cbz	r4, 800e106 <tcp_alloc+0x152>
 800e0ca:	4622      	mov	r2, r4
  mprio--;
 800e0cc:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0ce:	682a      	ldr	r2, [r5, #0]
  mprio--;
 800e0d0:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0d2:	b1c2      	cbz	r2, 800e106 <tcp_alloc+0x152>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e0d4:	4814      	ldr	r0, [pc, #80]	; (800e128 <tcp_alloc+0x174>)
  inactivity = 0;
 800e0d6:	2700      	movs	r7, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e0d8:	6806      	ldr	r6, [r0, #0]
 800e0da:	e005      	b.n	800e0e8 <tcp_alloc+0x134>
 800e0dc:	6a15      	ldr	r5, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 800e0de:	1b77      	subs	r7, r6, r5
    if ((pcb->prio < mprio) ||
 800e0e0:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 800e0e2:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0e4:	68d2      	ldr	r2, [r2, #12]
 800e0e6:	b14a      	cbz	r2, 800e0fc <tcp_alloc+0x148>
    if ((pcb->prio < mprio) ||
 800e0e8:	7d50      	ldrb	r0, [r2, #21]
 800e0ea:	4281      	cmp	r1, r0
 800e0ec:	d8f6      	bhi.n	800e0dc <tcp_alloc+0x128>
 800e0ee:	d1f9      	bne.n	800e0e4 <tcp_alloc+0x130>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e0f0:	6a15      	ldr	r5, [r2, #32]
 800e0f2:	eba6 0c05 	sub.w	ip, r6, r5
 800e0f6:	4567      	cmp	r7, ip
 800e0f8:	d8f4      	bhi.n	800e0e4 <tcp_alloc+0x130>
 800e0fa:	e7f0      	b.n	800e0de <tcp_alloc+0x12a>
  if (inactive != NULL) {
 800e0fc:	b11b      	cbz	r3, 800e106 <tcp_alloc+0x152>
  tcp_abandon(pcb, 1);
 800e0fe:	4618      	mov	r0, r3
 800e100:	2101      	movs	r1, #1
 800e102:	f7ff fe69 	bl	800ddd8 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e106:	2001      	movs	r0, #1
 800e108:	f7fe fb0c 	bl	800c724 <memp_malloc>
          if (pcb != NULL) {
 800e10c:	4603      	mov	r3, r0
 800e10e:	2800      	cmp	r0, #0
 800e110:	d081      	beq.n	800e016 <tcp_alloc+0x62>
            MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 800e112:	4a0d      	ldr	r2, [pc, #52]	; (800e148 <tcp_alloc+0x194>)
 800e114:	f8d2 00b8 	ldr.w	r0, [r2, #184]	; 0xb8
 800e118:	8801      	ldrh	r1, [r0, #0]
 800e11a:	3901      	subs	r1, #1
 800e11c:	8001      	strh	r1, [r0, #0]
 800e11e:	e7ca      	b.n	800e0b6 <tcp_alloc+0x102>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e120:	227f      	movs	r2, #127	; 0x7f
 800e122:	e7d3      	b.n	800e0cc <tcp_alloc+0x118>
 800e124:	2401402a 	.word	0x2401402a
 800e128:	2401bfc0 	.word	0x2401bfc0
 800e12c:	16d016d0 	.word	0x16d016d0
 800e130:	0218ffff 	.word	0x0218ffff
 800e134:	0800e335 	.word	0x0800e335
 800e138:	006ddd00 	.word	0x006ddd00
 800e13c:	000124f8 	.word	0x000124f8
 800e140:	2401bfbc 	.word	0x2401bfbc
 800e144:	2401bfcc 	.word	0x2401bfcc
 800e148:	2401bdf8 	.word	0x2401bdf8

0800e14c <tcp_close_shutdown>:
{
 800e14c:	b530      	push	{r4, r5, lr}
 800e14e:	460d      	mov	r5, r1
 800e150:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800e152:	4604      	mov	r4, r0
 800e154:	2800      	cmp	r0, #0
 800e156:	d077      	beq.n	800e248 <tcp_close_shutdown+0xfc>
 800e158:	7d23      	ldrb	r3, [r4, #20]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800e15a:	b11d      	cbz	r5, 800e164 <tcp_close_shutdown+0x18>
 800e15c:	2b04      	cmp	r3, #4
 800e15e:	d019      	beq.n	800e194 <tcp_close_shutdown+0x48>
 800e160:	2b07      	cmp	r3, #7
 800e162:	d017      	beq.n	800e194 <tcp_close_shutdown+0x48>
  switch (pcb->state) {
 800e164:	2b01      	cmp	r3, #1
 800e166:	d077      	beq.n	800e258 <tcp_close_shutdown+0x10c>
 800e168:	d337      	bcc.n	800e1da <tcp_close_shutdown+0x8e>
 800e16a:	2b02      	cmp	r3, #2
 800e16c:	d166      	bne.n	800e23c <tcp_close_shutdown+0xf0>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e16e:	4621      	mov	r1, r4
 800e170:	4855      	ldr	r0, [pc, #340]	; (800e2c8 <tcp_close_shutdown+0x17c>)
 800e172:	f7ff fdbd 	bl	800dcf0 <tcp_pcb_remove>
 800e176:	4b55      	ldr	r3, [pc, #340]	; (800e2cc <tcp_close_shutdown+0x180>)
 800e178:	2201      	movs	r2, #1
      tcp_free(pcb);
 800e17a:	4620      	mov	r0, r4
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e17c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e17e:	f7ff f9ab 	bl	800d4d8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
 800e182:	4a53      	ldr	r2, [pc, #332]	; (800e2d0 <tcp_close_shutdown+0x184>)
 800e184:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
 800e188:	3301      	adds	r3, #1
 800e18a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
}
 800e18e:	2000      	movs	r0, #0
 800e190:	b005      	add	sp, #20
 800e192:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800e194:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800e196:	2a00      	cmp	r2, #0
 800e198:	d031      	beq.n	800e1fe <tcp_close_shutdown+0xb2>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800e19a:	8b63      	ldrh	r3, [r4, #26]
 800e19c:	06db      	lsls	r3, r3, #27
 800e19e:	d534      	bpl.n	800e20a <tcp_close_shutdown+0xbe>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e1a0:	8b25      	ldrh	r5, [r4, #24]
 800e1a2:	1d20      	adds	r0, r4, #4
 800e1a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800e1a6:	4623      	mov	r3, r4
 800e1a8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800e1aa:	9502      	str	r5, [sp, #8]
 800e1ac:	8ae5      	ldrh	r5, [r4, #22]
 800e1ae:	9000      	str	r0, [sp, #0]
 800e1b0:	4620      	mov	r0, r4
 800e1b2:	9501      	str	r5, [sp, #4]
 800e1b4:	f002 faf8 	bl	80107a8 <tcp_rst>
      tcp_pcb_purge(pcb);
 800e1b8:	4620      	mov	r0, r4
 800e1ba:	f7ff fae5 	bl	800d788 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e1be:	4b42      	ldr	r3, [pc, #264]	; (800e2c8 <tcp_close_shutdown+0x17c>)
 800e1c0:	681a      	ldr	r2, [r3, #0]
 800e1c2:	42a2      	cmp	r2, r4
 800e1c4:	d029      	beq.n	800e21a <tcp_close_shutdown+0xce>
 800e1c6:	b352      	cbz	r2, 800e21e <tcp_close_shutdown+0xd2>
 800e1c8:	68d3      	ldr	r3, [r2, #12]
 800e1ca:	429c      	cmp	r4, r3
 800e1cc:	d06b      	beq.n	800e2a6 <tcp_close_shutdown+0x15a>
 800e1ce:	b333      	cbz	r3, 800e21e <tcp_close_shutdown+0xd2>
 800e1d0:	68da      	ldr	r2, [r3, #12]
 800e1d2:	42a2      	cmp	r2, r4
 800e1d4:	d068      	beq.n	800e2a8 <tcp_close_shutdown+0x15c>
 800e1d6:	4613      	mov	r3, r2
 800e1d8:	e7f9      	b.n	800e1ce <tcp_close_shutdown+0x82>
      if (pcb->local_port != 0) {
 800e1da:	8ae3      	ldrh	r3, [r4, #22]
 800e1dc:	b343      	cbz	r3, 800e230 <tcp_close_shutdown+0xe4>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e1de:	4b3d      	ldr	r3, [pc, #244]	; (800e2d4 <tcp_close_shutdown+0x188>)
 800e1e0:	681a      	ldr	r2, [r3, #0]
 800e1e2:	42a2      	cmp	r2, r4
 800e1e4:	d06d      	beq.n	800e2c2 <tcp_close_shutdown+0x176>
 800e1e6:	2a00      	cmp	r2, #0
 800e1e8:	d05a      	beq.n	800e2a0 <tcp_close_shutdown+0x154>
 800e1ea:	68d3      	ldr	r3, [r2, #12]
 800e1ec:	429c      	cmp	r4, r3
 800e1ee:	d054      	beq.n	800e29a <tcp_close_shutdown+0x14e>
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d055      	beq.n	800e2a0 <tcp_close_shutdown+0x154>
 800e1f4:	68da      	ldr	r2, [r3, #12]
 800e1f6:	42a2      	cmp	r2, r4
 800e1f8:	d050      	beq.n	800e29c <tcp_close_shutdown+0x150>
 800e1fa:	4613      	mov	r3, r2
 800e1fc:	e7f8      	b.n	800e1f0 <tcp_close_shutdown+0xa4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800e1fe:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800e200:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800e204:	4291      	cmp	r1, r2
 800e206:	d1c8      	bne.n	800e19a <tcp_close_shutdown+0x4e>
 800e208:	e7ac      	b.n	800e164 <tcp_close_shutdown+0x18>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800e20a:	4b33      	ldr	r3, [pc, #204]	; (800e2d8 <tcp_close_shutdown+0x18c>)
 800e20c:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800e210:	4932      	ldr	r1, [pc, #200]	; (800e2dc <tcp_close_shutdown+0x190>)
 800e212:	4833      	ldr	r0, [pc, #204]	; (800e2e0 <tcp_close_shutdown+0x194>)
 800e214:	f005 fd4a 	bl	8013cac <iprintf>
 800e218:	e7c2      	b.n	800e1a0 <tcp_close_shutdown+0x54>
      TCP_RMV_ACTIVE(pcb);
 800e21a:	68e2      	ldr	r2, [r4, #12]
 800e21c:	601a      	str	r2, [r3, #0]
      if (tcp_input_pcb == pcb) {
 800e21e:	4b31      	ldr	r3, [pc, #196]	; (800e2e4 <tcp_close_shutdown+0x198>)
      TCP_RMV_ACTIVE(pcb);
 800e220:	2000      	movs	r0, #0
 800e222:	4a2a      	ldr	r2, [pc, #168]	; (800e2cc <tcp_close_shutdown+0x180>)
 800e224:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 800e226:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 800e228:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 800e22a:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 800e22c:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800e22e:	d03e      	beq.n	800e2ae <tcp_close_shutdown+0x162>
        tcp_free(pcb);
 800e230:	4620      	mov	r0, r4
 800e232:	f7ff f951 	bl	800d4d8 <tcp_free>
}
 800e236:	2000      	movs	r0, #0
 800e238:	b005      	add	sp, #20
 800e23a:	bd30      	pop	{r4, r5, pc}
      return tcp_close_shutdown_fin(pcb);
 800e23c:	4620      	mov	r0, r4
}
 800e23e:	b005      	add	sp, #20
 800e240:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 800e244:	f7ff b992 	b.w	800d56c <tcp_close_shutdown_fin>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800e248:	4b23      	ldr	r3, [pc, #140]	; (800e2d8 <tcp_close_shutdown+0x18c>)
 800e24a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800e24e:	4926      	ldr	r1, [pc, #152]	; (800e2e8 <tcp_close_shutdown+0x19c>)
 800e250:	4823      	ldr	r0, [pc, #140]	; (800e2e0 <tcp_close_shutdown+0x194>)
 800e252:	f005 fd2b 	bl	8013cac <iprintf>
 800e256:	e77f      	b.n	800e158 <tcp_close_shutdown+0xc>
  switch (pcb->state) {
 800e258:	4619      	mov	r1, r3
      pcb->listener = NULL;
 800e25a:	2000      	movs	r0, #0
  switch (pcb->state) {
 800e25c:	4b1d      	ldr	r3, [pc, #116]	; (800e2d4 <tcp_close_shutdown+0x188>)
 800e25e:	4d23      	ldr	r5, [pc, #140]	; (800e2ec <tcp_close_shutdown+0x1a0>)
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800e260:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e262:	b133      	cbz	r3, 800e272 <tcp_close_shutdown+0x126>
    if (pcb->listener == lpcb) {
 800e264:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800e266:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 800e268:	bf08      	it	eq
 800e26a:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d1f8      	bne.n	800e264 <tcp_close_shutdown+0x118>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e272:	3101      	adds	r1, #1
 800e274:	2904      	cmp	r1, #4
 800e276:	d002      	beq.n	800e27e <tcp_close_shutdown+0x132>
 800e278:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 800e27c:	e7f0      	b.n	800e260 <tcp_close_shutdown+0x114>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e27e:	4621      	mov	r1, r4
 800e280:	481b      	ldr	r0, [pc, #108]	; (800e2f0 <tcp_close_shutdown+0x1a4>)
 800e282:	f7ff fd35 	bl	800dcf0 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800e286:	7d23      	ldrb	r3, [r4, #20]
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d013      	beq.n	800e2b4 <tcp_close_shutdown+0x168>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800e28c:	4621      	mov	r1, r4
 800e28e:	2002      	movs	r0, #2
 800e290:	f7fe fa7c 	bl	800c78c <memp_free>
}
 800e294:	2000      	movs	r0, #0
 800e296:	b005      	add	sp, #20
 800e298:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e29a:	4613      	mov	r3, r2
 800e29c:	68e2      	ldr	r2, [r4, #12]
 800e29e:	60da      	str	r2, [r3, #12]
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	60e3      	str	r3, [r4, #12]
 800e2a4:	e7c4      	b.n	800e230 <tcp_close_shutdown+0xe4>
      TCP_RMV_ACTIVE(pcb);
 800e2a6:	4613      	mov	r3, r2
 800e2a8:	68e2      	ldr	r2, [r4, #12]
 800e2aa:	60da      	str	r2, [r3, #12]
 800e2ac:	e7b7      	b.n	800e21e <tcp_close_shutdown+0xd2>
        tcp_trigger_input_pcb_close();
 800e2ae:	f001 fe7f 	bl	800ffb0 <tcp_trigger_input_pcb_close>
 800e2b2:	e76c      	b.n	800e18e <tcp_close_shutdown+0x42>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800e2b4:	4b08      	ldr	r3, [pc, #32]	; (800e2d8 <tcp_close_shutdown+0x18c>)
 800e2b6:	22df      	movs	r2, #223	; 0xdf
 800e2b8:	490e      	ldr	r1, [pc, #56]	; (800e2f4 <tcp_close_shutdown+0x1a8>)
 800e2ba:	4809      	ldr	r0, [pc, #36]	; (800e2e0 <tcp_close_shutdown+0x194>)
 800e2bc:	f005 fcf6 	bl	8013cac <iprintf>
 800e2c0:	e7e4      	b.n	800e28c <tcp_close_shutdown+0x140>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e2c2:	68e2      	ldr	r2, [r4, #12]
 800e2c4:	601a      	str	r2, [r3, #0]
 800e2c6:	e7eb      	b.n	800e2a0 <tcp_close_shutdown+0x154>
 800e2c8:	2401bfbc 	.word	0x2401bfbc
 800e2cc:	2401bfb8 	.word	0x2401bfb8
 800e2d0:	2401bdf8 	.word	0x2401bdf8
 800e2d4:	2401bfc8 	.word	0x2401bfc8
 800e2d8:	0801565c 	.word	0x0801565c
 800e2dc:	080155fc 	.word	0x080155fc
 800e2e0:	08014afc 	.word	0x08014afc
 800e2e4:	2401bfd0 	.word	0x2401bfd0
 800e2e8:	080155dc 	.word	0x080155dc
 800e2ec:	080156f0 	.word	0x080156f0
 800e2f0:	2401bfc4 	.word	0x2401bfc4
 800e2f4:	08015618 	.word	0x08015618

0800e2f8 <tcp_close>:
{
 800e2f8:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e2fa:	b158      	cbz	r0, 800e314 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 800e2fc:	7d03      	ldrb	r3, [r0, #20]
 800e2fe:	2b01      	cmp	r3, #1
 800e300:	d003      	beq.n	800e30a <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e302:	8b43      	ldrh	r3, [r0, #26]
 800e304:	f043 0310 	orr.w	r3, r3, #16
 800e308:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800e30a:	2101      	movs	r1, #1
}
 800e30c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 800e310:	f7ff bf1c 	b.w	800e14c <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e314:	4b04      	ldr	r3, [pc, #16]	; (800e328 <tcp_close+0x30>)
 800e316:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800e31a:	4904      	ldr	r1, [pc, #16]	; (800e32c <tcp_close+0x34>)
 800e31c:	4804      	ldr	r0, [pc, #16]	; (800e330 <tcp_close+0x38>)
 800e31e:	f005 fcc5 	bl	8013cac <iprintf>
}
 800e322:	f06f 000f 	mvn.w	r0, #15
 800e326:	bd08      	pop	{r3, pc}
 800e328:	0801565c 	.word	0x0801565c
 800e32c:	080155c4 	.word	0x080155c4
 800e330:	08014afc 	.word	0x08014afc

0800e334 <tcp_recv_null>:
{
 800e334:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e336:	b191      	cbz	r1, 800e35e <tcp_recv_null+0x2a>
 800e338:	4614      	mov	r4, r2
  if (p != NULL) {
 800e33a:	b912      	cbnz	r2, 800e342 <tcp_recv_null+0xe>
  } else if (err == ERR_OK) {
 800e33c:	b153      	cbz	r3, 800e354 <tcp_recv_null+0x20>
  return ERR_OK;
 800e33e:	4610      	mov	r0, r2
}
 800e340:	bd10      	pop	{r4, pc}
    tcp_recved(pcb, p->tot_len);
 800e342:	4608      	mov	r0, r1
 800e344:	8911      	ldrh	r1, [r2, #8]
 800e346:	f7ff f99f 	bl	800d688 <tcp_recved>
    pbuf_free(p);
 800e34a:	4620      	mov	r0, r4
 800e34c:	f7fe fd00 	bl	800cd50 <pbuf_free>
  return ERR_OK;
 800e350:	2000      	movs	r0, #0
}
 800e352:	bd10      	pop	{r4, pc}
    return tcp_close(pcb);
 800e354:	4608      	mov	r0, r1
}
 800e356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 800e35a:	f7ff bfcd 	b.w	800e2f8 <tcp_close>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e35e:	4b05      	ldr	r3, [pc, #20]	; (800e374 <tcp_recv_null+0x40>)
 800e360:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800e364:	4904      	ldr	r1, [pc, #16]	; (800e378 <tcp_recv_null+0x44>)
 800e366:	4805      	ldr	r0, [pc, #20]	; (800e37c <tcp_recv_null+0x48>)
 800e368:	f005 fca0 	bl	8013cac <iprintf>
 800e36c:	f06f 000f 	mvn.w	r0, #15
}
 800e370:	bd10      	pop	{r4, pc}
 800e372:	bf00      	nop
 800e374:	0801565c 	.word	0x0801565c
 800e378:	080157d4 	.word	0x080157d4
 800e37c:	08014afc 	.word	0x08014afc

0800e380 <tcp_process_refused_data>:
{
 800e380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e382:	2800      	cmp	r0, #0
 800e384:	d036      	beq.n	800e3f4 <tcp_process_refused_data+0x74>
    u8_t refused_flags = pcb->refused_data->flags;
 800e386:	6f86      	ldr	r6, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 800e388:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e38a:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 800e38e:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 800e390:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 800e392:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e394:	b325      	cbz	r5, 800e3e0 <tcp_process_refused_data+0x60>
 800e396:	4601      	mov	r1, r0
 800e398:	4632      	mov	r2, r6
 800e39a:	6900      	ldr	r0, [r0, #16]
 800e39c:	47a8      	blx	r5
 800e39e:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 800e3a0:	b135      	cbz	r5, 800e3b0 <tcp_process_refused_data+0x30>
    } else if (err == ERR_ABRT) {
 800e3a2:	350d      	adds	r5, #13
 800e3a4:	d018      	beq.n	800e3d8 <tcp_process_refused_data+0x58>
      return ERR_INPROGRESS;
 800e3a6:	f06f 0504 	mvn.w	r5, #4
      pcb->refused_data = refused_data;
 800e3aa:	67a6      	str	r6, [r4, #120]	; 0x78
}
 800e3ac:	4628      	mov	r0, r5
 800e3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e3b0:	06bb      	lsls	r3, r7, #26
 800e3b2:	d5fb      	bpl.n	800e3ac <tcp_process_refused_data+0x2c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e3b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800e3b6:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800e3ba:	4293      	cmp	r3, r2
 800e3bc:	d001      	beq.n	800e3c2 <tcp_process_refused_data+0x42>
          pcb->rcv_wnd++;
 800e3be:	3301      	adds	r3, #1
 800e3c0:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800e3c2:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 800e3c6:	2e00      	cmp	r6, #0
 800e3c8:	d0f0      	beq.n	800e3ac <tcp_process_refused_data+0x2c>
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	4621      	mov	r1, r4
 800e3ce:	6920      	ldr	r0, [r4, #16]
 800e3d0:	461a      	mov	r2, r3
 800e3d2:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 800e3d4:	300d      	adds	r0, #13
 800e3d6:	d1e9      	bne.n	800e3ac <tcp_process_refused_data+0x2c>
          return ERR_ABRT;
 800e3d8:	f06f 050c 	mvn.w	r5, #12
}
 800e3dc:	4628      	mov	r0, r5
 800e3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e3e0:	462b      	mov	r3, r5
 800e3e2:	4628      	mov	r0, r5
 800e3e4:	4632      	mov	r2, r6
 800e3e6:	4621      	mov	r1, r4
 800e3e8:	f7ff ffa4 	bl	800e334 <tcp_recv_null>
 800e3ec:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 800e3ee:	2d00      	cmp	r5, #0
 800e3f0:	d1d7      	bne.n	800e3a2 <tcp_process_refused_data+0x22>
 800e3f2:	e7dd      	b.n	800e3b0 <tcp_process_refused_data+0x30>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e3f4:	4b04      	ldr	r3, [pc, #16]	; (800e408 <tcp_process_refused_data+0x88>)
 800e3f6:	f240 6209 	movw	r2, #1545	; 0x609
 800e3fa:	4904      	ldr	r1, [pc, #16]	; (800e40c <tcp_process_refused_data+0x8c>)
 800e3fc:	f06f 050f 	mvn.w	r5, #15
 800e400:	4803      	ldr	r0, [pc, #12]	; (800e410 <tcp_process_refused_data+0x90>)
 800e402:	f005 fc53 	bl	8013cac <iprintf>
 800e406:	e7d1      	b.n	800e3ac <tcp_process_refused_data+0x2c>
 800e408:	0801565c 	.word	0x0801565c
 800e40c:	080157ac 	.word	0x080157ac
 800e410:	08014afc 	.word	0x08014afc

0800e414 <tcp_fasttmr>:
{
 800e414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 800e418:	4d1c      	ldr	r5, [pc, #112]	; (800e48c <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 800e41a:	2700      	movs	r7, #0
 800e41c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 800e494 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 800e420:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 800e422:	4e1b      	ldr	r6, [pc, #108]	; (800e490 <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 800e424:	3301      	adds	r3, #1
 800e426:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 800e428:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 800e42c:	b1bc      	cbz	r4, 800e45e <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e42e:	782a      	ldrb	r2, [r5, #0]
 800e430:	7fa3      	ldrb	r3, [r4, #30]
 800e432:	4293      	cmp	r3, r2
 800e434:	d015      	beq.n	800e462 <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 800e436:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 800e438:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 800e43a:	07d9      	lsls	r1, r3, #31
 800e43c:	d41a      	bmi.n	800e474 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 800e43e:	071a      	lsls	r2, r3, #28
 800e440:	d411      	bmi.n	800e466 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 800e442:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 800e444:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 800e448:	b133      	cbz	r3, 800e458 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 800e44a:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 800e44c:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 800e44e:	f7ff ff97 	bl	800e380 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e452:	7833      	ldrb	r3, [r6, #0]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d1e7      	bne.n	800e428 <tcp_fasttmr+0x14>
      pcb = next;
 800e458:	464c      	mov	r4, r9
  while (pcb != NULL) {
 800e45a:	2c00      	cmp	r4, #0
 800e45c:	d1e7      	bne.n	800e42e <tcp_fasttmr+0x1a>
}
 800e45e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 800e462:	68e4      	ldr	r4, [r4, #12]
 800e464:	e7e2      	b.n	800e42c <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e466:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 800e46a:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e46c:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 800e46e:	f7ff f87d 	bl	800d56c <tcp_close_shutdown_fin>
 800e472:	e7e6      	b.n	800e442 <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 800e474:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 800e478:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 800e47a:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 800e47c:	f002 fa18 	bl	80108b0 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e480:	8b63      	ldrh	r3, [r4, #26]
 800e482:	f023 0303 	bic.w	r3, r3, #3
 800e486:	b29b      	uxth	r3, r3
 800e488:	8363      	strh	r3, [r4, #26]
 800e48a:	e7d8      	b.n	800e43e <tcp_fasttmr+0x2a>
 800e48c:	2401402a 	.word	0x2401402a
 800e490:	2401bfb8 	.word	0x2401bfb8
 800e494:	2401bfbc 	.word	0x2401bfbc

0800e498 <tcp_tmr>:
{
 800e498:	b508      	push	{r3, lr}
  tcp_fasttmr();
 800e49a:	f7ff ffbb 	bl	800e414 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 800e49e:	4a06      	ldr	r2, [pc, #24]	; (800e4b8 <tcp_tmr+0x20>)
 800e4a0:	7813      	ldrb	r3, [r2, #0]
 800e4a2:	3301      	adds	r3, #1
 800e4a4:	b2db      	uxtb	r3, r3
 800e4a6:	7013      	strb	r3, [r2, #0]
 800e4a8:	07db      	lsls	r3, r3, #31
 800e4aa:	d400      	bmi.n	800e4ae <tcp_tmr+0x16>
}
 800e4ac:	bd08      	pop	{r3, pc}
 800e4ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 800e4b2:	f7ff b9ab 	b.w	800d80c <tcp_slowtmr>
 800e4b6:	bf00      	nop
 800e4b8:	24014029 	.word	0x24014029

0800e4bc <tcp_next_iss>:
{
 800e4bc:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e4be:	b130      	cbz	r0, 800e4ce <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 800e4c0:	4b07      	ldr	r3, [pc, #28]	; (800e4e0 <tcp_next_iss+0x24>)
 800e4c2:	4a08      	ldr	r2, [pc, #32]	; (800e4e4 <tcp_next_iss+0x28>)
 800e4c4:	6818      	ldr	r0, [r3, #0]
 800e4c6:	6812      	ldr	r2, [r2, #0]
 800e4c8:	4410      	add	r0, r2
 800e4ca:	6018      	str	r0, [r3, #0]
}
 800e4cc:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e4ce:	4b06      	ldr	r3, [pc, #24]	; (800e4e8 <tcp_next_iss+0x2c>)
 800e4d0:	f640 02af 	movw	r2, #2223	; 0x8af
 800e4d4:	4905      	ldr	r1, [pc, #20]	; (800e4ec <tcp_next_iss+0x30>)
 800e4d6:	4806      	ldr	r0, [pc, #24]	; (800e4f0 <tcp_next_iss+0x34>)
 800e4d8:	f005 fbe8 	bl	8013cac <iprintf>
 800e4dc:	e7f0      	b.n	800e4c0 <tcp_next_iss+0x4>
 800e4de:	bf00      	nop
 800e4e0:	24000138 	.word	0x24000138
 800e4e4:	2401bfc0 	.word	0x2401bfc0
 800e4e8:	0801565c 	.word	0x0801565c
 800e4ec:	080156d4 	.word	0x080156d4
 800e4f0:	08014afc 	.word	0x08014afc

0800e4f4 <tcp_eff_send_mss_netif>:
{
 800e4f4:	b538      	push	{r3, r4, r5, lr}
 800e4f6:	4605      	mov	r5, r0
 800e4f8:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e4fa:	b172      	cbz	r2, 800e51a <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 800e4fc:	b144      	cbz	r4, 800e510 <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 800e4fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
  if (mtu != 0) {
 800e500:	b133      	cbz	r3, 800e510 <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800e502:	2b28      	cmp	r3, #40	; 0x28
 800e504:	d906      	bls.n	800e514 <tcp_eff_send_mss_netif+0x20>
 800e506:	3b28      	subs	r3, #40	; 0x28
 800e508:	b29b      	uxth	r3, r3
 800e50a:	429d      	cmp	r5, r3
 800e50c:	bf28      	it	cs
 800e50e:	461d      	movcs	r5, r3
}
 800e510:	4628      	mov	r0, r5
 800e512:	bd38      	pop	{r3, r4, r5, pc}
 800e514:	2500      	movs	r5, #0
 800e516:	4628      	mov	r0, r5
 800e518:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e51a:	4b04      	ldr	r3, [pc, #16]	; (800e52c <tcp_eff_send_mss_netif+0x38>)
 800e51c:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800e520:	4903      	ldr	r1, [pc, #12]	; (800e530 <tcp_eff_send_mss_netif+0x3c>)
 800e522:	4804      	ldr	r0, [pc, #16]	; (800e534 <tcp_eff_send_mss_netif+0x40>)
 800e524:	f005 fbc2 	bl	8013cac <iprintf>
 800e528:	e7e8      	b.n	800e4fc <tcp_eff_send_mss_netif+0x8>
 800e52a:	bf00      	nop
 800e52c:	0801565c 	.word	0x0801565c
 800e530:	08015634 	.word	0x08015634
 800e534:	08014afc 	.word	0x08014afc

0800e538 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 800e538:	b308      	cbz	r0, 800e57e <tcp_netif_ip_addr_changed+0x46>
 800e53a:	6802      	ldr	r2, [r0, #0]
{
 800e53c:	b538      	push	{r3, r4, r5, lr}
 800e53e:	4605      	mov	r5, r0
  if (!ip_addr_isany(old_addr)) {
 800e540:	b902      	cbnz	r2, 800e544 <tcp_netif_ip_addr_changed+0xc>
}
 800e542:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e544:	4b0e      	ldr	r3, [pc, #56]	; (800e580 <tcp_netif_ip_addr_changed+0x48>)
 800e546:	460c      	mov	r4, r1
 800e548:	6819      	ldr	r1, [r3, #0]
 800e54a:	f7ff fced 	bl	800df28 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e54e:	4b0d      	ldr	r3, [pc, #52]	; (800e584 <tcp_netif_ip_addr_changed+0x4c>)
 800e550:	4628      	mov	r0, r5
 800e552:	6819      	ldr	r1, [r3, #0]
 800e554:	f7ff fce8 	bl	800df28 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 800e558:	2c00      	cmp	r4, #0
 800e55a:	d0f2      	beq.n	800e542 <tcp_netif_ip_addr_changed+0xa>
 800e55c:	6823      	ldr	r3, [r4, #0]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d0ef      	beq.n	800e542 <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e562:	4b09      	ldr	r3, [pc, #36]	; (800e588 <tcp_netif_ip_addr_changed+0x50>)
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d0eb      	beq.n	800e542 <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e56a:	6819      	ldr	r1, [r3, #0]
 800e56c:	682a      	ldr	r2, [r5, #0]
 800e56e:	4291      	cmp	r1, r2
 800e570:	d101      	bne.n	800e576 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e572:	6822      	ldr	r2, [r4, #0]
 800e574:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e576:	68db      	ldr	r3, [r3, #12]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d1f6      	bne.n	800e56a <tcp_netif_ip_addr_changed+0x32>
}
 800e57c:	bd38      	pop	{r3, r4, r5, pc}
 800e57e:	4770      	bx	lr
 800e580:	2401bfbc 	.word	0x2401bfbc
 800e584:	2401bfc8 	.word	0x2401bfc8
 800e588:	2401bfc4 	.word	0x2401bfc4

0800e58c <tcp_free_ooseq>:
{
 800e58c:	b538      	push	{r3, r4, r5, lr}
 800e58e:	4605      	mov	r5, r0
  if (pcb->ooseq) {
 800e590:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800e592:	b130      	cbz	r0, 800e5a2 <tcp_free_ooseq+0x16>
    struct tcp_seg *next = seg->next;
 800e594:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 800e596:	f7ff f8bb 	bl	800d710 <tcp_seg_free>
  while (seg != NULL) {
 800e59a:	4620      	mov	r0, r4
 800e59c:	2c00      	cmp	r4, #0
 800e59e:	d1f9      	bne.n	800e594 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 800e5a0:	676c      	str	r4, [r5, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800e5a2:	bd38      	pop	{r3, r4, r5, pc}

0800e5a4 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800e5a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800e5a8:	4606      	mov	r6, r0
 800e5aa:	2800      	cmp	r0, #0
 800e5ac:	f000 808d 	beq.w	800e6ca <tcp_parseopt+0x126>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800e5b0:	4b52      	ldr	r3, [pc, #328]	; (800e6fc <tcp_parseopt+0x158>)
 800e5b2:	881f      	ldrh	r7, [r3, #0]
 800e5b4:	2f00      	cmp	r7, #0
 800e5b6:	d066      	beq.n	800e686 <tcp_parseopt+0xe2>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5b8:	4a51      	ldr	r2, [pc, #324]	; (800e700 <tcp_parseopt+0x15c>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	4c51      	ldr	r4, [pc, #324]	; (800e704 <tcp_parseopt+0x160>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5be:	f8b2 c000 	ldrh.w	ip, [r2]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5c2:	461a      	mov	r2, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5c4:	4850      	ldr	r0, [pc, #320]	; (800e708 <tcp_parseopt+0x164>)
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800e5c6:	4951      	ldr	r1, [pc, #324]	; (800e70c <tcp_parseopt+0x168>)
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e5c8:	fa5f fa8c 	uxtb.w	sl, ip
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5cc:	8023      	strh	r3, [r4, #0]
 800e5ce:	461c      	mov	r4, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5d0:	6805      	ldr	r5, [r0, #0]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800e5d2:	f8d1 8000 	ldr.w	r8, [r1]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5d6:	4613      	mov	r3, r2
 800e5d8:	f04f 0e00 	mov.w	lr, #0
    return tcphdr_opt2[idx];
 800e5dc:	eba2 090a 	sub.w	r9, r2, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5e0:	eb02 000e 	add.w	r0, r2, lr
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5e4:	429f      	cmp	r7, r3
  u16_t optidx = tcp_optidx++;
 800e5e6:	f103 0101 	add.w	r1, r3, #1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5ea:	fa1f fb80 	uxth.w	fp, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5ee:	d97a      	bls.n	800e6e6 <tcp_parseopt+0x142>
  u16_t optidx = tcp_optidx++;
 800e5f0:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5f2:	2d00      	cmp	r5, #0
 800e5f4:	d037      	beq.n	800e666 <tcp_parseopt+0xc2>
    return tcphdr_opt2[idx];
 800e5f6:	eb09 040e 	add.w	r4, r9, lr
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5fa:	45dc      	cmp	ip, fp
    return tcphdr_opt2[idx];
 800e5fc:	b2e4      	uxtb	r4, r4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e5fe:	d834      	bhi.n	800e66a <tcp_parseopt+0xc6>
    return tcphdr_opt2[idx];
 800e600:	f815 b004 	ldrb.w	fp, [r5, r4]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 800e604:	f1bb 0f01 	cmp.w	fp, #1
 800e608:	d035      	beq.n	800e676 <tcp_parseopt+0xd2>
 800e60a:	d374      	bcc.n	800e6f6 <tcp_parseopt+0x152>
 800e60c:	f1bb 0f02 	cmp.w	fp, #2
 800e610:	d13b      	bne.n	800e68a <tcp_parseopt+0xe6>
  u16_t optidx = tcp_optidx++;
 800e612:	1c98      	adds	r0, r3, #2
 800e614:	b280      	uxth	r0, r0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e616:	b10d      	cbz	r5, 800e61c <tcp_parseopt+0x78>
 800e618:	4561      	cmp	r1, ip
 800e61a:	d241      	bcs.n	800e6a0 <tcp_parseopt+0xfc>
    return opts[optidx];
 800e61c:	4441      	add	r1, r8
 800e61e:	7d0a      	ldrb	r2, [r1, #20]
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800e620:	2a04      	cmp	r2, #4
 800e622:	d165      	bne.n	800e6f0 <tcp_parseopt+0x14c>
 800e624:	1c42      	adds	r2, r0, #1
 800e626:	42ba      	cmp	r2, r7
 800e628:	da62      	bge.n	800e6f0 <tcp_parseopt+0x14c>
  u16_t optidx = tcp_optidx++;
 800e62a:	1cd9      	adds	r1, r3, #3
 800e62c:	1d1a      	adds	r2, r3, #4
 800e62e:	b289      	uxth	r1, r1
 800e630:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e632:	2d00      	cmp	r5, #0
 800e634:	d051      	beq.n	800e6da <tcp_parseopt+0x136>
 800e636:	4584      	cmp	ip, r0
 800e638:	d93c      	bls.n	800e6b4 <tcp_parseopt+0x110>
    return opts[optidx];
 800e63a:	4440      	add	r0, r8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e63c:	458c      	cmp	ip, r1
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e63e:	7d03      	ldrb	r3, [r0, #20]
 800e640:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e644:	d83e      	bhi.n	800e6c4 <tcp_parseopt+0x120>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e646:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 800e64a:	b2c9      	uxtb	r1, r1
 800e64c:	5c69      	ldrb	r1, [r5, r1]
          mss |= tcp_get_next_optbyte();
 800e64e:	430b      	orrs	r3, r1
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800e650:	f240 50b4 	movw	r0, #1460	; 0x5b4
 800e654:	f240 54b3 	movw	r4, #1459	; 0x5b3
 800e658:	1e59      	subs	r1, r3, #1
 800e65a:	b289      	uxth	r1, r1
 800e65c:	42a1      	cmp	r1, r4
 800e65e:	bf88      	it	hi
 800e660:	4603      	movhi	r3, r0
 800e662:	8673      	strh	r3, [r6, #50]	; 0x32
          break;
 800e664:	e01a      	b.n	800e69c <tcp_parseopt+0xf8>
 800e666:	eb02 000e 	add.w	r0, r2, lr
    return opts[optidx];
 800e66a:	4440      	add	r0, r8
 800e66c:	f890 b014 	ldrb.w	fp, [r0, #20]
      switch (opt) {
 800e670:	f1bb 0f01 	cmp.w	fp, #1
 800e674:	d1c9      	bne.n	800e60a <tcp_parseopt+0x66>
 800e676:	f10e 0e01 	add.w	lr, lr, #1
  u16_t optidx = tcp_optidx++;
 800e67a:	460b      	mov	r3, r1
 800e67c:	465c      	mov	r4, fp
 800e67e:	e7af      	b.n	800e5e0 <tcp_parseopt+0x3c>
 800e680:	3302      	adds	r3, #2
 800e682:	4a20      	ldr	r2, [pc, #128]	; (800e704 <tcp_parseopt+0x160>)
 800e684:	8013      	strh	r3, [r2, #0]
             can skip past them. */
          tcp_optidx += data - 2;
      }
    }
  }
}
 800e686:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e68a:	b10d      	cbz	r5, 800e690 <tcp_parseopt+0xec>
 800e68c:	4561      	cmp	r1, ip
 800e68e:	d20c      	bcs.n	800e6aa <tcp_parseopt+0x106>
    return opts[optidx];
 800e690:	4441      	add	r1, r8
 800e692:	7d0a      	ldrb	r2, [r1, #20]
          if (data < 2) {
 800e694:	2a01      	cmp	r2, #1
 800e696:	d9f3      	bls.n	800e680 <tcp_parseopt+0xdc>
          tcp_optidx += data - 2;
 800e698:	441a      	add	r2, r3
 800e69a:	b292      	uxth	r2, r2
 800e69c:	2401      	movs	r4, #1
 800e69e:	e79a      	b.n	800e5d6 <tcp_parseopt+0x32>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e6a0:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 800e6a4:	b2c9      	uxtb	r1, r1
 800e6a6:	5c6a      	ldrb	r2, [r5, r1]
 800e6a8:	e7ba      	b.n	800e620 <tcp_parseopt+0x7c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e6aa:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 800e6ae:	b2c9      	uxtb	r1, r1
 800e6b0:	5c6a      	ldrb	r2, [r5, r1]
 800e6b2:	e7ef      	b.n	800e694 <tcp_parseopt+0xf0>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e6b4:	eba0 000a 	sub.w	r0, r0, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e6b8:	458c      	cmp	ip, r1
    return tcphdr_opt2[idx];
 800e6ba:	b2c0      	uxtb	r0, r0
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e6bc:	5c2b      	ldrb	r3, [r5, r0]
 800e6be:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e6c2:	d9c0      	bls.n	800e646 <tcp_parseopt+0xa2>
    return opts[optidx];
 800e6c4:	4441      	add	r1, r8
 800e6c6:	7d09      	ldrb	r1, [r1, #20]
 800e6c8:	e7c1      	b.n	800e64e <tcp_parseopt+0xaa>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800e6ca:	4b11      	ldr	r3, [pc, #68]	; (800e710 <tcp_parseopt+0x16c>)
 800e6cc:	f240 727d 	movw	r2, #1917	; 0x77d
 800e6d0:	4910      	ldr	r1, [pc, #64]	; (800e714 <tcp_parseopt+0x170>)
 800e6d2:	4811      	ldr	r0, [pc, #68]	; (800e718 <tcp_parseopt+0x174>)
 800e6d4:	f005 faea 	bl	8013cac <iprintf>
 800e6d8:	e76a      	b.n	800e5b0 <tcp_parseopt+0xc>
    return opts[optidx];
 800e6da:	4440      	add	r0, r8
 800e6dc:	4441      	add	r1, r8
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e6de:	7d03      	ldrb	r3, [r0, #20]
    return opts[optidx];
 800e6e0:	7d09      	ldrb	r1, [r1, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e6e2:	021b      	lsls	r3, r3, #8
 800e6e4:	e7b3      	b.n	800e64e <tcp_parseopt+0xaa>
 800e6e6:	2c00      	cmp	r4, #0
 800e6e8:	d0cd      	beq.n	800e686 <tcp_parseopt+0xe2>
 800e6ea:	4a06      	ldr	r2, [pc, #24]	; (800e704 <tcp_parseopt+0x160>)
 800e6ec:	8013      	strh	r3, [r2, #0]
 800e6ee:	e7ca      	b.n	800e686 <tcp_parseopt+0xe2>
 800e6f0:	4b04      	ldr	r3, [pc, #16]	; (800e704 <tcp_parseopt+0x160>)
 800e6f2:	8018      	strh	r0, [r3, #0]
 800e6f4:	e7c7      	b.n	800e686 <tcp_parseopt+0xe2>
 800e6f6:	4b03      	ldr	r3, [pc, #12]	; (800e704 <tcp_parseopt+0x160>)
 800e6f8:	8019      	strh	r1, [r3, #0]
 800e6fa:	e7c4      	b.n	800e686 <tcp_parseopt+0xe2>
 800e6fc:	24014064 	.word	0x24014064
 800e700:	2401405c 	.word	0x2401405c
 800e704:	24014054 	.word	0x24014054
 800e708:	24014060 	.word	0x24014060
 800e70c:	24014058 	.word	0x24014058
 800e710:	08015cd0 	.word	0x08015cd0
 800e714:	08015d04 	.word	0x08015d04
 800e718:	08014afc 	.word	0x08014afc

0800e71c <tcp_oos_insert_segment>:
{
 800e71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e71e:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800e720:	4605      	mov	r5, r0
 800e722:	2800      	cmp	r0, #0
 800e724:	d03e      	beq.n	800e7a4 <tcp_oos_insert_segment+0x88>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e726:	68eb      	ldr	r3, [r5, #12]
 800e728:	8998      	ldrh	r0, [r3, #12]
 800e72a:	f7fd fa71 	bl	800bc10 <lwip_htons>
 800e72e:	07c2      	lsls	r2, r0, #31
 800e730:	d432      	bmi.n	800e798 <tcp_oos_insert_segment+0x7c>
 800e732:	4e20      	ldr	r6, [pc, #128]	; (800e7b4 <tcp_oos_insert_segment+0x98>)
 800e734:	e005      	b.n	800e742 <tcp_oos_insert_segment+0x26>
      next = next->next;
 800e736:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800e738:	4620      	mov	r0, r4
 800e73a:	f7fe ffe9 	bl	800d710 <tcp_seg_free>
 800e73e:	463c      	mov	r4, r7
    while (next &&
 800e740:	b1ef      	cbz	r7, 800e77e <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800e742:	68e1      	ldr	r1, [r4, #12]
 800e744:	8923      	ldrh	r3, [r4, #8]
 800e746:	6848      	ldr	r0, [r1, #4]
 800e748:	6837      	ldr	r7, [r6, #0]
 800e74a:	892a      	ldrh	r2, [r5, #8]
 800e74c:	4403      	add	r3, r0
 800e74e:	443a      	add	r2, r7
 800e750:	1ad3      	subs	r3, r2, r3
    while (next &&
 800e752:	2b00      	cmp	r3, #0
 800e754:	db15      	blt.n	800e782 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e756:	8988      	ldrh	r0, [r1, #12]
 800e758:	f7fd fa5a 	bl	800bc10 <lwip_htons>
 800e75c:	07c3      	lsls	r3, r0, #31
 800e75e:	d5ea      	bpl.n	800e736 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800e760:	68eb      	ldr	r3, [r5, #12]
 800e762:	2001      	movs	r0, #1
 800e764:	899f      	ldrh	r7, [r3, #12]
 800e766:	f7fd fa53 	bl	800bc10 <lwip_htons>
 800e76a:	68eb      	ldr	r3, [r5, #12]
 800e76c:	4338      	orrs	r0, r7
      next = next->next;
 800e76e:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800e770:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 800e772:	4620      	mov	r0, r4
 800e774:	f7fe ffcc 	bl	800d710 <tcp_seg_free>
 800e778:	463c      	mov	r4, r7
    while (next &&
 800e77a:	2f00      	cmp	r7, #0
 800e77c:	d1e1      	bne.n	800e742 <tcp_oos_insert_segment+0x26>
  cseg->next = next;
 800e77e:	602c      	str	r4, [r5, #0]
}
 800e780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800e782:	1a12      	subs	r2, r2, r0
    if (next &&
 800e784:	2a00      	cmp	r2, #0
 800e786:	ddfa      	ble.n	800e77e <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800e788:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 800e78a:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800e78c:	b289      	uxth	r1, r1
 800e78e:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800e790:	f7fe fbf6 	bl	800cf80 <pbuf_realloc>
  cseg->next = next;
 800e794:	602c      	str	r4, [r5, #0]
}
 800e796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 800e798:	4620      	mov	r0, r4
    next = NULL;
 800e79a:	2400      	movs	r4, #0
    tcp_segs_free(next);
 800e79c:	f7fe ffc6 	bl	800d72c <tcp_segs_free>
  cseg->next = next;
 800e7a0:	602c      	str	r4, [r5, #0]
}
 800e7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800e7a4:	4b04      	ldr	r3, [pc, #16]	; (800e7b8 <tcp_oos_insert_segment+0x9c>)
 800e7a6:	f240 421f 	movw	r2, #1055	; 0x41f
 800e7aa:	4904      	ldr	r1, [pc, #16]	; (800e7bc <tcp_oos_insert_segment+0xa0>)
 800e7ac:	4804      	ldr	r0, [pc, #16]	; (800e7c0 <tcp_oos_insert_segment+0xa4>)
 800e7ae:	f005 fa7d 	bl	8013cac <iprintf>
 800e7b2:	e7b8      	b.n	800e726 <tcp_oos_insert_segment+0xa>
 800e7b4:	24014050 	.word	0x24014050
 800e7b8:	08015cd0 	.word	0x08015cd0
 800e7bc:	08015ca8 	.word	0x08015ca8
 800e7c0:	08014afc 	.word	0x08014afc

0800e7c4 <tcp_input_delayed_close>:
{
 800e7c4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	b930      	cbnz	r0, 800e7d8 <tcp_input_delayed_close+0x14>
 800e7ca:	4b0f      	ldr	r3, [pc, #60]	; (800e808 <tcp_input_delayed_close+0x44>)
 800e7cc:	f240 225a 	movw	r2, #602	; 0x25a
 800e7d0:	490e      	ldr	r1, [pc, #56]	; (800e80c <tcp_input_delayed_close+0x48>)
 800e7d2:	480f      	ldr	r0, [pc, #60]	; (800e810 <tcp_input_delayed_close+0x4c>)
 800e7d4:	f005 fa6a 	bl	8013cac <iprintf>
  if (recv_flags & TF_CLOSED) {
 800e7d8:	4b0e      	ldr	r3, [pc, #56]	; (800e814 <tcp_input_delayed_close+0x50>)
 800e7da:	7818      	ldrb	r0, [r3, #0]
 800e7dc:	f010 0010 	ands.w	r0, r0, #16
 800e7e0:	d011      	beq.n	800e806 <tcp_input_delayed_close+0x42>
    if (!(pcb->flags & TF_RXCLOSED)) {
 800e7e2:	8b63      	ldrh	r3, [r4, #26]
 800e7e4:	06db      	lsls	r3, r3, #27
 800e7e6:	d406      	bmi.n	800e7f6 <tcp_input_delayed_close+0x32>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800e7e8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800e7ec:	b11b      	cbz	r3, 800e7f6 <tcp_input_delayed_close+0x32>
 800e7ee:	f06f 010e 	mvn.w	r1, #14
 800e7f2:	6920      	ldr	r0, [r4, #16]
 800e7f4:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e7f6:	4621      	mov	r1, r4
 800e7f8:	4807      	ldr	r0, [pc, #28]	; (800e818 <tcp_input_delayed_close+0x54>)
 800e7fa:	f7ff fa79 	bl	800dcf0 <tcp_pcb_remove>
    tcp_free(pcb);
 800e7fe:	4620      	mov	r0, r4
 800e800:	f7fe fe6a 	bl	800d4d8 <tcp_free>
 800e804:	2001      	movs	r0, #1
}
 800e806:	bd10      	pop	{r4, pc}
 800e808:	08015cd0 	.word	0x08015cd0
 800e80c:	08015c80 	.word	0x08015c80
 800e810:	08014afc 	.word	0x08014afc
 800e814:	2401404c 	.word	0x2401404c
 800e818:	2401bfbc 	.word	0x2401bfbc

0800e81c <tcp_free_acked_segments.isra.1>:
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 800e81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e820:	b083      	sub	sp, #12
 800e822:	9201      	str	r2, [sp, #4]
  while (seg_list != NULL &&
 800e824:	2900      	cmp	r1, #0
 800e826:	d03e      	beq.n	800e8a6 <tcp_free_acked_segments.isra.1+0x8a>
 800e828:	4606      	mov	r6, r0
 800e82a:	460c      	mov	r4, r1
 800e82c:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800e8e0 <tcp_free_acked_segments.isra.1+0xc4>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800e830:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 800e8d4 <tcp_free_acked_segments.isra.1+0xb8>
 800e834:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e8e4 <tcp_free_acked_segments.isra.1+0xc8>
 800e838:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 800e8dc <tcp_free_acked_segments.isra.1+0xc0>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800e83c:	68e3      	ldr	r3, [r4, #12]
 800e83e:	6858      	ldr	r0, [r3, #4]
 800e840:	f7fd f9ea 	bl	800bc18 <lwip_htonl>
 800e844:	68e3      	ldr	r3, [r4, #12]
 800e846:	4605      	mov	r5, r0
 800e848:	8927      	ldrh	r7, [r4, #8]
 800e84a:	8998      	ldrh	r0, [r3, #12]
 800e84c:	f7fd f9e0 	bl	800bc10 <lwip_htons>
 800e850:	f8d8 3000 	ldr.w	r3, [r8]
 800e854:	f010 0003 	ands.w	r0, r0, #3
 800e858:	eba5 0503 	sub.w	r5, r5, r3
 800e85c:	bf18      	it	ne
 800e85e:	2001      	movne	r0, #1
 800e860:	443d      	add	r5, r7
 800e862:	4428      	add	r0, r5
  while (seg_list != NULL &&
 800e864:	2800      	cmp	r0, #0
 800e866:	dc2e      	bgt.n	800e8c6 <tcp_free_acked_segments.isra.1+0xaa>
    seg_list = seg_list->next;
 800e868:	e9d4 5000 	ldrd	r5, r0, [r4]
    clen = pbuf_clen(next->p);
 800e86c:	f7fe fbe4 	bl	800d038 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800e870:	8833      	ldrh	r3, [r6, #0]
    clen = pbuf_clen(next->p);
 800e872:	4607      	mov	r7, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800e874:	4298      	cmp	r0, r3
 800e876:	d81d      	bhi.n	800e8b4 <tcp_free_acked_segments.isra.1+0x98>
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800e878:	4a15      	ldr	r2, [pc, #84]	; (800e8d0 <tcp_free_acked_segments.isra.1+0xb4>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800e87a:	1bdf      	subs	r7, r3, r7
    tcp_seg_free(next);
 800e87c:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800e87e:	8811      	ldrh	r1, [r2, #0]
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800e880:	8037      	strh	r7, [r6, #0]
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800e882:	8923      	ldrh	r3, [r4, #8]
  while (seg_list != NULL &&
 800e884:	462c      	mov	r4, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800e886:	440b      	add	r3, r1
 800e888:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 800e88a:	f7fe ff41 	bl	800d710 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 800e88e:	8833      	ldrh	r3, [r6, #0]
 800e890:	b16b      	cbz	r3, 800e8ae <tcp_free_acked_segments.isra.1+0x92>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800e892:	b965      	cbnz	r5, 800e8ae <tcp_free_acked_segments.isra.1+0x92>
 800e894:	9b01      	ldr	r3, [sp, #4]
 800e896:	b953      	cbnz	r3, 800e8ae <tcp_free_acked_segments.isra.1+0x92>
 800e898:	4b0e      	ldr	r3, [pc, #56]	; (800e8d4 <tcp_free_acked_segments.isra.1+0xb8>)
 800e89a:	f240 4262 	movw	r2, #1122	; 0x462
 800e89e:	490e      	ldr	r1, [pc, #56]	; (800e8d8 <tcp_free_acked_segments.isra.1+0xbc>)
 800e8a0:	480e      	ldr	r0, [pc, #56]	; (800e8dc <tcp_free_acked_segments.isra.1+0xc0>)
 800e8a2:	f005 fa03 	bl	8013cac <iprintf>
  while (seg_list != NULL &&
 800e8a6:	2000      	movs	r0, #0
}
 800e8a8:	b003      	add	sp, #12
 800e8aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (seg_list != NULL &&
 800e8ae:	2d00      	cmp	r5, #0
 800e8b0:	d1c4      	bne.n	800e83c <tcp_free_acked_segments.isra.1+0x20>
 800e8b2:	e7f8      	b.n	800e8a6 <tcp_free_acked_segments.isra.1+0x8a>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800e8b4:	465b      	mov	r3, fp
 800e8b6:	f240 4257 	movw	r2, #1111	; 0x457
 800e8ba:	4651      	mov	r1, sl
 800e8bc:	4648      	mov	r0, r9
 800e8be:	f005 f9f5 	bl	8013cac <iprintf>
 800e8c2:	8833      	ldrh	r3, [r6, #0]
 800e8c4:	e7d8      	b.n	800e878 <tcp_free_acked_segments.isra.1+0x5c>
  while (seg_list != NULL &&
 800e8c6:	4620      	mov	r0, r4
}
 800e8c8:	b003      	add	sp, #12
 800e8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8ce:	bf00      	nop
 800e8d0:	24014044 	.word	0x24014044
 800e8d4:	08015cd0 	.word	0x08015cd0
 800e8d8:	08015a80 	.word	0x08015a80
 800e8dc:	08014afc 	.word	0x08014afc
 800e8e0:	2401402c 	.word	0x2401402c
 800e8e4:	08015a58 	.word	0x08015a58

0800e8e8 <tcp_receive>:
{
 800e8e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800e8ec:	4604      	mov	r4, r0
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	f000 8119 	beq.w	800eb26 <tcp_receive+0x23e>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800e8f4:	7d23      	ldrb	r3, [r4, #20]
 800e8f6:	2b03      	cmp	r3, #3
 800e8f8:	f240 8085 	bls.w	800ea06 <tcp_receive+0x11e>
  if (flags & TCP_ACK) {
 800e8fc:	4bb5      	ldr	r3, [pc, #724]	; (800ebd4 <tcp_receive+0x2ec>)
 800e8fe:	4db6      	ldr	r5, [pc, #728]	; (800ebd8 <tcp_receive+0x2f0>)
 800e900:	781a      	ldrb	r2, [r3, #0]
 800e902:	682b      	ldr	r3, [r5, #0]
 800e904:	06d6      	lsls	r6, r2, #27
 800e906:	d46a      	bmi.n	800e9de <tcp_receive+0xf6>
 800e908:	4eb4      	ldr	r6, [pc, #720]	; (800ebdc <tcp_receive+0x2f4>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800e90a:	8832      	ldrh	r2, [r6, #0]
 800e90c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e90e:	2a00      	cmp	r2, #0
 800e910:	d055      	beq.n	800e9be <tcp_receive+0xd6>
 800e912:	7d20      	ldrb	r0, [r4, #20]
 800e914:	2806      	cmp	r0, #6
 800e916:	d852      	bhi.n	800e9be <tcp_receive+0xd6>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800e918:	1acf      	subs	r7, r1, r3
 800e91a:	2f01      	cmp	r7, #1
 800e91c:	d406      	bmi.n	800e92c <tcp_receive+0x44>
 800e91e:	1a8a      	subs	r2, r1, r2
 800e920:	f1c3 0001 	rsb	r0, r3, #1
 800e924:	4402      	add	r2, r0
 800e926:	2a00      	cmp	r2, #0
 800e928:	f340 81c5 	ble.w	800ecb6 <tcp_receive+0x3ce>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800e92c:	1a5a      	subs	r2, r3, r1
 800e92e:	2a00      	cmp	r2, #0
 800e930:	f2c0 8101 	blt.w	800eb36 <tcp_receive+0x24e>
 800e934:	f103 0c01 	add.w	ip, r3, #1
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e938:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 800e93a:	ebac 0201 	sub.w	r2, ip, r1
 800e93e:	1a12      	subs	r2, r2, r0
 800e940:	2a00      	cmp	r2, #0
 800e942:	f340 80fd 	ble.w	800eb40 <tcp_receive+0x258>
        tcp_send_empty_ack(pcb);
 800e946:	4620      	mov	r0, r4
}
 800e948:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 800e94c:	f001 bf7c 	b.w	8010848 <tcp_send_empty_ack>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800e950:	ebac 0102 	sub.w	r1, ip, r2
 800e954:	2900      	cmp	r1, #0
 800e956:	da4e      	bge.n	800e9f6 <tcp_receive+0x10e>
 800e958:	49a1      	ldr	r1, [pc, #644]	; (800ebe0 <tcp_receive+0x2f8>)
 800e95a:	6809      	ldr	r1, [r1, #0]
 800e95c:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800e95e:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800e962:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800e966:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 800e968:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 800e96c:	bf38      	it	cc
 800e96e:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800e972:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800e974:	1a11      	subs	r1, r2, r0
 800e976:	2900      	cmp	r1, #0
 800e978:	dc4d      	bgt.n	800ea16 <tcp_receive+0x12e>
      if (tcplen == 0) {
 800e97a:	4e98      	ldr	r6, [pc, #608]	; (800ebdc <tcp_receive+0x2f4>)
 800e97c:	8831      	ldrh	r1, [r6, #0]
 800e97e:	2900      	cmp	r1, #0
 800e980:	d15a      	bne.n	800ea38 <tcp_receive+0x150>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800e982:	f8b4 8060 	ldrh.w	r8, [r4, #96]	; 0x60
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800e986:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800e988:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e98a:	4441      	add	r1, r8
 800e98c:	4561      	cmp	r1, ip
 800e98e:	d153      	bne.n	800ea38 <tcp_receive+0x150>
          if (pcb->rtime >= 0) {
 800e990:	8e21      	ldrh	r1, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 800e992:	0bc9      	lsrs	r1, r1, #15
 800e994:	d150      	bne.n	800ea38 <tcp_receive+0x150>
 800e996:	4290      	cmp	r0, r2
 800e998:	d14e      	bne.n	800ea38 <tcp_receive+0x150>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800e99a:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
 800e99e:	29ff      	cmp	r1, #255	; 0xff
 800e9a0:	f000 83c2 	beq.w	800f128 <tcp_receive+0x840>
                ++pcb->dupacks;
 800e9a4:	3101      	adds	r1, #1
 800e9a6:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 800e9a8:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 800e9aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 800e9ae:	f200 83bb 	bhi.w	800f128 <tcp_receive+0x840>
              if (pcb->dupacks >= 3) {
 800e9b2:	f000 83c4 	beq.w	800f13e <tcp_receive+0x856>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800e9b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e9b8:	2900      	cmp	r1, #0
 800e9ba:	d137      	bne.n	800ea2c <tcp_receive+0x144>
 800e9bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800e9be:	1a5a      	subs	r2, r3, r1
 800e9c0:	2a00      	cmp	r2, #0
 800e9c2:	db06      	blt.n	800e9d2 <tcp_receive+0xea>
 800e9c4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800e9c6:	f1c2 0201 	rsb	r2, r2, #1
 800e9ca:	4413      	add	r3, r2
 800e9cc:	1a5b      	subs	r3, r3, r1
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	dd03      	ble.n	800e9da <tcp_receive+0xf2>
      tcp_ack_now(pcb);
 800e9d2:	8b63      	ldrh	r3, [r4, #26]
 800e9d4:	f043 0302 	orr.w	r3, r3, #2
 800e9d8:	8363      	strh	r3, [r4, #26]
}
 800e9da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800e9de:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800e9e0:	4f80      	ldr	r7, [pc, #512]	; (800ebe4 <tcp_receive+0x2fc>)
 800e9e2:	1ac8      	subs	r0, r1, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800e9e4:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 800e9e8:	683a      	ldr	r2, [r7, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800e9ea:	2800      	cmp	r0, #0
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800e9ec:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800e9f0:	dbb2      	blt.n	800e958 <tcp_receive+0x70>
 800e9f2:	4299      	cmp	r1, r3
 800e9f4:	d0ac      	beq.n	800e950 <tcp_receive+0x68>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800e9f6:	4594      	cmp	ip, r2
 800e9f8:	d1bb      	bne.n	800e972 <tcp_receive+0x8a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800e9fa:	4979      	ldr	r1, [pc, #484]	; (800ebe0 <tcp_receive+0x2f8>)
 800e9fc:	6809      	ldr	r1, [r1, #0]
 800e9fe:	89c9      	ldrh	r1, [r1, #14]
 800ea00:	458e      	cmp	lr, r1
 800ea02:	d2b6      	bcs.n	800e972 <tcp_receive+0x8a>
 800ea04:	e7ab      	b.n	800e95e <tcp_receive+0x76>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800ea06:	4b78      	ldr	r3, [pc, #480]	; (800ebe8 <tcp_receive+0x300>)
 800ea08:	f240 427c 	movw	r2, #1148	; 0x47c
 800ea0c:	4977      	ldr	r1, [pc, #476]	; (800ebec <tcp_receive+0x304>)
 800ea0e:	4878      	ldr	r0, [pc, #480]	; (800ebf0 <tcp_receive+0x308>)
 800ea10:	f005 f94c 	bl	8013cac <iprintf>
 800ea14:	e772      	b.n	800e8fc <tcp_receive+0x14>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ea16:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ea18:	1ad3      	subs	r3, r2, r3
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	dd10      	ble.n	800ea40 <tcp_receive+0x158>
      tcp_send_empty_ack(pcb);
 800ea1e:	4620      	mov	r0, r4
 800ea20:	4e6e      	ldr	r6, [pc, #440]	; (800ebdc <tcp_receive+0x2f4>)
 800ea22:	f001 ff11 	bl	8010848 <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800ea26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea28:	b121      	cbz	r1, 800ea34 <tcp_receive+0x14c>
 800ea2a:	683a      	ldr	r2, [r7, #0]
 800ea2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ea2e:	1a9a      	subs	r2, r3, r2
 800ea30:	2a00      	cmp	r2, #0
 800ea32:	db57      	blt.n	800eae4 <tcp_receive+0x1fc>
 800ea34:	682b      	ldr	r3, [r5, #0]
 800ea36:	e768      	b.n	800e90a <tcp_receive+0x22>
        pcb->dupacks = 0;
 800ea38:	2300      	movs	r3, #0
 800ea3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea3e:	e7f2      	b.n	800ea26 <tcp_receive+0x13e>
      if (pcb->flags & TF_INFR) {
 800ea40:	8b63      	ldrh	r3, [r4, #26]
 800ea42:	0758      	lsls	r0, r3, #29
 800ea44:	d509      	bpl.n	800ea5a <tcp_receive+0x172>
        tcp_clear_flags(pcb, TF_INFR);
 800ea46:	f023 0304 	bic.w	r3, r3, #4
        pcb->cwnd = pcb->ssthresh;
 800ea4a:	f8b4 604a 	ldrh.w	r6, [r4, #74]	; 0x4a
        pcb->bytes_acked = 0;
 800ea4e:	2000      	movs	r0, #0
        tcp_clear_flags(pcb, TF_INFR);
 800ea50:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 800ea52:	f8a4 6048 	strh.w	r6, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 800ea56:	f8a4 006a 	strh.w	r0, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ea5a:	f9b4 603c 	ldrsh.w	r6, [r4, #60]	; 0x3c
      pcb->nrtx = 0;
 800ea5e:	2000      	movs	r0, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ea60:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 800ea62:	6462      	str	r2, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 800ea64:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ea66:	eb03 03e6 	add.w	r3, r3, r6, asr #3
      pcb->nrtx = 0;
 800ea6a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 800ea6e:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ea70:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 800ea74:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
      if (pcb->state >= ESTABLISHED) {
 800ea78:	f200 81c7 	bhi.w	800ee0a <tcp_receive+0x522>
 800ea7c:	f104 0666 	add.w	r6, r4, #102	; 0x66
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800ea80:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 800ea84:	4630      	mov	r0, r6
 800ea86:	f7ff fec9 	bl	800e81c <tcp_free_acked_segments.isra.1>
 800ea8a:	4602      	mov	r2, r0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ea8c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800ea8e:	4630      	mov	r0, r6
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800ea90:	6722      	str	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ea92:	f7ff fec3 	bl	800e81c <tcp_free_acked_segments.isra.1>
      if (pcb->unacked == NULL) {
 800ea96:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ea98:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 800ea9a:	2a00      	cmp	r2, #0
 800ea9c:	f000 8299 	beq.w	800efd2 <tcp_receive+0x6ea>
        pcb->rtime = 0;
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 800eaa8:	2800      	cmp	r0, #0
 800eaaa:	f000 828f 	beq.w	800efcc <tcp_receive+0x6e4>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800eaae:	4951      	ldr	r1, [pc, #324]	; (800ebf4 <tcp_receive+0x30c>)
 800eab0:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 800eab4:	880e      	ldrh	r6, [r1, #0]
      if (pcb->flags & TF_RTO) {
 800eab6:	8b61      	ldrh	r1, [r4, #26]
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800eab8:	4433      	add	r3, r6
      if (pcb->flags & TF_RTO) {
 800eaba:	050e      	lsls	r6, r1, #20
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800eabc:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 800eac0:	d52f      	bpl.n	800eb22 <tcp_receive+0x23a>
        if (pcb->unacked == NULL) {
 800eac2:	2a00      	cmp	r2, #0
 800eac4:	f000 82a1 	beq.w	800f00a <tcp_receive+0x722>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800eac8:	68d3      	ldr	r3, [r2, #12]
 800eaca:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 800eacc:	6858      	ldr	r0, [r3, #4]
 800eace:	f7fd f8a3 	bl	800bc18 <lwip_htonl>
 800ead2:	1a30      	subs	r0, r6, r0
 800ead4:	2800      	cmp	r0, #0
 800ead6:	dc24      	bgt.n	800eb22 <tcp_receive+0x23a>
          tcp_clear_flags(pcb, TF_RTO);
 800ead8:	8b63      	ldrh	r3, [r4, #26]
 800eada:	4e40      	ldr	r6, [pc, #256]	; (800ebdc <tcp_receive+0x2f4>)
 800eadc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800eae0:	8363      	strh	r3, [r4, #26]
 800eae2:	e7a0      	b.n	800ea26 <tcp_receive+0x13e>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800eae4:	4b44      	ldr	r3, [pc, #272]	; (800ebf8 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 800eae6:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	1a59      	subs	r1, r3, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 800eaee:	eba1 01e2 	sub.w	r1, r1, r2, asr #3
 800eaf2:	b289      	uxth	r1, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 800eaf4:	440a      	add	r2, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 800eaf6:	b208      	sxth	r0, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 800eaf8:	b212      	sxth	r2, r2
      if (m < 0) {
 800eafa:	2800      	cmp	r0, #0
      pcb->sa = (s16_t)(pcb->sa + m);
 800eafc:	87a2      	strh	r2, [r4, #60]	; 0x3c
      if (m < 0) {
 800eafe:	da01      	bge.n	800eb04 <tcp_receive+0x21c>
        m = (s16_t) - m;
 800eb00:	4249      	negs	r1, r1
 800eb02:	b208      	sxth	r0, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 800eb04:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 800eb08:	2700      	movs	r7, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 800eb0a:	eba3 01a3 	sub.w	r1, r3, r3, asr #2
      pcb->rttest = 0;
 800eb0e:	6367      	str	r7, [r4, #52]	; 0x34
 800eb10:	682b      	ldr	r3, [r5, #0]
      pcb->sv = (s16_t)(pcb->sv + m);
 800eb12:	4401      	add	r1, r0
 800eb14:	b289      	uxth	r1, r1
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800eb16:	eb01 02e2 	add.w	r2, r1, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 800eb1a:	87e1      	strh	r1, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800eb1c:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
 800eb20:	e6f3      	b.n	800e90a <tcp_receive+0x22>
 800eb22:	4e2e      	ldr	r6, [pc, #184]	; (800ebdc <tcp_receive+0x2f4>)
 800eb24:	e77f      	b.n	800ea26 <tcp_receive+0x13e>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800eb26:	4b30      	ldr	r3, [pc, #192]	; (800ebe8 <tcp_receive+0x300>)
 800eb28:	f240 427b 	movw	r2, #1147	; 0x47b
 800eb2c:	4933      	ldr	r1, [pc, #204]	; (800ebfc <tcp_receive+0x314>)
 800eb2e:	4830      	ldr	r0, [pc, #192]	; (800ebf0 <tcp_receive+0x308>)
 800eb30:	f005 f8bc 	bl	8013cac <iprintf>
 800eb34:	e6de      	b.n	800e8f4 <tcp_receive+0xc>
        tcp_ack_now(pcb);
 800eb36:	8b63      	ldrh	r3, [r4, #26]
 800eb38:	f043 0302 	orr.w	r3, r3, #2
 800eb3c:	8363      	strh	r3, [r4, #26]
 800eb3e:	e702      	b.n	800e946 <tcp_receive+0x5e>
      if (pcb->rcv_nxt == seqno) {
 800eb40:	428b      	cmp	r3, r1
 800eb42:	f000 8363 	beq.w	800f20c <tcp_receive+0x924>
        if (pcb->ooseq == NULL) {
 800eb46:	6f67      	ldr	r7, [r4, #116]	; 0x74
 800eb48:	2f00      	cmp	r7, #0
 800eb4a:	f000 827f 	beq.w	800f04c <tcp_receive+0x764>
            if (seqno == next->tcphdr->seqno) {
 800eb4e:	68f8      	ldr	r0, [r7, #12]
          struct tcp_seg *next, *prev = NULL;
 800eb50:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800eb54:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 800eb58:	6842      	ldr	r2, [r0, #4]
 800eb5a:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800eb5c:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 800eb60:	d018      	beq.n	800eb94 <tcp_receive+0x2ac>
              if (prev == NULL) {
 800eb62:	f1b8 0f00 	cmp.w	r8, #0
 800eb66:	d02a      	beq.n	800ebbe <tcp_receive+0x2d6>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800eb68:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800eb6c:	6849      	ldr	r1, [r1, #4]
 800eb6e:	ebae 0101 	sub.w	r1, lr, r1
 800eb72:	2900      	cmp	r1, #0
 800eb74:	db03      	blt.n	800eb7e <tcp_receive+0x296>
 800eb76:	f1b9 0f00 	cmp.w	r9, #0
 800eb7a:	f340 8270 	ble.w	800f05e <tcp_receive+0x776>
              if (next->next == NULL &&
 800eb7e:	6839      	ldr	r1, [r7, #0]
 800eb80:	46b8      	mov	r8, r7
 800eb82:	2900      	cmp	r1, #0
 800eb84:	d03e      	beq.n	800ec04 <tcp_receive+0x31c>
 800eb86:	460f      	mov	r7, r1
            if (seqno == next->tcphdr->seqno) {
 800eb88:	68f8      	ldr	r0, [r7, #12]
 800eb8a:	6842      	ldr	r2, [r0, #4]
 800eb8c:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800eb8e:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 800eb92:	d1e6      	bne.n	800eb62 <tcp_receive+0x27a>
              if (inseg.len > next->len) {
 800eb94:	481a      	ldr	r0, [pc, #104]	; (800ec00 <tcp_receive+0x318>)
 800eb96:	893b      	ldrh	r3, [r7, #8]
 800eb98:	8902      	ldrh	r2, [r0, #8]
 800eb9a:	429a      	cmp	r2, r3
 800eb9c:	f67f aed3 	bls.w	800e946 <tcp_receive+0x5e>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800eba0:	f7fe fdce 	bl	800d740 <tcp_seg_copy>
                if (cseg != NULL) {
 800eba4:	2800      	cmp	r0, #0
 800eba6:	f43f aece 	beq.w	800e946 <tcp_receive+0x5e>
                  if (prev != NULL) {
 800ebaa:	f1b8 0f00 	cmp.w	r8, #0
 800ebae:	f000 8315 	beq.w	800f1dc <tcp_receive+0x8f4>
                    prev->next = cseg;
 800ebb2:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800ebb6:	4639      	mov	r1, r7
 800ebb8:	f7ff fdb0 	bl	800e71c <tcp_oos_insert_segment>
 800ebbc:	e6c3      	b.n	800e946 <tcp_receive+0x5e>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800ebbe:	1a99      	subs	r1, r3, r2
 800ebc0:	2900      	cmp	r1, #0
 800ebc2:	dadc      	bge.n	800eb7e <tcp_receive+0x296>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800ebc4:	480e      	ldr	r0, [pc, #56]	; (800ec00 <tcp_receive+0x318>)
 800ebc6:	f7fe fdbb 	bl	800d740 <tcp_seg_copy>
                  if (cseg != NULL) {
 800ebca:	2800      	cmp	r0, #0
 800ebcc:	f43f aebb 	beq.w	800e946 <tcp_receive+0x5e>
                    pcb->ooseq = cseg;
 800ebd0:	6760      	str	r0, [r4, #116]	; 0x74
 800ebd2:	e7f0      	b.n	800ebb6 <tcp_receive+0x2ce>
 800ebd4:	24014030 	.word	0x24014030
 800ebd8:	24014050 	.word	0x24014050
 800ebdc:	24014066 	.word	0x24014066
 800ebe0:	24014058 	.word	0x24014058
 800ebe4:	2401402c 	.word	0x2401402c
 800ebe8:	08015cd0 	.word	0x08015cd0
 800ebec:	08015d3c 	.word	0x08015d3c
 800ebf0:	08014afc 	.word	0x08014afc
 800ebf4:	24014044 	.word	0x24014044
 800ebf8:	2401bfc0 	.word	0x2401bfc0
 800ebfc:	08015d20 	.word	0x08015d20
 800ec00:	24014034 	.word	0x24014034
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800ec04:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	f77f ae9d 	ble.w	800e946 <tcp_receive+0x5e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800ec0c:	8980      	ldrh	r0, [r0, #12]
 800ec0e:	f7fc ffff 	bl	800bc10 <lwip_htons>
 800ec12:	07c2      	lsls	r2, r0, #31
 800ec14:	f53f ae97 	bmi.w	800e946 <tcp_receive+0x5e>
                next->next = tcp_seg_copy(&inseg);
 800ec18:	48b0      	ldr	r0, [pc, #704]	; (800eedc <tcp_receive+0x5f4>)
 800ec1a:	f7fe fd91 	bl	800d740 <tcp_seg_copy>
 800ec1e:	6038      	str	r0, [r7, #0]
                if (next->next != NULL) {
 800ec20:	2800      	cmp	r0, #0
 800ec22:	f43f ae90 	beq.w	800e946 <tcp_receive+0x5e>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	893a      	ldrh	r2, [r7, #8]
 800ec2a:	6859      	ldr	r1, [r3, #4]
 800ec2c:	682b      	ldr	r3, [r5, #0]
 800ec2e:	440a      	add	r2, r1
 800ec30:	1ad2      	subs	r2, r2, r3
 800ec32:	2a00      	cmp	r2, #0
 800ec34:	dd05      	ble.n	800ec42 <tcp_receive+0x35a>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800ec36:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 800ec38:	6878      	ldr	r0, [r7, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800ec3a:	b299      	uxth	r1, r3
 800ec3c:	8139      	strh	r1, [r7, #8]
                    pbuf_realloc(next->p, next->len);
 800ec3e:	f7fe f99f 	bl	800cf80 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800ec42:	682a      	ldr	r2, [r5, #0]
 800ec44:	8833      	ldrh	r3, [r6, #0]
 800ec46:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ec48:	4413      	add	r3, r2
 800ec4a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800ec4c:	1a5b      	subs	r3, r3, r1
 800ec4e:	1a9b      	subs	r3, r3, r2
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	f77f ae78 	ble.w	800e946 <tcp_receive+0x5e>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	68db      	ldr	r3, [r3, #12]
 800ec5a:	8998      	ldrh	r0, [r3, #12]
 800ec5c:	f7fc ffd8 	bl	800bc10 <lwip_htons>
 800ec60:	07c3      	lsls	r3, r0, #31
 800ec62:	f100 82bf 	bmi.w	800f1e4 <tcp_receive+0x8fc>
 800ec66:	683a      	ldr	r2, [r7, #0]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800ec68:	6828      	ldr	r0, [r5, #0]
 800ec6a:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800ec6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec6e:	1a09      	subs	r1, r1, r0
                    pbuf_realloc(next->next->p, next->next->len);
 800ec70:	6850      	ldr	r0, [r2, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800ec72:	4419      	add	r1, r3
 800ec74:	b289      	uxth	r1, r1
 800ec76:	8111      	strh	r1, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800ec78:	f7fe f982 	bl	800cf80 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	68da      	ldr	r2, [r3, #12]
 800ec80:	891f      	ldrh	r7, [r3, #8]
 800ec82:	8990      	ldrh	r0, [r2, #12]
 800ec84:	f7fc ffc4 	bl	800bc10 <lwip_htons>
 800ec88:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ec8c:	6829      	ldr	r1, [r5, #0]
                    tcplen = TCP_TCPLEN(next->next);
 800ec8e:	bf18      	it	ne
 800ec90:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ec92:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800ec94:	6a60      	ldr	r0, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 800ec96:	443b      	add	r3, r7
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ec98:	4402      	add	r2, r0
                    tcplen = TCP_TCPLEN(next->next);
 800ec9a:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ec9c:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 800ec9e:	8033      	strh	r3, [r6, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800eca0:	4291      	cmp	r1, r2
 800eca2:	f43f ae50 	beq.w	800e946 <tcp_receive+0x5e>
 800eca6:	4b8e      	ldr	r3, [pc, #568]	; (800eee0 <tcp_receive+0x5f8>)
 800eca8:	f240 62f9 	movw	r2, #1785	; 0x6f9
 800ecac:	498d      	ldr	r1, [pc, #564]	; (800eee4 <tcp_receive+0x5fc>)
 800ecae:	488e      	ldr	r0, [pc, #568]	; (800eee8 <tcp_receive+0x600>)
 800ecb0:	f004 fffc 	bl	8013cac <iprintf>
 800ecb4:	e647      	b.n	800e946 <tcp_receive+0x5e>
      struct pbuf *p = inseg.p;
 800ecb6:	f8df 9224 	ldr.w	r9, [pc, #548]	; 800eedc <tcp_receive+0x5f4>
 800ecba:	f8d9 8004 	ldr.w	r8, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800ecbe:	f1b8 0f00 	cmp.w	r8, #0
 800ecc2:	f000 817b 	beq.w	800efbc <tcp_receive+0x6d4>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ecc6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800ecca:	429f      	cmp	r7, r3
 800eccc:	f200 80c5 	bhi.w	800ee5a <tcp_receive+0x572>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ecd0:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 800ecd4:	b2bf      	uxth	r7, r7
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ecd6:	891a      	ldrh	r2, [r3, #8]
 800ecd8:	42ba      	cmp	r2, r7
 800ecda:	f0c0 80b3 	bcc.w	800ee44 <tcp_receive+0x55c>
      inseg.len -= off;
 800ecde:	f8b9 1008 	ldrh.w	r1, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ece2:	1bd2      	subs	r2, r2, r7
      while (p->len < off) {
 800ece4:	f8b8 300a 	ldrh.w	r3, [r8, #10]
      inseg.len -= off;
 800ece8:	1bc9      	subs	r1, r1, r7
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ecea:	b292      	uxth	r2, r2
      while (p->len < off) {
 800ecec:	429f      	cmp	r7, r3
      inseg.len -= off;
 800ecee:	f8a9 1008 	strh.w	r1, [r9, #8]
      while (p->len < off) {
 800ecf2:	d90c      	bls.n	800ed0e <tcp_receive+0x426>
        p->len = 0;
 800ecf4:	2100      	movs	r1, #0
        off -= p->len;
 800ecf6:	1afb      	subs	r3, r7, r3
        p->len = 0;
 800ecf8:	f8a8 100a 	strh.w	r1, [r8, #10]
        p->tot_len = new_tot_len;
 800ecfc:	f8a8 2008 	strh.w	r2, [r8, #8]
        p = p->next;
 800ed00:	f8d8 8000 	ldr.w	r8, [r8]
        off -= p->len;
 800ed04:	b29f      	uxth	r7, r3
      while (p->len < off) {
 800ed06:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800ed0a:	42bb      	cmp	r3, r7
 800ed0c:	d3f3      	bcc.n	800ecf6 <tcp_receive+0x40e>
      pbuf_remove_header(p, off);
 800ed0e:	4639      	mov	r1, r7
 800ed10:	4640      	mov	r0, r8
 800ed12:	f7fd ffe1 	bl	800ccd8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800ed16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed18:	f8d9 100c 	ldr.w	r1, [r9, #12]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ed1c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800ed1e:	602b      	str	r3, [r5, #0]
 800ed20:	604b      	str	r3, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ed22:	2a00      	cmp	r2, #0
 800ed24:	f43f ae0f 	beq.w	800e946 <tcp_receive+0x5e>
        tcplen = TCP_TCPLEN(&inseg);
 800ed28:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800ed2c:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 800ed30:	8998      	ldrh	r0, [r3, #12]
 800ed32:	f7fc ff6d 	bl	800bc10 <lwip_htons>
 800ed36:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 800ed3a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 800ed3c:	bf18      	it	ne
 800ed3e:	2301      	movne	r3, #1
 800ed40:	443b      	add	r3, r7
 800ed42:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 800ed44:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 800ed46:	8033      	strh	r3, [r6, #0]
        if (tcplen > pcb->rcv_wnd) {
 800ed48:	f0c0 81a9 	bcc.w	800f09e <tcp_receive+0x7b6>
        if (pcb->ooseq != NULL) {
 800ed4c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	f000 8092 	beq.w	800ee78 <tcp_receive+0x590>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800ed54:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800ed58:	8998      	ldrh	r0, [r3, #12]
 800ed5a:	f7fc ff59 	bl	800bc10 <lwip_htons>
 800ed5e:	07c0      	lsls	r0, r0, #31
 800ed60:	f100 8087 	bmi.w	800ee72 <tcp_receive+0x58a>
 800ed64:	8833      	ldrh	r3, [r6, #0]
 800ed66:	f8d5 c000 	ldr.w	ip, [r5]
            struct tcp_seg *next = pcb->ooseq;
 800ed6a:	f8d4 8074 	ldr.w	r8, [r4, #116]	; 0x74
 800ed6e:	eb03 020c 	add.w	r2, r3, ip
            while (next &&
 800ed72:	f1b8 0f00 	cmp.w	r8, #0
 800ed76:	f000 8233 	beq.w	800f1e0 <tcp_receive+0x8f8>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800ed7a:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800ed7e:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 800ed82:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800ed86:	eba2 0e0a 	sub.w	lr, r2, sl
 800ed8a:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 800ed8e:	2900      	cmp	r1, #0
 800ed90:	da19      	bge.n	800edc6 <tcp_receive+0x4de>
 800ed92:	e1d8      	b.n	800f146 <tcp_receive+0x85e>
              next = next->next;
 800ed94:	f8d8 7000 	ldr.w	r7, [r8]
              tcp_seg_free(tmp);
 800ed98:	4640      	mov	r0, r8
 800ed9a:	f7fe fcb9 	bl	800d710 <tcp_seg_free>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800ed9e:	8833      	ldrh	r3, [r6, #0]
 800eda0:	46b8      	mov	r8, r7
            while (next &&
 800eda2:	2f00      	cmp	r7, #0
 800eda4:	f000 8207 	beq.w	800f1b6 <tcp_receive+0x8ce>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800eda8:	f8d5 c000 	ldr.w	ip, [r5]
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	eb03 020c 	add.w	r2, r3, ip
 800edb2:	8939      	ldrh	r1, [r7, #8]
 800edb4:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800edb8:	eba2 0e0a 	sub.w	lr, r2, sl
 800edbc:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 800edc0:	2900      	cmp	r1, #0
 800edc2:	f2c0 81c1 	blt.w	800f148 <tcp_receive+0x860>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800edc6:	8980      	ldrh	r0, [r0, #12]
 800edc8:	f7fc ff22 	bl	800bc10 <lwip_htons>
 800edcc:	07c1      	lsls	r1, r0, #31
 800edce:	d5e1      	bpl.n	800ed94 <tcp_receive+0x4ac>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800edd0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800edd4:	8998      	ldrh	r0, [r3, #12]
 800edd6:	f7fc ff1b 	bl	800bc10 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800edda:	0782      	lsls	r2, r0, #30
 800eddc:	d4da      	bmi.n	800ed94 <tcp_receive+0x4ac>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800edde:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800ede2:	2001      	movs	r0, #1
 800ede4:	899f      	ldrh	r7, [r3, #12]
 800ede6:	f7fc ff13 	bl	800bc10 <lwip_htons>
 800edea:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800edee:	4338      	orrs	r0, r7
                tcplen = TCP_TCPLEN(&inseg);
 800edf0:	f8b9 7008 	ldrh.w	r7, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800edf4:	b280      	uxth	r0, r0
 800edf6:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800edf8:	f7fc ff0a 	bl	800bc10 <lwip_htons>
 800edfc:	f010 0003 	ands.w	r0, r0, #3
 800ee00:	bf18      	it	ne
 800ee02:	2001      	movne	r0, #1
 800ee04:	4407      	add	r7, r0
 800ee06:	8037      	strh	r7, [r6, #0]
 800ee08:	e7c4      	b.n	800ed94 <tcp_receive+0x4ac>
        if (pcb->cwnd < pcb->ssthresh) {
 800ee0a:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800ee0e:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 800ee10:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 800ee14:	4293      	cmp	r3, r2
 800ee16:	f240 80e0 	bls.w	800efda <tcp_receive+0x6f2>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800ee1a:	8b60      	ldrh	r0, [r4, #26]
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800ee1c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800ee1e:	f410 6f00 	tst.w	r0, #2048	; 0x800
 800ee22:	bf0c      	ite	eq
 800ee24:	2002      	moveq	r0, #2
 800ee26:	2001      	movne	r0, #1
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800ee28:	fb13 f300 	smulbb	r3, r3, r0
 800ee2c:	b29b      	uxth	r3, r3
          TCP_WND_INC(pcb->cwnd, increase);
 800ee2e:	428b      	cmp	r3, r1
 800ee30:	bf94      	ite	ls
 800ee32:	18d1      	addls	r1, r2, r3
 800ee34:	1851      	addhi	r1, r2, r1
 800ee36:	b289      	uxth	r1, r1
 800ee38:	428a      	cmp	r2, r1
 800ee3a:	f200 80f6 	bhi.w	800f02a <tcp_receive+0x742>
 800ee3e:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
 800ee42:	e61b      	b.n	800ea7c <tcp_receive+0x194>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ee44:	4b26      	ldr	r3, [pc, #152]	; (800eee0 <tcp_receive+0x5f8>)
 800ee46:	f240 5297 	movw	r2, #1431	; 0x597
 800ee4a:	4928      	ldr	r1, [pc, #160]	; (800eeec <tcp_receive+0x604>)
 800ee4c:	4826      	ldr	r0, [pc, #152]	; (800eee8 <tcp_receive+0x600>)
 800ee4e:	f004 ff2d 	bl	8013cac <iprintf>
 800ee52:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ee56:	891a      	ldrh	r2, [r3, #8]
 800ee58:	e741      	b.n	800ecde <tcp_receive+0x3f6>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ee5a:	4b21      	ldr	r3, [pc, #132]	; (800eee0 <tcp_receive+0x5f8>)
 800ee5c:	f240 5295 	movw	r2, #1429	; 0x595
 800ee60:	4923      	ldr	r1, [pc, #140]	; (800eef0 <tcp_receive+0x608>)
 800ee62:	4821      	ldr	r0, [pc, #132]	; (800eee8 <tcp_receive+0x600>)
 800ee64:	f004 ff22 	bl	8013cac <iprintf>
 800ee68:	e732      	b.n	800ecd0 <tcp_receive+0x3e8>
              pcb->ooseq = pcb->ooseq->next;
 800ee6a:	6803      	ldr	r3, [r0, #0]
 800ee6c:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800ee6e:	f7fe fc4f 	bl	800d710 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800ee72:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800ee74:	2800      	cmp	r0, #0
 800ee76:	d1f8      	bne.n	800ee6a <tcp_receive+0x582>
 800ee78:	8833      	ldrh	r3, [r6, #0]
 800ee7a:	682a      	ldr	r2, [r5, #0]
 800ee7c:	441a      	add	r2, r3
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800ee7e:	8d21      	ldrh	r1, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 800ee80:	6262      	str	r2, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800ee82:	4299      	cmp	r1, r3
 800ee84:	f0c0 8146 	bcc.w	800f114 <tcp_receive+0x82c>
        pcb->rcv_wnd -= tcplen;
 800ee88:	1acb      	subs	r3, r1, r3
        tcp_update_rcv_ann_wnd(pcb);
 800ee8a:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 800ee8c:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 800ee8e:	f7fe fbc3 	bl	800d618 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 800ee92:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ee96:	891a      	ldrh	r2, [r3, #8]
 800ee98:	b122      	cbz	r2, 800eea4 <tcp_receive+0x5bc>
          recv_data = inseg.p;
 800ee9a:	4916      	ldr	r1, [pc, #88]	; (800eef4 <tcp_receive+0x60c>)
          inseg.p = NULL;
 800ee9c:	2200      	movs	r2, #0
          recv_data = inseg.p;
 800ee9e:	600b      	str	r3, [r1, #0]
          inseg.p = NULL;
 800eea0:	f8c9 2004 	str.w	r2, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800eea4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800eea8:	8998      	ldrh	r0, [r3, #12]
 800eeaa:	f7fc feb1 	bl	800bc10 <lwip_htons>
 800eeae:	07c6      	lsls	r6, r0, #31
 800eeb0:	d504      	bpl.n	800eebc <tcp_receive+0x5d4>
          recv_flags |= TF_GOT_FIN;
 800eeb2:	4a11      	ldr	r2, [pc, #68]	; (800eef8 <tcp_receive+0x610>)
 800eeb4:	7813      	ldrb	r3, [r2, #0]
 800eeb6:	f043 0320 	orr.w	r3, r3, #32
 800eeba:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 800eebc:	6f66      	ldr	r6, [r4, #116]	; 0x74
 800eebe:	2e00      	cmp	r6, #0
 800eec0:	f000 80b8 	beq.w	800f034 <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800eec4:	68f3      	ldr	r3, [r6, #12]
 800eec6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800eec8:	6859      	ldr	r1, [r3, #4]
        while (pcb->ooseq != NULL &&
 800eeca:	428a      	cmp	r2, r1
 800eecc:	f040 80b2 	bne.w	800f034 <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800eed0:	f8df 900c 	ldr.w	r9, [pc, #12]	; 800eee0 <tcp_receive+0x5f8>
 800eed4:	f8df 8024 	ldr.w	r8, [pc, #36]	; 800eefc <tcp_receive+0x614>
 800eed8:	4f03      	ldr	r7, [pc, #12]	; (800eee8 <tcp_receive+0x600>)
 800eeda:	e04a      	b.n	800ef72 <tcp_receive+0x68a>
 800eedc:	24014034 	.word	0x24014034
 800eee0:	08015cd0 	.word	0x08015cd0
 800eee4:	08015d88 	.word	0x08015d88
 800eee8:	08014afc 	.word	0x08014afc
 800eeec:	08015d78 	.word	0x08015d78
 800eef0:	08015d68 	.word	0x08015d68
 800eef4:	24014048 	.word	0x24014048
 800eef8:	2401404c 	.word	0x2401404c
 800eefc:	08015e1c 	.word	0x08015e1c
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800ef00:	68f3      	ldr	r3, [r6, #12]
 800ef02:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 800ef06:	8998      	ldrh	r0, [r3, #12]
 800ef08:	f7fc fe82 	bl	800bc10 <lwip_htons>
 800ef0c:	f010 0303 	ands.w	r3, r0, #3
 800ef10:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800ef12:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800ef14:	bf18      	it	ne
 800ef16:	2301      	movne	r3, #1
 800ef18:	4453      	add	r3, sl
 800ef1a:	1ad3      	subs	r3, r2, r3
 800ef1c:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800ef1e:	f7fe fb7b 	bl	800d618 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 800ef22:	6871      	ldr	r1, [r6, #4]
 800ef24:	890b      	ldrh	r3, [r1, #8]
 800ef26:	b13b      	cbz	r3, 800ef38 <tcp_receive+0x650>
            if (recv_data) {
 800ef28:	4bba      	ldr	r3, [pc, #744]	; (800f214 <tcp_receive+0x92c>)
 800ef2a:	6818      	ldr	r0, [r3, #0]
 800ef2c:	2800      	cmp	r0, #0
 800ef2e:	d06a      	beq.n	800f006 <tcp_receive+0x71e>
              pbuf_cat(recv_data, cseg->p);
 800ef30:	f7fe f8ac 	bl	800d08c <pbuf_cat>
            cseg->p = NULL;
 800ef34:	2300      	movs	r3, #0
 800ef36:	6073      	str	r3, [r6, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800ef38:	68f3      	ldr	r3, [r6, #12]
 800ef3a:	8998      	ldrh	r0, [r3, #12]
 800ef3c:	f7fc fe68 	bl	800bc10 <lwip_htons>
 800ef40:	07c0      	lsls	r0, r0, #31
 800ef42:	d509      	bpl.n	800ef58 <tcp_receive+0x670>
            recv_flags |= TF_GOT_FIN;
 800ef44:	4ab4      	ldr	r2, [pc, #720]	; (800f218 <tcp_receive+0x930>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800ef46:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 800ef48:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800ef4a:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 800ef4c:	f043 0320 	orr.w	r3, r3, #32
 800ef50:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800ef52:	d101      	bne.n	800ef58 <tcp_receive+0x670>
              pcb->state = CLOSE_WAIT;
 800ef54:	2307      	movs	r3, #7
 800ef56:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 800ef58:	6833      	ldr	r3, [r6, #0]
          tcp_seg_free(cseg);
 800ef5a:	4630      	mov	r0, r6
          pcb->ooseq = cseg->next;
 800ef5c:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 800ef5e:	f7fe fbd7 	bl	800d710 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800ef62:	6f66      	ldr	r6, [r4, #116]	; 0x74
 800ef64:	2e00      	cmp	r6, #0
 800ef66:	d065      	beq.n	800f034 <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800ef68:	68f3      	ldr	r3, [r6, #12]
        while (pcb->ooseq != NULL &&
 800ef6a:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800ef6c:	685a      	ldr	r2, [r3, #4]
        while (pcb->ooseq != NULL &&
 800ef6e:	428a      	cmp	r2, r1
 800ef70:	d160      	bne.n	800f034 <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 800ef72:	602a      	str	r2, [r5, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800ef74:	8998      	ldrh	r0, [r3, #12]
 800ef76:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 800ef7a:	f7fc fe49 	bl	800bc10 <lwip_htons>
 800ef7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef80:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800ef84:	68f2      	ldr	r2, [r6, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800ef86:	bf18      	it	ne
 800ef88:	2001      	movne	r0, #1
 800ef8a:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800ef8c:	f8b4 b028 	ldrh.w	fp, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800ef90:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800ef92:	f8b6 a008 	ldrh.w	sl, [r6, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800ef96:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800ef98:	8990      	ldrh	r0, [r2, #12]
 800ef9a:	f7fc fe39 	bl	800bc10 <lwip_htons>
 800ef9e:	f010 0003 	ands.w	r0, r0, #3
 800efa2:	bf18      	it	ne
 800efa4:	2001      	movne	r0, #1
 800efa6:	4450      	add	r0, sl
 800efa8:	4583      	cmp	fp, r0
 800efaa:	d2a9      	bcs.n	800ef00 <tcp_receive+0x618>
 800efac:	464b      	mov	r3, r9
 800efae:	f240 622c 	movw	r2, #1580	; 0x62c
 800efb2:	4641      	mov	r1, r8
 800efb4:	4638      	mov	r0, r7
 800efb6:	f004 fe79 	bl	8013cac <iprintf>
 800efba:	e7a1      	b.n	800ef00 <tcp_receive+0x618>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800efbc:	4b97      	ldr	r3, [pc, #604]	; (800f21c <tcp_receive+0x934>)
 800efbe:	f240 5294 	movw	r2, #1428	; 0x594
 800efc2:	4997      	ldr	r1, [pc, #604]	; (800f220 <tcp_receive+0x938>)
 800efc4:	4897      	ldr	r0, [pc, #604]	; (800f224 <tcp_receive+0x93c>)
 800efc6:	f004 fe71 	bl	8013cac <iprintf>
 800efca:	e67c      	b.n	800ecc6 <tcp_receive+0x3de>
        pcb->unsent_oversize = 0;
 800efcc:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 800efd0:	e56d      	b.n	800eaae <tcp_receive+0x1c6>
        pcb->rtime = -1;
 800efd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800efd6:	8623      	strh	r3, [r4, #48]	; 0x30
 800efd8:	e564      	b.n	800eaa4 <tcp_receive+0x1bc>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800efda:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800efde:	4419      	add	r1, r3
 800efe0:	b289      	uxth	r1, r1
 800efe2:	428b      	cmp	r3, r1
 800efe4:	d82f      	bhi.n	800f046 <tcp_receive+0x75e>
          if (pcb->bytes_acked >= pcb->cwnd) {
 800efe6:	428a      	cmp	r2, r1
          TCP_WND_INC(pcb->bytes_acked, acked);
 800efe8:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800efec:	f63f ad46 	bhi.w	800ea7c <tcp_receive+0x194>
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800eff0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800eff2:	1a89      	subs	r1, r1, r2
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800eff4:	4413      	add	r3, r2
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800eff6:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800effa:	b29b      	uxth	r3, r3
 800effc:	429a      	cmp	r2, r3
 800effe:	d814      	bhi.n	800f02a <tcp_receive+0x742>
 800f000:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 800f004:	e53a      	b.n	800ea7c <tcp_receive+0x194>
              recv_data = cseg->p;
 800f006:	6019      	str	r1, [r3, #0]
 800f008:	e794      	b.n	800ef34 <tcp_receive+0x64c>
          if ((pcb->unsent == NULL) ||
 800f00a:	b148      	cbz	r0, 800f020 <tcp_receive+0x738>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800f00c:	68c3      	ldr	r3, [r0, #12]
 800f00e:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 800f010:	6858      	ldr	r0, [r3, #4]
 800f012:	f7fc fe01 	bl	800bc18 <lwip_htonl>
 800f016:	1a30      	subs	r0, r6, r0
          if ((pcb->unsent == NULL) ||
 800f018:	2800      	cmp	r0, #0
 800f01a:	f73f ad82 	bgt.w	800eb22 <tcp_receive+0x23a>
 800f01e:	8b61      	ldrh	r1, [r4, #26]
            tcp_clear_flags(pcb, TF_RTO);
 800f020:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800f024:	4e80      	ldr	r6, [pc, #512]	; (800f228 <tcp_receive+0x940>)
 800f026:	8361      	strh	r1, [r4, #26]
 800f028:	e4fd      	b.n	800ea26 <tcp_receive+0x13e>
          TCP_WND_INC(pcb->cwnd, increase);
 800f02a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f02e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 800f032:	e523      	b.n	800ea7c <tcp_receive+0x194>
        tcp_ack(pcb);
 800f034:	8b63      	ldrh	r3, [r4, #26]
 800f036:	07d9      	lsls	r1, r3, #31
 800f038:	d50d      	bpl.n	800f056 <tcp_receive+0x76e>
 800f03a:	f023 0301 	bic.w	r3, r3, #1
 800f03e:	f043 0302 	orr.w	r3, r3, #2
 800f042:	8363      	strh	r3, [r4, #26]
 800f044:	e4c9      	b.n	800e9da <tcp_receive+0xf2>
          if (pcb->bytes_acked >= pcb->cwnd) {
 800f046:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800f04a:	e7d1      	b.n	800eff0 <tcp_receive+0x708>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800f04c:	4877      	ldr	r0, [pc, #476]	; (800f22c <tcp_receive+0x944>)
 800f04e:	f7fe fb77 	bl	800d740 <tcp_seg_copy>
 800f052:	6760      	str	r0, [r4, #116]	; 0x74
 800f054:	e477      	b.n	800e946 <tcp_receive+0x5e>
        tcp_ack(pcb);
 800f056:	f043 0301 	orr.w	r3, r3, #1
 800f05a:	8363      	strh	r3, [r4, #26]
 800f05c:	e4bd      	b.n	800e9da <tcp_receive+0xf2>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800f05e:	4873      	ldr	r0, [pc, #460]	; (800f22c <tcp_receive+0x944>)
 800f060:	f7fe fb6e 	bl	800d740 <tcp_seg_copy>
                  if (cseg != NULL) {
 800f064:	4606      	mov	r6, r0
 800f066:	2800      	cmp	r0, #0
 800f068:	f43f ac6d 	beq.w	800e946 <tcp_receive+0x5e>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800f06c:	f8d8 200c 	ldr.w	r2, [r8, #12]
 800f070:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800f074:	6851      	ldr	r1, [r2, #4]
 800f076:	682a      	ldr	r2, [r5, #0]
 800f078:	440b      	add	r3, r1
 800f07a:	1a9b      	subs	r3, r3, r2
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	dd07      	ble.n	800f090 <tcp_receive+0x7a8>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800f080:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 800f082:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800f086:	b291      	uxth	r1, r2
 800f088:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 800f08c:	f7fd ff78 	bl	800cf80 <pbuf_realloc>
                    prev->next = cseg;
 800f090:	f8c8 6000 	str.w	r6, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800f094:	4639      	mov	r1, r7
 800f096:	4630      	mov	r0, r6
 800f098:	f7ff fb40 	bl	800e71c <tcp_oos_insert_segment>
 800f09c:	e453      	b.n	800e946 <tcp_receive+0x5e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f09e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800f0a2:	8998      	ldrh	r0, [r3, #12]
 800f0a4:	f7fc fdb4 	bl	800bc10 <lwip_htons>
 800f0a8:	07c2      	lsls	r2, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f0aa:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f0ae:	f100 8085 	bmi.w	800f1bc <tcp_receive+0x8d4>
 800f0b2:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 800f0b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800f0b6:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f0ba:	f7fc fda9 	bl	800bc10 <lwip_htons>
 800f0be:	0787      	lsls	r7, r0, #30
            inseg.len -= 1;
 800f0c0:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f0c4:	d503      	bpl.n	800f0ce <tcp_receive+0x7e6>
            inseg.len -= 1;
 800f0c6:	3901      	subs	r1, #1
 800f0c8:	b289      	uxth	r1, r1
 800f0ca:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 800f0ce:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800f0d2:	f7fd ff55 	bl	800cf80 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800f0d6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800f0da:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 800f0de:	8998      	ldrh	r0, [r3, #12]
 800f0e0:	f7fc fd96 	bl	800bc10 <lwip_htons>
 800f0e4:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f0e8:	682a      	ldr	r2, [r5, #0]
          tcplen = TCP_TCPLEN(&inseg);
 800f0ea:	bf18      	it	ne
 800f0ec:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f0ee:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
 800f0f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 800f0f4:	443b      	add	r3, r7
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f0f6:	4461      	add	r1, ip
          tcplen = TCP_TCPLEN(&inseg);
 800f0f8:	b29b      	uxth	r3, r3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f0fa:	441a      	add	r2, r3
          tcplen = TCP_TCPLEN(&inseg);
 800f0fc:	8033      	strh	r3, [r6, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f0fe:	428a      	cmp	r2, r1
 800f100:	f43f ae24 	beq.w	800ed4c <tcp_receive+0x464>
 800f104:	4b45      	ldr	r3, [pc, #276]	; (800f21c <tcp_receive+0x934>)
 800f106:	f240 52cc 	movw	r2, #1484	; 0x5cc
 800f10a:	4949      	ldr	r1, [pc, #292]	; (800f230 <tcp_receive+0x948>)
 800f10c:	4845      	ldr	r0, [pc, #276]	; (800f224 <tcp_receive+0x93c>)
 800f10e:	f004 fdcd 	bl	8013cac <iprintf>
 800f112:	e61b      	b.n	800ed4c <tcp_receive+0x464>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800f114:	4b41      	ldr	r3, [pc, #260]	; (800f21c <tcp_receive+0x934>)
 800f116:	f240 6207 	movw	r2, #1543	; 0x607
 800f11a:	4946      	ldr	r1, [pc, #280]	; (800f234 <tcp_receive+0x94c>)
 800f11c:	4841      	ldr	r0, [pc, #260]	; (800f224 <tcp_receive+0x93c>)
 800f11e:	f004 fdc5 	bl	8013cac <iprintf>
 800f122:	8833      	ldrh	r3, [r6, #0]
 800f124:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800f126:	e6af      	b.n	800ee88 <tcp_receive+0x5a0>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f128:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 800f12c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800f12e:	4413      	add	r3, r2
 800f130:	b29b      	uxth	r3, r3
 800f132:	429a      	cmp	r2, r3
 800f134:	d901      	bls.n	800f13a <tcp_receive+0x852>
 800f136:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f13a:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 800f13e:	4620      	mov	r0, r4
 800f140:	f001 faf8 	bl	8010734 <tcp_rexmit_fast>
 800f144:	e46f      	b.n	800ea26 <tcp_receive+0x13e>
            while (next &&
 800f146:	4647      	mov	r7, r8
            if (next &&
 800f148:	f1be 0f00 	cmp.w	lr, #0
 800f14c:	dc01      	bgt.n	800f152 <tcp_receive+0x86a>
            pcb->ooseq = next;
 800f14e:	6767      	str	r7, [r4, #116]	; 0x74
 800f150:	e695      	b.n	800ee7e <tcp_receive+0x596>
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f152:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800f156:	ebaa 0c0c 	sub.w	ip, sl, ip
 800f15a:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f15e:	8998      	ldrh	r0, [r3, #12]
 800f160:	f7fc fd56 	bl	800bc10 <lwip_htons>
 800f164:	0783      	lsls	r3, r0, #30
 800f166:	d504      	bpl.n	800f172 <tcp_receive+0x88a>
                inseg.len -= 1;
 800f168:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800f16c:	3b01      	subs	r3, #1
 800f16e:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 800f172:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 800f176:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800f17a:	f7fd ff01 	bl	800cf80 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800f17e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800f182:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 800f186:	8998      	ldrh	r0, [r3, #12]
 800f188:	f7fc fd42 	bl	800bc10 <lwip_htons>
 800f18c:	f010 0303 	ands.w	r3, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800f190:	682a      	ldr	r2, [r5, #0]
              tcplen = TCP_TCPLEN(&inseg);
 800f192:	bf18      	it	ne
 800f194:	2301      	movne	r3, #1
 800f196:	4443      	add	r3, r8
 800f198:	b29b      	uxth	r3, r3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800f19a:	1899      	adds	r1, r3, r2
 800f19c:	68fa      	ldr	r2, [r7, #12]
              tcplen = TCP_TCPLEN(&inseg);
 800f19e:	8033      	strh	r3, [r6, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800f1a0:	6852      	ldr	r2, [r2, #4]
 800f1a2:	4291      	cmp	r1, r2
 800f1a4:	d0d3      	beq.n	800f14e <tcp_receive+0x866>
 800f1a6:	4b1d      	ldr	r3, [pc, #116]	; (800f21c <tcp_receive+0x934>)
 800f1a8:	f240 52fd 	movw	r2, #1533	; 0x5fd
 800f1ac:	4922      	ldr	r1, [pc, #136]	; (800f238 <tcp_receive+0x950>)
 800f1ae:	481d      	ldr	r0, [pc, #116]	; (800f224 <tcp_receive+0x93c>)
 800f1b0:	f004 fd7c 	bl	8013cac <iprintf>
 800f1b4:	8833      	ldrh	r3, [r6, #0]
 800f1b6:	682a      	ldr	r2, [r5, #0]
 800f1b8:	441a      	add	r2, r3
 800f1ba:	e7c8      	b.n	800f14e <tcp_receive+0x866>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f1bc:	899f      	ldrh	r7, [r3, #12]
 800f1be:	4638      	mov	r0, r7
 800f1c0:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 800f1c4:	f7fc fd24 	bl	800bc10 <lwip_htons>
 800f1c8:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800f1cc:	f7fc fd20 	bl	800bc10 <lwip_htons>
 800f1d0:	4338      	orrs	r0, r7
 800f1d2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800f1d6:	b280      	uxth	r0, r0
 800f1d8:	8198      	strh	r0, [r3, #12]
 800f1da:	e76b      	b.n	800f0b4 <tcp_receive+0x7cc>
                    pcb->ooseq = cseg;
 800f1dc:	6760      	str	r0, [r4, #116]	; 0x74
 800f1de:	e4ea      	b.n	800ebb6 <tcp_receive+0x2ce>
            while (next &&
 800f1e0:	4647      	mov	r7, r8
 800f1e2:	e7b4      	b.n	800f14e <tcp_receive+0x866>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	68db      	ldr	r3, [r3, #12]
 800f1e8:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 800f1ec:	4640      	mov	r0, r8
 800f1ee:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 800f1f2:	f7fc fd0d 	bl	800bc10 <lwip_htons>
 800f1f6:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800f1fa:	f7fc fd09 	bl	800bc10 <lwip_htons>
 800f1fe:	683a      	ldr	r2, [r7, #0]
 800f200:	ea48 0800 	orr.w	r8, r8, r0
 800f204:	68d3      	ldr	r3, [r2, #12]
 800f206:	f8a3 800c 	strh.w	r8, [r3, #12]
 800f20a:	e52d      	b.n	800ec68 <tcp_receive+0x380>
 800f20c:	f8df 901c 	ldr.w	r9, [pc, #28]	; 800f22c <tcp_receive+0x944>
 800f210:	e58a      	b.n	800ed28 <tcp_receive+0x440>
 800f212:	bf00      	nop
 800f214:	24014048 	.word	0x24014048
 800f218:	2401404c 	.word	0x2401404c
 800f21c:	08015cd0 	.word	0x08015cd0
 800f220:	08015d58 	.word	0x08015d58
 800f224:	08014afc 	.word	0x08014afc
 800f228:	24014066 	.word	0x24014066
 800f22c:	24014034 	.word	0x24014034
 800f230:	08015d88 	.word	0x08015d88
 800f234:	08015dfc 	.word	0x08015dfc
 800f238:	08015dc0 	.word	0x08015dc0

0800f23c <tcp_input>:
{
 800f23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f240:	4605      	mov	r5, r0
{
 800f242:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f244:	2800      	cmp	r0, #0
 800f246:	f000 8109 	beq.w	800f45c <tcp_input+0x220>
  TCP_STATS_INC(tcp.recv);
 800f24a:	4c88      	ldr	r4, [pc, #544]	; (800f46c <tcp_input+0x230>)
  if (p->len < TCP_HLEN) {
 800f24c:	8969      	ldrh	r1, [r5, #10]
  TCP_STATS_INC(tcp.recv);
 800f24e:	f8b4 2092 	ldrh.w	r2, [r4, #146]	; 0x92
  MIB2_STATS_INC(mib2.tcpinsegs);
 800f252:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
  if (p->len < TCP_HLEN) {
 800f256:	2913      	cmp	r1, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 800f258:	6868      	ldr	r0, [r5, #4]
  TCP_STATS_INC(tcp.recv);
 800f25a:	f102 0201 	add.w	r2, r2, #1
  tcphdr = (struct tcp_hdr *)p->payload;
 800f25e:	4e84      	ldr	r6, [pc, #528]	; (800f470 <tcp_input+0x234>)
  MIB2_STATS_INC(mib2.tcpinsegs);
 800f260:	f103 0301 	add.w	r3, r3, #1
  TCP_STATS_INC(tcp.recv);
 800f264:	f8a4 2092 	strh.w	r2, [r4, #146]	; 0x92
  MIB2_STATS_INC(mib2.tcpinsegs);
 800f268:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
  tcphdr = (struct tcp_hdr *)p->payload;
 800f26c:	6030      	str	r0, [r6, #0]
  if (p->len < TCP_HLEN) {
 800f26e:	d814      	bhi.n	800f29a <tcp_input+0x5e>
      TCP_STATS_INC(tcp.lenerr);
 800f270:	f8b4 309a 	ldrh.w	r3, [r4, #154]	; 0x9a
 800f274:	3301      	adds	r3, #1
 800f276:	f8a4 309a 	strh.w	r3, [r4, #154]	; 0x9a
  TCP_STATS_INC(tcp.drop);
 800f27a:	f8b4 2096 	ldrh.w	r2, [r4, #150]	; 0x96
  pbuf_free(p);
 800f27e:	4628      	mov	r0, r5
  MIB2_STATS_INC(mib2.tcpinerrs);
 800f280:	f8d4 315c 	ldr.w	r3, [r4, #348]	; 0x15c
  TCP_STATS_INC(tcp.drop);
 800f284:	3201      	adds	r2, #1
  MIB2_STATS_INC(mib2.tcpinerrs);
 800f286:	3301      	adds	r3, #1
  TCP_STATS_INC(tcp.drop);
 800f288:	f8a4 2096 	strh.w	r2, [r4, #150]	; 0x96
  MIB2_STATS_INC(mib2.tcpinerrs);
 800f28c:	f8c4 315c 	str.w	r3, [r4, #348]	; 0x15c
}
 800f290:	b007      	add	sp, #28
 800f292:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800f296:	f7fd bd5b 	b.w	800cd50 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f29a:	4f76      	ldr	r7, [pc, #472]	; (800f474 <tcp_input+0x238>)
 800f29c:	6839      	ldr	r1, [r7, #0]
 800f29e:	6978      	ldr	r0, [r7, #20]
 800f2a0:	f003 fb2c 	bl	80128fc <ip4_addr_isbroadcast_u32>
 800f2a4:	4680      	mov	r8, r0
 800f2a6:	2800      	cmp	r0, #0
 800f2a8:	f040 80d2 	bne.w	800f450 <tcp_input+0x214>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f2b2:	2be0      	cmp	r3, #224	; 0xe0
 800f2b4:	f000 80cc 	beq.w	800f450 <tcp_input+0x214>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f2b8:	6833      	ldr	r3, [r6, #0]
 800f2ba:	8998      	ldrh	r0, [r3, #12]
 800f2bc:	f7fc fca8 	bl	800bc10 <lwip_htons>
 800f2c0:	0a81      	lsrs	r1, r0, #10
 800f2c2:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f2c6:	2913      	cmp	r1, #19
 800f2c8:	d9d2      	bls.n	800f270 <tcp_input+0x34>
 800f2ca:	b28b      	uxth	r3, r1
 800f2cc:	892a      	ldrh	r2, [r5, #8]
 800f2ce:	429a      	cmp	r2, r3
 800f2d0:	d3ce      	bcc.n	800f270 <tcp_input+0x34>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f2d2:	f1a3 0214 	sub.w	r2, r3, #20
  if (p->len >= hdrlen_bytes) {
 800f2d6:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f2d8:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 800f4a8 <tcp_input+0x26c>
  tcphdr_opt2 = NULL;
 800f2dc:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 800f4ac <tcp_input+0x270>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f2e0:	b292      	uxth	r2, r2
  if (p->len >= hdrlen_bytes) {
 800f2e2:	4298      	cmp	r0, r3
  tcphdr_opt2 = NULL;
 800f2e4:	f8ca 8000 	str.w	r8, [sl]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f2e8:	f8a9 2000 	strh.w	r2, [r9]
  if (p->len >= hdrlen_bytes) {
 800f2ec:	f080 81d1 	bcs.w	800f692 <tcp_input+0x456>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f2f0:	682b      	ldr	r3, [r5, #0]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	f000 82b5 	beq.w	800f862 <tcp_input+0x626>
    pbuf_remove_header(p, TCP_HLEN);
 800f2f8:	2114      	movs	r1, #20
 800f2fa:	4628      	mov	r0, r5
 800f2fc:	f7fd fcec 	bl	800ccd8 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 800f300:	896b      	ldrh	r3, [r5, #10]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f302:	f8b9 8000 	ldrh.w	r8, [r9]
    pbuf_remove_header(p, tcphdr_opt1len);
 800f306:	4628      	mov	r0, r5
    tcphdr_opt1len = p->len;
 800f308:	4a5b      	ldr	r2, [pc, #364]	; (800f478 <tcp_input+0x23c>)
    pbuf_remove_header(p, tcphdr_opt1len);
 800f30a:	4619      	mov	r1, r3
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f30c:	eba8 0803 	sub.w	r8, r8, r3
    tcphdr_opt1len = p->len;
 800f310:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 800f312:	f7fd fce1 	bl	800ccd8 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 800f316:	6828      	ldr	r0, [r5, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f318:	fa1f f888 	uxth.w	r8, r8
    if (opt2len > p->next->len) {
 800f31c:	8943      	ldrh	r3, [r0, #10]
 800f31e:	4543      	cmp	r3, r8
 800f320:	d3a6      	bcc.n	800f270 <tcp_input+0x34>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f322:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 800f324:	4641      	mov	r1, r8
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f326:	f8ca 3000 	str.w	r3, [sl]
    pbuf_remove_header(p->next, opt2len);
 800f32a:	f7fd fcd5 	bl	800ccd8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f32e:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f330:	896a      	ldrh	r2, [r5, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f332:	eba3 0308 	sub.w	r3, r3, r8
 800f336:	b29b      	uxth	r3, r3
 800f338:	812b      	strh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f33a:	b132      	cbz	r2, 800f34a <tcp_input+0x10e>
 800f33c:	4b4f      	ldr	r3, [pc, #316]	; (800f47c <tcp_input+0x240>)
 800f33e:	22df      	movs	r2, #223	; 0xdf
 800f340:	494f      	ldr	r1, [pc, #316]	; (800f480 <tcp_input+0x244>)
 800f342:	4850      	ldr	r0, [pc, #320]	; (800f484 <tcp_input+0x248>)
 800f344:	f004 fcb2 	bl	8013cac <iprintf>
 800f348:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f34a:	682a      	ldr	r2, [r5, #0]
 800f34c:	8912      	ldrh	r2, [r2, #8]
 800f34e:	429a      	cmp	r2, r3
 800f350:	d005      	beq.n	800f35e <tcp_input+0x122>
 800f352:	4b4a      	ldr	r3, [pc, #296]	; (800f47c <tcp_input+0x240>)
 800f354:	22e0      	movs	r2, #224	; 0xe0
 800f356:	494c      	ldr	r1, [pc, #304]	; (800f488 <tcp_input+0x24c>)
 800f358:	484a      	ldr	r0, [pc, #296]	; (800f484 <tcp_input+0x248>)
 800f35a:	f004 fca7 	bl	8013cac <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f35e:	f8d6 8000 	ldr.w	r8, [r6]
 800f362:	f8b8 0000 	ldrh.w	r0, [r8]
 800f366:	f7fc fc53 	bl	800bc10 <lwip_htons>
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f36a:	f8d6 9000 	ldr.w	r9, [r6]
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f36e:	f8a8 0000 	strh.w	r0, [r8]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f372:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 800f376:	f7fc fc4b 	bl	800bc10 <lwip_htons>
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f37a:	f8d6 8000 	ldr.w	r8, [r6]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f37e:	f8a9 0002 	strh.w	r0, [r9, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f382:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f386:	f7fc fc47 	bl	800bc18 <lwip_htonl>
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f38a:	f8d6 9000 	ldr.w	r9, [r6]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f38e:	4b3f      	ldr	r3, [pc, #252]	; (800f48c <tcp_input+0x250>)
 800f390:	f8c8 0004 	str.w	r0, [r8, #4]
 800f394:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f396:	f8d9 0008 	ldr.w	r0, [r9, #8]
 800f39a:	f7fc fc3d 	bl	800bc18 <lwip_htonl>
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f39e:	f8d6 8000 	ldr.w	r8, [r6]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f3a2:	4b3b      	ldr	r3, [pc, #236]	; (800f490 <tcp_input+0x254>)
 800f3a4:	f8c9 0008 	str.w	r0, [r9, #8]
 800f3a8:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f3aa:	f8b8 000e 	ldrh.w	r0, [r8, #14]
 800f3ae:	f7fc fc2f 	bl	800bc10 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 800f3b2:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f3b4:	f8a8 000e 	strh.w	r0, [r8, #14]
  flags = TCPH_FLAGS(tcphdr);
 800f3b8:	8998      	ldrh	r0, [r3, #12]
 800f3ba:	f7fc fc29 	bl	800bc10 <lwip_htons>
 800f3be:	4935      	ldr	r1, [pc, #212]	; (800f494 <tcp_input+0x258>)
 800f3c0:	b2c0      	uxtb	r0, r0
  tcplen = p->tot_len;
 800f3c2:	892b      	ldrh	r3, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 800f3c4:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 800f3c8:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f3ca:	0782      	lsls	r2, r0, #30
 800f3cc:	f000 8167 	beq.w	800f69e <tcp_input+0x462>
    tcplen++;
 800f3d0:	1c5a      	adds	r2, r3, #1
 800f3d2:	4931      	ldr	r1, [pc, #196]	; (800f498 <tcp_input+0x25c>)
 800f3d4:	b292      	uxth	r2, r2
 800f3d6:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 800f3d8:	4293      	cmp	r3, r2
    tcplen++;
 800f3da:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 800f3dc:	f63f af48 	bhi.w	800f270 <tcp_input+0x34>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f3e0:	4b2e      	ldr	r3, [pc, #184]	; (800f49c <tcp_input+0x260>)
 800f3e2:	f8d3 8000 	ldr.w	r8, [r3]
 800f3e6:	f1b8 0f00 	cmp.w	r8, #0
 800f3ea:	f000 80fe 	beq.w	800f5ea <tcp_input+0x3ae>
  prev = NULL;
 800f3ee:	f04f 0900 	mov.w	r9, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f3f2:	f8df b088 	ldr.w	fp, [pc, #136]	; 800f47c <tcp_input+0x240>
 800f3f6:	f8df a08c 	ldr.w	sl, [pc, #140]	; 800f484 <tcp_input+0x248>
 800f3fa:	e01c      	b.n	800f436 <tcp_input+0x1fa>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f3fc:	2b0a      	cmp	r3, #10
 800f3fe:	f000 80eb 	beq.w	800f5d8 <tcp_input+0x39c>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f402:	2b01      	cmp	r3, #1
 800f404:	f000 80e1 	beq.w	800f5ca <tcp_input+0x38e>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f408:	f898 2008 	ldrb.w	r2, [r8, #8]
 800f40c:	b132      	cbz	r2, 800f41c <tcp_input+0x1e0>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f414:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f416:	b2db      	uxtb	r3, r3
 800f418:	429a      	cmp	r2, r3
 800f41a:	d105      	bne.n	800f428 <tcp_input+0x1ec>
    if (pcb->remote_port == tcphdr->src &&
 800f41c:	6833      	ldr	r3, [r6, #0]
 800f41e:	f8b8 1018 	ldrh.w	r1, [r8, #24]
 800f422:	881a      	ldrh	r2, [r3, #0]
 800f424:	4291      	cmp	r1, r2
 800f426:	d043      	beq.n	800f4b0 <tcp_input+0x274>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f428:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f42c:	46c1      	mov	r9, r8
 800f42e:	2b00      	cmp	r3, #0
 800f430:	f000 80db 	beq.w	800f5ea <tcp_input+0x3ae>
 800f434:	4698      	mov	r8, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f436:	f898 3014 	ldrb.w	r3, [r8, #20]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d1de      	bne.n	800f3fc <tcp_input+0x1c0>
 800f43e:	465b      	mov	r3, fp
 800f440:	22fb      	movs	r2, #251	; 0xfb
 800f442:	4917      	ldr	r1, [pc, #92]	; (800f4a0 <tcp_input+0x264>)
 800f444:	4650      	mov	r0, sl
 800f446:	f004 fc31 	bl	8013cac <iprintf>
 800f44a:	f898 3014 	ldrb.w	r3, [r8, #20]
 800f44e:	e7d5      	b.n	800f3fc <tcp_input+0x1c0>
    TCP_STATS_INC(tcp.proterr);
 800f450:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
 800f454:	3301      	adds	r3, #1
 800f456:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    goto dropped;
 800f45a:	e70e      	b.n	800f27a <tcp_input+0x3e>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f45c:	4b07      	ldr	r3, [pc, #28]	; (800f47c <tcp_input+0x240>)
 800f45e:	2283      	movs	r2, #131	; 0x83
 800f460:	4910      	ldr	r1, [pc, #64]	; (800f4a4 <tcp_input+0x268>)
 800f462:	4808      	ldr	r0, [pc, #32]	; (800f484 <tcp_input+0x248>)
 800f464:	f004 fc22 	bl	8013cac <iprintf>
 800f468:	e6ef      	b.n	800f24a <tcp_input+0xe>
 800f46a:	bf00      	nop
 800f46c:	2401bdf8 	.word	0x2401bdf8
 800f470:	24014058 	.word	0x24014058
 800f474:	24014fec 	.word	0x24014fec
 800f478:	2401405c 	.word	0x2401405c
 800f47c:	08015cd0 	.word	0x08015cd0
 800f480:	08015ac8 	.word	0x08015ac8
 800f484:	08014afc 	.word	0x08014afc
 800f488:	08015ad4 	.word	0x08015ad4
 800f48c:	24014050 	.word	0x24014050
 800f490:	2401402c 	.word	0x2401402c
 800f494:	24014030 	.word	0x24014030
 800f498:	24014066 	.word	0x24014066
 800f49c:	2401bfbc 	.word	0x2401bfbc
 800f4a0:	08015af4 	.word	0x08015af4
 800f4a4:	08015aa0 	.word	0x08015aa0
 800f4a8:	24014064 	.word	0x24014064
 800f4ac:	24014060 	.word	0x24014060
    if (pcb->remote_port == tcphdr->src &&
 800f4b0:	885b      	ldrh	r3, [r3, #2]
 800f4b2:	f8b8 2016 	ldrh.w	r2, [r8, #22]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d1b6      	bne.n	800f428 <tcp_input+0x1ec>
        pcb->local_port == tcphdr->dest &&
 800f4ba:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800f4be:	693b      	ldr	r3, [r7, #16]
 800f4c0:	429a      	cmp	r2, r3
 800f4c2:	d1b1      	bne.n	800f428 <tcp_input+0x1ec>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f4c4:	f8d8 2000 	ldr.w	r2, [r8]
 800f4c8:	697b      	ldr	r3, [r7, #20]
 800f4ca:	429a      	cmp	r2, r3
 800f4cc:	d1ac      	bne.n	800f428 <tcp_input+0x1ec>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f4ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f4d2:	4543      	cmp	r3, r8
 800f4d4:	f000 8500 	beq.w	800fed8 <tcp_input+0xc9c>
      if (prev != NULL) {
 800f4d8:	f1b9 0f00 	cmp.w	r9, #0
 800f4dc:	f000 8408 	beq.w	800fcf0 <tcp_input+0xab4>
        pcb->next = tcp_active_pcbs;
 800f4e0:	4979      	ldr	r1, [pc, #484]	; (800f6c8 <tcp_input+0x48c>)
        prev->next = pcb->next;
 800f4e2:	f8c9 300c 	str.w	r3, [r9, #12]
        pcb->next = tcp_active_pcbs;
 800f4e6:	680a      	ldr	r2, [r1, #0]
        tcp_active_pcbs = pcb;
 800f4e8:	f8c1 8000 	str.w	r8, [r1]
 800f4ec:	4613      	mov	r3, r2
        pcb->next = tcp_active_pcbs;
 800f4ee:	f8c8 200c 	str.w	r2, [r8, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f4f2:	4543      	cmp	r3, r8
 800f4f4:	f000 8533 	beq.w	800ff5e <tcp_input+0xd22>
    inseg.next = NULL;
 800f4f8:	4f74      	ldr	r7, [pc, #464]	; (800f6cc <tcp_input+0x490>)
 800f4fa:	2300      	movs	r3, #0
    inseg.tcphdr = tcphdr;
 800f4fc:	6832      	ldr	r2, [r6, #0]
    inseg.len = p->tot_len;
 800f4fe:	8929      	ldrh	r1, [r5, #8]
    inseg.tcphdr = tcphdr;
 800f500:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 800f502:	4a73      	ldr	r2, [pc, #460]	; (800f6d0 <tcp_input+0x494>)
    recv_data = NULL;
 800f504:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 800f6f0 <tcp_input+0x4b4>
    recv_flags = 0;
 800f508:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 800f6f4 <tcp_input+0x4b8>
    recv_acked = 0;
 800f50c:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 800f6f8 <tcp_input+0x4bc>
    if (flags & TCP_PSH) {
 800f510:	7812      	ldrb	r2, [r2, #0]
    inseg.next = NULL;
 800f512:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 800f514:	f8ca 3000 	str.w	r3, [sl]
    recv_flags = 0;
 800f518:	f889 3000 	strb.w	r3, [r9]
    recv_acked = 0;
 800f51c:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 800f520:	0713      	lsls	r3, r2, #28
    inseg.p = p;
 800f522:	607d      	str	r5, [r7, #4]
    inseg.len = p->tot_len;
 800f524:	8139      	strh	r1, [r7, #8]
    if (flags & TCP_PSH) {
 800f526:	d503      	bpl.n	800f530 <tcp_input+0x2f4>
      p->flags |= PBUF_FLAG_PUSH;
 800f528:	7b6b      	ldrb	r3, [r5, #13]
 800f52a:	f043 0301 	orr.w	r3, r3, #1
 800f52e:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 800f530:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 800f534:	b17b      	cbz	r3, 800f556 <tcp_input+0x31a>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f536:	4640      	mov	r0, r8
 800f538:	f7fe ff22 	bl	800e380 <tcp_process_refused_data>
 800f53c:	300d      	adds	r0, #13
 800f53e:	f000 8197 	beq.w	800f870 <tcp_input+0x634>
 800f542:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 800f546:	b123      	cbz	r3, 800f552 <tcp_input+0x316>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f548:	9b05      	ldr	r3, [sp, #20]
 800f54a:	881b      	ldrh	r3, [r3, #0]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	f040 818f 	bne.w	800f870 <tcp_input+0x634>
 800f552:	4b5f      	ldr	r3, [pc, #380]	; (800f6d0 <tcp_input+0x494>)
 800f554:	781a      	ldrb	r2, [r3, #0]
    tcp_input_pcb = pcb;
 800f556:	4d5f      	ldr	r5, [pc, #380]	; (800f6d4 <tcp_input+0x498>)
  if (flags & TCP_RST) {
 800f558:	0753      	lsls	r3, r2, #29
    tcp_input_pcb = pcb;
 800f55a:	f8c5 8000 	str.w	r8, [r5]
  if (flags & TCP_RST) {
 800f55e:	f140 81bc 	bpl.w	800f8da <tcp_input+0x69e>
    if (pcb->state == SYN_SENT) {
 800f562:	f898 1014 	ldrb.w	r1, [r8, #20]
 800f566:	2902      	cmp	r1, #2
 800f568:	f000 8329 	beq.w	800fbbe <tcp_input+0x982>
      if (seqno == pcb->rcv_nxt) {
 800f56c:	4b5a      	ldr	r3, [pc, #360]	; (800f6d8 <tcp_input+0x49c>)
 800f56e:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	429a      	cmp	r2, r3
 800f576:	f000 84a4 	beq.w	800fec2 <tcp_input+0xc86>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f57a:	1a9b      	subs	r3, r3, r2
 800f57c:	d405      	bmi.n	800f58a <tcp_input+0x34e>
 800f57e:	f8b8 2028 	ldrh.w	r2, [r8, #40]	; 0x28
 800f582:	1a9b      	subs	r3, r3, r2
 800f584:	2b00      	cmp	r3, #0
 800f586:	f340 83b0 	ble.w	800fcea <tcp_input+0xaae>
      if (recv_flags & TF_RESET) {
 800f58a:	f899 3000 	ldrb.w	r3, [r9]
 800f58e:	0719      	lsls	r1, r3, #28
 800f590:	f140 81b1 	bpl.w	800f8f6 <tcp_input+0x6ba>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f594:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 800f598:	b123      	cbz	r3, 800f5a4 <tcp_input+0x368>
 800f59a:	f06f 010d 	mvn.w	r1, #13
 800f59e:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800f5a2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f5a4:	4848      	ldr	r0, [pc, #288]	; (800f6c8 <tcp_input+0x48c>)
 800f5a6:	4641      	mov	r1, r8
 800f5a8:	f7fe fba2 	bl	800dcf0 <tcp_pcb_remove>
        tcp_free(pcb);
 800f5ac:	4640      	mov	r0, r8
 800f5ae:	f7fd ff93 	bl	800d4d8 <tcp_free>
    tcp_input_pcb = NULL;
 800f5b2:	2400      	movs	r4, #0
    if (inseg.p != NULL) {
 800f5b4:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 800f5b6:	602c      	str	r4, [r5, #0]
    recv_data = NULL;
 800f5b8:	f8ca 4000 	str.w	r4, [sl]
    if (inseg.p != NULL) {
 800f5bc:	b110      	cbz	r0, 800f5c4 <tcp_input+0x388>
      pbuf_free(inseg.p);
 800f5be:	f7fd fbc7 	bl	800cd50 <pbuf_free>
      inseg.p = NULL;
 800f5c2:	607c      	str	r4, [r7, #4]
}
 800f5c4:	b007      	add	sp, #28
 800f5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f5ca:	465b      	mov	r3, fp
 800f5cc:	22fd      	movs	r2, #253	; 0xfd
 800f5ce:	4943      	ldr	r1, [pc, #268]	; (800f6dc <tcp_input+0x4a0>)
 800f5d0:	4650      	mov	r0, sl
 800f5d2:	f004 fb6b 	bl	8013cac <iprintf>
 800f5d6:	e717      	b.n	800f408 <tcp_input+0x1cc>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f5d8:	465b      	mov	r3, fp
 800f5da:	22fc      	movs	r2, #252	; 0xfc
 800f5dc:	4940      	ldr	r1, [pc, #256]	; (800f6e0 <tcp_input+0x4a4>)
 800f5de:	4650      	mov	r0, sl
 800f5e0:	f004 fb64 	bl	8013cac <iprintf>
 800f5e4:	f898 3014 	ldrb.w	r3, [r8, #20]
 800f5e8:	e70b      	b.n	800f402 <tcp_input+0x1c6>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f5ea:	4b3e      	ldr	r3, [pc, #248]	; (800f6e4 <tcp_input+0x4a8>)
 800f5ec:	f8d3 8000 	ldr.w	r8, [r3]
 800f5f0:	f1b8 0f00 	cmp.w	r8, #0
 800f5f4:	d058      	beq.n	800f6a8 <tcp_input+0x46c>
 800f5f6:	462b      	mov	r3, r5
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f5f8:	f8df b100 	ldr.w	fp, [pc, #256]	; 800f6fc <tcp_input+0x4c0>
 800f5fc:	4645      	mov	r5, r8
 800f5fe:	f8df a100 	ldr.w	sl, [pc, #256]	; 800f700 <tcp_input+0x4c4>
 800f602:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800f704 <tcp_input+0x4c8>
 800f606:	4698      	mov	r8, r3
 800f608:	e002      	b.n	800f610 <tcp_input+0x3d4>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f60a:	68ed      	ldr	r5, [r5, #12]
 800f60c:	2d00      	cmp	r5, #0
 800f60e:	d04a      	beq.n	800f6a6 <tcp_input+0x46a>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f610:	7d28      	ldrb	r0, [r5, #20]
 800f612:	465b      	mov	r3, fp
 800f614:	f240 121f 	movw	r2, #287	; 0x11f
 800f618:	4651      	mov	r1, sl
 800f61a:	280a      	cmp	r0, #10
 800f61c:	4648      	mov	r0, r9
 800f61e:	d001      	beq.n	800f624 <tcp_input+0x3e8>
 800f620:	f004 fb44 	bl	8013cac <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f624:	7a2a      	ldrb	r2, [r5, #8]
 800f626:	b132      	cbz	r2, 800f636 <tcp_input+0x3fa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f62e:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f630:	b2db      	uxtb	r3, r3
 800f632:	429a      	cmp	r2, r3
 800f634:	d1e9      	bne.n	800f60a <tcp_input+0x3ce>
      if (pcb->remote_port == tcphdr->src &&
 800f636:	6833      	ldr	r3, [r6, #0]
 800f638:	8b2a      	ldrh	r2, [r5, #24]
 800f63a:	8819      	ldrh	r1, [r3, #0]
 800f63c:	4291      	cmp	r1, r2
 800f63e:	d1e4      	bne.n	800f60a <tcp_input+0x3ce>
 800f640:	885b      	ldrh	r3, [r3, #2]
          pcb->local_port == tcphdr->dest &&
 800f642:	8aea      	ldrh	r2, [r5, #22]
      if (pcb->remote_port == tcphdr->src &&
 800f644:	4293      	cmp	r3, r2
 800f646:	d1e0      	bne.n	800f60a <tcp_input+0x3ce>
          pcb->local_port == tcphdr->dest &&
 800f648:	6868      	ldr	r0, [r5, #4]
 800f64a:	693a      	ldr	r2, [r7, #16]
 800f64c:	4290      	cmp	r0, r2
 800f64e:	d1dc      	bne.n	800f60a <tcp_input+0x3ce>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f650:	6828      	ldr	r0, [r5, #0]
 800f652:	697a      	ldr	r2, [r7, #20]
 800f654:	4290      	cmp	r0, r2
 800f656:	d1d8      	bne.n	800f60a <tcp_input+0x3ce>
 800f658:	4642      	mov	r2, r8
 800f65a:	46a8      	mov	r8, r5
 800f65c:	4615      	mov	r5, r2
  if (flags & TCP_RST) {
 800f65e:	4a1c      	ldr	r2, [pc, #112]	; (800f6d0 <tcp_input+0x494>)
 800f660:	7810      	ldrb	r0, [r2, #0]
 800f662:	0747      	lsls	r7, r0, #29
 800f664:	d413      	bmi.n	800f68e <tcp_input+0x452>
 800f666:	9a05      	ldr	r2, [sp, #20]
  if (flags & TCP_SYN) {
 800f668:	0786      	lsls	r6, r0, #30
 800f66a:	8814      	ldrh	r4, [r2, #0]
 800f66c:	f140 83c4 	bpl.w	800fdf8 <tcp_input+0xbbc>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800f670:	4a19      	ldr	r2, [pc, #100]	; (800f6d8 <tcp_input+0x49c>)
 800f672:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
 800f676:	6812      	ldr	r2, [r2, #0]
 800f678:	1a10      	subs	r0, r2, r0
 800f67a:	d405      	bmi.n	800f688 <tcp_input+0x44c>
 800f67c:	f8b8 6028 	ldrh.w	r6, [r8, #40]	; 0x28
 800f680:	1b80      	subs	r0, r0, r6
 800f682:	2800      	cmp	r0, #0
 800f684:	f340 845d 	ble.w	800ff42 <tcp_input+0xd06>
  if ((tcplen > 0)) {
 800f688:	2c00      	cmp	r4, #0
 800f68a:	f040 8437 	bne.w	800fefc <tcp_input+0xcc0>
        pbuf_free(p);
 800f68e:	4628      	mov	r0, r5
 800f690:	e5fe      	b.n	800f290 <tcp_input+0x54>
    tcphdr_opt1len = tcphdr_optlen;
 800f692:	4b15      	ldr	r3, [pc, #84]	; (800f6e8 <tcp_input+0x4ac>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f694:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 800f696:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f698:	f7fd fb1e 	bl	800ccd8 <pbuf_remove_header>
 800f69c:	e65f      	b.n	800f35e <tcp_input+0x122>
  tcplen = p->tot_len;
 800f69e:	4a13      	ldr	r2, [pc, #76]	; (800f6ec <tcp_input+0x4b0>)
 800f6a0:	9205      	str	r2, [sp, #20]
 800f6a2:	8013      	strh	r3, [r2, #0]
 800f6a4:	e69c      	b.n	800f3e0 <tcp_input+0x1a4>
 800f6a6:	4645      	mov	r5, r8
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f6a8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 800f708 <tcp_input+0x4cc>
 800f6ac:	6830      	ldr	r0, [r6, #0]
 800f6ae:	f8da 9000 	ldr.w	r9, [sl]
 800f6b2:	f1b9 0f00 	cmp.w	r9, #0
 800f6b6:	f000 80ec 	beq.w	800f892 <tcp_input+0x656>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f6ba:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f6be:	46c8      	mov	r8, r9
 800f6c0:	f8d7 e014 	ldr.w	lr, [r7, #20]
    prev = NULL;
 800f6c4:	2100      	movs	r1, #0
 800f6c6:	e028      	b.n	800f71a <tcp_input+0x4de>
 800f6c8:	2401bfbc 	.word	0x2401bfbc
 800f6cc:	24014034 	.word	0x24014034
 800f6d0:	24014030 	.word	0x24014030
 800f6d4:	2401bfd0 	.word	0x2401bfd0
 800f6d8:	24014050 	.word	0x24014050
 800f6dc:	08015b48 	.word	0x08015b48
 800f6e0:	08015b1c 	.word	0x08015b1c
 800f6e4:	2401bfcc 	.word	0x2401bfcc
 800f6e8:	2401405c 	.word	0x2401405c
 800f6ec:	24014066 	.word	0x24014066
 800f6f0:	24014048 	.word	0x24014048
 800f6f4:	2401404c 	.word	0x2401404c
 800f6f8:	24014044 	.word	0x24014044
 800f6fc:	08015cd0 	.word	0x08015cd0
 800f700:	08015bc8 	.word	0x08015bc8
 800f704:	08014afc 	.word	0x08014afc
 800f708:	2401bfc4 	.word	0x2401bfc4
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f70c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f710:	4641      	mov	r1, r8
 800f712:	4698      	mov	r8, r3
 800f714:	2b00      	cmp	r3, #0
 800f716:	f000 80bc 	beq.w	800f892 <tcp_input+0x656>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f71a:	f898 2008 	ldrb.w	r2, [r8, #8]
 800f71e:	b12a      	cbz	r2, 800f72c <tcp_input+0x4f0>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f720:	f89c 3034 	ldrb.w	r3, [ip, #52]	; 0x34
 800f724:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f726:	b2db      	uxtb	r3, r3
 800f728:	429a      	cmp	r2, r3
 800f72a:	d1ef      	bne.n	800f70c <tcp_input+0x4d0>
      if (lpcb->local_port == tcphdr->dest) {
 800f72c:	f8b8 2016 	ldrh.w	r2, [r8, #22]
 800f730:	8843      	ldrh	r3, [r0, #2]
 800f732:	429a      	cmp	r2, r3
 800f734:	d1ea      	bne.n	800f70c <tcp_input+0x4d0>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f736:	f8d8 3000 	ldr.w	r3, [r8]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f73a:	b10b      	cbz	r3, 800f740 <tcp_input+0x504>
 800f73c:	4573      	cmp	r3, lr
 800f73e:	d1e5      	bne.n	800f70c <tcp_input+0x4d0>
      if (prev != NULL) {
 800f740:	2900      	cmp	r1, #0
 800f742:	f000 8250 	beq.w	800fbe6 <tcp_input+0x9aa>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f746:	f8d8 300c 	ldr.w	r3, [r8, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f74a:	f8ca 8000 	str.w	r8, [sl]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f74e:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f750:	f8c8 900c 	str.w	r9, [r8, #12]
  if (flags & TCP_RST) {
 800f754:	4bbf      	ldr	r3, [pc, #764]	; (800fa54 <tcp_input+0x818>)
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	0759      	lsls	r1, r3, #29
 800f75a:	d498      	bmi.n	800f68e <tcp_input+0x452>
  if (flags & TCP_ACK) {
 800f75c:	f013 0910 	ands.w	r9, r3, #16
 800f760:	f040 8247 	bne.w	800fbf2 <tcp_input+0x9b6>
  } else if (flags & TCP_SYN) {
 800f764:	079a      	lsls	r2, r3, #30
 800f766:	d592      	bpl.n	800f68e <tcp_input+0x452>
    if (pcb->accepts_pending >= pcb->backlog) {
 800f768:	f898 201d 	ldrb.w	r2, [r8, #29]
 800f76c:	f898 301c 	ldrb.w	r3, [r8, #28]
 800f770:	429a      	cmp	r2, r3
 800f772:	d28c      	bcs.n	800f68e <tcp_input+0x452>
    npcb = tcp_alloc(pcb->prio);
 800f774:	f898 0015 	ldrb.w	r0, [r8, #21]
 800f778:	f7fe fc1c 	bl	800dfb4 <tcp_alloc>
    if (npcb == NULL) {
 800f77c:	4682      	mov	sl, r0
 800f77e:	2800      	cmp	r0, #0
 800f780:	f000 82bd 	beq.w	800fcfe <tcp_input+0xac2>
    pcb->accepts_pending++;
 800f784:	f898 301d 	ldrb.w	r3, [r8, #29]
    npcb->state = SYN_RCVD;
 800f788:	f04f 0c03 	mov.w	ip, #3
    npcb->remote_port = tcphdr->src;
 800f78c:	6831      	ldr	r1, [r6, #0]
    pcb->accepts_pending++;
 800f78e:	3301      	adds	r3, #1
    npcb->rcv_nxt = seqno + 1;
 800f790:	4ab1      	ldr	r2, [pc, #708]	; (800fa58 <tcp_input+0x81c>)
    pcb->accepts_pending++;
 800f792:	f888 301d 	strb.w	r3, [r8, #29]
    npcb->remote_port = tcphdr->src;
 800f796:	f891 e000 	ldrb.w	lr, [r1]
    tcp_set_flags(npcb, TF_BACKLOGPEND);
 800f79a:	8b43      	ldrh	r3, [r0, #26]
    npcb->remote_port = tcphdr->src;
 800f79c:	7849      	ldrb	r1, [r1, #1]
    npcb->rcv_nxt = seqno + 1;
 800f79e:	6812      	ldr	r2, [r2, #0]
    tcp_set_flags(npcb, TF_BACKLOGPEND);
 800f7a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    npcb->remote_port = tcphdr->src;
 800f7a4:	ea4e 2101 	orr.w	r1, lr, r1, lsl #8
    npcb->rcv_nxt = seqno + 1;
 800f7a8:	3201      	adds	r2, #1
    tcp_set_flags(npcb, TF_BACKLOGPEND);
 800f7aa:	8343      	strh	r3, [r0, #26]
    npcb->local_port = pcb->local_port;
 800f7ac:	f8b8 3016 	ldrh.w	r3, [r8, #22]
    npcb->remote_port = tcphdr->src;
 800f7b0:	8301      	strh	r1, [r0, #24]
    npcb->rcv_nxt = seqno + 1;
 800f7b2:	6242      	str	r2, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f7b4:	62c2      	str	r2, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f7b6:	e9d7 7104 	ldrd	r7, r1, [r7, #16]
    npcb->state = SYN_RCVD;
 800f7ba:	f880 c014 	strb.w	ip, [r0, #20]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f7be:	6047      	str	r7, [r0, #4]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f7c0:	1d07      	adds	r7, r0, #4
    npcb->local_port = pcb->local_port;
 800f7c2:	82c3      	strh	r3, [r0, #22]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f7c4:	6001      	str	r1, [r0, #0]
    iss = tcp_next_iss(npcb);
 800f7c6:	f7fe fe79 	bl	800e4bc <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f7ca:	4aa3      	ldr	r2, [pc, #652]	; (800fa58 <tcp_input+0x81c>)
    npcb->callback_arg = pcb->callback_arg;
 800f7cc:	f8d8 3010 	ldr.w	r3, [r8, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f7d0:	6812      	ldr	r2, [r2, #0]
    npcb->snd_wl2 = iss;
 800f7d2:	f8ca 0058 	str.w	r0, [sl, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f7d6:	3a01      	subs	r2, #1
    npcb->lastack = iss;
 800f7d8:	f8ca 0044 	str.w	r0, [sl, #68]	; 0x44
    npcb->snd_lbb = iss;
 800f7dc:	f8ca 005c 	str.w	r0, [sl, #92]	; 0x5c
    npcb->callback_arg = pcb->callback_arg;
 800f7e0:	f8ca 3010 	str.w	r3, [sl, #16]
    npcb->listener = pcb;
 800f7e4:	f8ca 807c 	str.w	r8, [sl, #124]	; 0x7c
    TCP_REG_ACTIVE(npcb);
 800f7e8:	499c      	ldr	r1, [pc, #624]	; (800fa5c <tcp_input+0x820>)
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f7ea:	e9ca 0214 	strd	r0, r2, [sl, #80]	; 0x50
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f7ee:	f898 3009 	ldrb.w	r3, [r8, #9]
    TCP_REG_ACTIVE(npcb);
 800f7f2:	680a      	ldr	r2, [r1, #0]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f7f4:	f003 030c 	and.w	r3, r3, #12
    TCP_REG_ACTIVE(npcb);
 800f7f8:	f8c1 a000 	str.w	sl, [r1]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f7fc:	f88a 3009 	strb.w	r3, [sl, #9]
    npcb->netif_idx = pcb->netif_idx;
 800f800:	f898 3008 	ldrb.w	r3, [r8, #8]
    TCP_REG_ACTIVE(npcb);
 800f804:	f8ca 200c 	str.w	r2, [sl, #12]
    npcb->netif_idx = pcb->netif_idx;
 800f808:	f88a 3008 	strb.w	r3, [sl, #8]
    TCP_REG_ACTIVE(npcb);
 800f80c:	f001 fb86 	bl	8010f1c <tcp_timer_needed>
 800f810:	2201      	movs	r2, #1
 800f812:	4b93      	ldr	r3, [pc, #588]	; (800fa60 <tcp_input+0x824>)
    tcp_parseopt(npcb);
 800f814:	4650      	mov	r0, sl
    TCP_REG_ACTIVE(npcb);
 800f816:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f818:	f7fe fec4 	bl	800e5a4 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f81c:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f81e:	4638      	mov	r0, r7
 800f820:	f8ba 6032 	ldrh.w	r6, [sl, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 800f824:	89db      	ldrh	r3, [r3, #14]
 800f826:	f8aa 3060 	strh.w	r3, [sl, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f82a:	f8aa 3062 	strh.w	r3, [sl, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f82e:	f002 fe1d 	bl	801246c <ip4_route>
 800f832:	463a      	mov	r2, r7
 800f834:	4601      	mov	r1, r0
 800f836:	4630      	mov	r0, r6
 800f838:	f7fe fe5c 	bl	800e4f4 <tcp_eff_send_mss_netif>
    MIB2_STATS_INC(mib2.tcppassiveopens);
 800f83c:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f840:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f842:	f8aa 0032 	strh.w	r0, [sl, #50]	; 0x32
    MIB2_STATS_INC(mib2.tcppassiveopens);
 800f846:	3301      	adds	r3, #1
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f848:	4650      	mov	r0, sl
    MIB2_STATS_INC(mib2.tcppassiveopens);
 800f84a:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f84e:	f000 fe03 	bl	8010458 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800f852:	2800      	cmp	r0, #0
 800f854:	f040 834b 	bne.w	800feee <tcp_input+0xcb2>
    tcp_output(npcb);
 800f858:	4650      	mov	r0, sl
 800f85a:	f001 f829 	bl	80108b0 <tcp_output>
        pbuf_free(p);
 800f85e:	4628      	mov	r0, r5
 800f860:	e516      	b.n	800f290 <tcp_input+0x54>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f862:	4b80      	ldr	r3, [pc, #512]	; (800fa64 <tcp_input+0x828>)
 800f864:	22c2      	movs	r2, #194	; 0xc2
 800f866:	4980      	ldr	r1, [pc, #512]	; (800fa68 <tcp_input+0x82c>)
 800f868:	4880      	ldr	r0, [pc, #512]	; (800fa6c <tcp_input+0x830>)
 800f86a:	f004 fa1f 	bl	8013cac <iprintf>
 800f86e:	e543      	b.n	800f2f8 <tcp_input+0xbc>
        if (pcb->rcv_ann_wnd == 0) {
 800f870:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
 800f874:	2b00      	cmp	r3, #0
 800f876:	f000 819e 	beq.w	800fbb6 <tcp_input+0x97a>
        TCP_STATS_INC(tcp.drop);
 800f87a:	f8b4 2096 	ldrh.w	r2, [r4, #150]	; 0x96
        MIB2_STATS_INC(mib2.tcpinerrs);
 800f87e:	f8d4 315c 	ldr.w	r3, [r4, #348]	; 0x15c
        TCP_STATS_INC(tcp.drop);
 800f882:	3201      	adds	r2, #1
 800f884:	4d7a      	ldr	r5, [pc, #488]	; (800fa70 <tcp_input+0x834>)
        MIB2_STATS_INC(mib2.tcpinerrs);
 800f886:	3301      	adds	r3, #1
        TCP_STATS_INC(tcp.drop);
 800f888:	f8a4 2096 	strh.w	r2, [r4, #150]	; 0x96
        MIB2_STATS_INC(mib2.tcpinerrs);
 800f88c:	f8c4 315c 	str.w	r3, [r4, #348]	; 0x15c
        goto aborted;
 800f890:	e68f      	b.n	800f5b2 <tcp_input+0x376>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f892:	8980      	ldrh	r0, [r0, #12]
 800f894:	f7fc f9bc 	bl	800bc10 <lwip_htons>
 800f898:	f010 0004 	ands.w	r0, r0, #4
 800f89c:	f47f aef7 	bne.w	800f68e <tcp_input+0x452>
      TCP_STATS_INC(tcp.drop);
 800f8a0:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
      TCP_STATS_INC(tcp.proterr);
 800f8a4:	f8b4 10a0 	ldrh.w	r1, [r4, #160]	; 0xa0
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f8a8:	6836      	ldr	r6, [r6, #0]
      TCP_STATS_INC(tcp.drop);
 800f8aa:	3301      	adds	r3, #1
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8ac:	9a05      	ldr	r2, [sp, #20]
      TCP_STATS_INC(tcp.proterr);
 800f8ae:	3101      	adds	r1, #1
      TCP_STATS_INC(tcp.drop);
 800f8b0:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8b4:	8817      	ldrh	r7, [r2, #0]
 800f8b6:	8833      	ldrh	r3, [r6, #0]
 800f8b8:	4a67      	ldr	r2, [pc, #412]	; (800fa58 <tcp_input+0x81c>)
      TCP_STATS_INC(tcp.proterr);
 800f8ba:	f8a4 10a0 	strh.w	r1, [r4, #160]	; 0xa0
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8be:	6812      	ldr	r2, [r2, #0]
 800f8c0:	4c6c      	ldr	r4, [pc, #432]	; (800fa74 <tcp_input+0x838>)
 800f8c2:	9302      	str	r3, [sp, #8]
 800f8c4:	443a      	add	r2, r7
 800f8c6:	8876      	ldrh	r6, [r6, #2]
 800f8c8:	1d23      	adds	r3, r4, #4
 800f8ca:	496b      	ldr	r1, [pc, #428]	; (800fa78 <tcp_input+0x83c>)
 800f8cc:	6809      	ldr	r1, [r1, #0]
 800f8ce:	e9cd 4600 	strd	r4, r6, [sp]
 800f8d2:	f000 ff69 	bl	80107a8 <tcp_rst>
        pbuf_free(p);
 800f8d6:	4628      	mov	r0, r5
 800f8d8:	e4da      	b.n	800f290 <tcp_input+0x54>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f8da:	0794      	lsls	r4, r2, #30
 800f8dc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f8e0:	d55f      	bpl.n	800f9a2 <tcp_input+0x766>
 800f8e2:	f898 2014 	ldrb.w	r2, [r8, #20]
 800f8e6:	3a02      	subs	r2, #2
 800f8e8:	2a01      	cmp	r2, #1
 800f8ea:	d95a      	bls.n	800f9a2 <tcp_input+0x766>
        tcp_ack_now(pcb);
 800f8ec:	f043 0302 	orr.w	r3, r3, #2
 800f8f0:	f8a8 301a 	strh.w	r3, [r8, #26]
 800f8f4:	e649      	b.n	800f58a <tcp_input+0x34e>
        if (recv_acked > 0) {
 800f8f6:	f8bb 2000 	ldrh.w	r2, [fp]
 800f8fa:	b162      	cbz	r2, 800f916 <tcp_input+0x6da>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f8fc:	f8d8 3080 	ldr.w	r3, [r8, #128]	; 0x80
 800f900:	b133      	cbz	r3, 800f910 <tcp_input+0x6d4>
 800f902:	4641      	mov	r1, r8
 800f904:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800f908:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800f90a:	300d      	adds	r0, #13
 800f90c:	f43f ae51 	beq.w	800f5b2 <tcp_input+0x376>
          recv_acked = 0;
 800f910:	2300      	movs	r3, #0
 800f912:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 800f916:	4640      	mov	r0, r8
 800f918:	f7fe ff54 	bl	800e7c4 <tcp_input_delayed_close>
 800f91c:	2800      	cmp	r0, #0
 800f91e:	f47f ae48 	bne.w	800f5b2 <tcp_input+0x376>
        if (recv_data != NULL) {
 800f922:	f8da 3000 	ldr.w	r3, [sl]
 800f926:	b31b      	cbz	r3, 800f970 <tcp_input+0x734>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f928:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 800f92c:	b133      	cbz	r3, 800f93c <tcp_input+0x700>
 800f92e:	4b4d      	ldr	r3, [pc, #308]	; (800fa64 <tcp_input+0x828>)
 800f930:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800f934:	4951      	ldr	r1, [pc, #324]	; (800fa7c <tcp_input+0x840>)
 800f936:	484d      	ldr	r0, [pc, #308]	; (800fa6c <tcp_input+0x830>)
 800f938:	f004 f9b8 	bl	8013cac <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f93c:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f940:	f8da 2000 	ldr.w	r2, [sl]
 800f944:	f013 0310 	ands.w	r3, r3, #16
 800f948:	f040 8204 	bne.w	800fd54 <tcp_input+0xb18>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f94c:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 800f950:	2c00      	cmp	r4, #0
 800f952:	f000 830d 	beq.w	800ff70 <tcp_input+0xd34>
 800f956:	4641      	mov	r1, r8
 800f958:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800f95c:	47a0      	blx	r4
          if (err == ERR_ABRT) {
 800f95e:	f110 0f0d 	cmn.w	r0, #13
 800f962:	f43f ae26 	beq.w	800f5b2 <tcp_input+0x376>
          if (err != ERR_OK) {
 800f966:	b118      	cbz	r0, 800f970 <tcp_input+0x734>
            pcb->refused_data = recv_data;
 800f968:	f8da 3000 	ldr.w	r3, [sl]
 800f96c:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 800f970:	f899 3000 	ldrb.w	r3, [r9]
 800f974:	069a      	lsls	r2, r3, #26
 800f976:	d508      	bpl.n	800f98a <tcp_input+0x74e>
          if (pcb->refused_data != NULL) {
 800f978:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	f000 81d1 	beq.w	800fd24 <tcp_input+0xae8>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f982:	7b5a      	ldrb	r2, [r3, #13]
 800f984:	f042 0220 	orr.w	r2, r2, #32
 800f988:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800f98a:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 800f98c:	4640      	mov	r0, r8
        tcp_input_pcb = NULL;
 800f98e:	602b      	str	r3, [r5, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f990:	f7fe ff18 	bl	800e7c4 <tcp_input_delayed_close>
 800f994:	2800      	cmp	r0, #0
 800f996:	f47f ae0c 	bne.w	800f5b2 <tcp_input+0x376>
        tcp_output(pcb);
 800f99a:	4640      	mov	r0, r8
 800f99c:	f000 ff88 	bl	80108b0 <tcp_output>
 800f9a0:	e607      	b.n	800f5b2 <tcp_input+0x376>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f9a2:	06d8      	lsls	r0, r3, #27
 800f9a4:	d403      	bmi.n	800f9ae <tcp_input+0x772>
    pcb->tmr = tcp_ticks;
 800f9a6:	4b36      	ldr	r3, [pc, #216]	; (800fa80 <tcp_input+0x844>)
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	f8c8 3020 	str.w	r3, [r8, #32]
  pcb->persist_probe = 0;
 800f9ae:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 800f9b0:	4640      	mov	r0, r8
  pcb->persist_probe = 0;
 800f9b2:	f8a8 30a2 	strh.w	r3, [r8, #162]	; 0xa2
  tcp_parseopt(pcb);
 800f9b6:	f7fe fdf5 	bl	800e5a4 <tcp_parseopt>
  switch (pcb->state) {
 800f9ba:	f898 3014 	ldrb.w	r3, [r8, #20]
 800f9be:	3b02      	subs	r3, #2
 800f9c0:	2b07      	cmp	r3, #7
 800f9c2:	f63f ade2 	bhi.w	800f58a <tcp_input+0x34e>
 800f9c6:	e8df f003 	tbb	[pc, r3]
 800f9ca:	accf      	.short	0xaccf
 800f9cc:	9a5d7c9a 	.word	0x9a5d7c9a
 800f9d0:	041f      	.short	0x041f
      tcp_receive(pcb);
 800f9d2:	4640      	mov	r0, r8
 800f9d4:	f7fe ff88 	bl	800e8e8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f9d8:	4b1e      	ldr	r3, [pc, #120]	; (800fa54 <tcp_input+0x818>)
 800f9da:	781b      	ldrb	r3, [r3, #0]
 800f9dc:	06d8      	lsls	r0, r3, #27
 800f9de:	f57f add4 	bpl.w	800f58a <tcp_input+0x34e>
 800f9e2:	4b25      	ldr	r3, [pc, #148]	; (800fa78 <tcp_input+0x83c>)
 800f9e4:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	f47f adcd 	bne.w	800f58a <tcp_input+0x34e>
 800f9f0:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	f47f adc8 	bne.w	800f58a <tcp_input+0x34e>
        recv_flags |= TF_CLOSED;
 800f9fa:	f899 3000 	ldrb.w	r3, [r9]
 800f9fe:	f043 0310 	orr.w	r3, r3, #16
 800fa02:	f889 3000 	strb.w	r3, [r9]
 800fa06:	e5c0      	b.n	800f58a <tcp_input+0x34e>
      tcp_receive(pcb);
 800fa08:	4640      	mov	r0, r8
 800fa0a:	f7fe ff6d 	bl	800e8e8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800fa0e:	4b11      	ldr	r3, [pc, #68]	; (800fa54 <tcp_input+0x818>)
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	06dc      	lsls	r4, r3, #27
 800fa14:	f57f adb9 	bpl.w	800f58a <tcp_input+0x34e>
 800fa18:	4b17      	ldr	r3, [pc, #92]	; (800fa78 <tcp_input+0x83c>)
 800fa1a:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	429a      	cmp	r2, r3
 800fa22:	f47f adb2 	bne.w	800f58a <tcp_input+0x34e>
 800fa26:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	f47f adad 	bne.w	800f58a <tcp_input+0x34e>
        tcp_pcb_purge(pcb);
 800fa30:	4640      	mov	r0, r8
 800fa32:	f7fd fea9 	bl	800d788 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800fa36:	4b09      	ldr	r3, [pc, #36]	; (800fa5c <tcp_input+0x820>)
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	4543      	cmp	r3, r8
 800fa3c:	f000 81b4 	beq.w	800fda8 <tcp_input+0xb6c>
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	f000 81b5 	beq.w	800fdb0 <tcp_input+0xb74>
 800fa46:	68da      	ldr	r2, [r3, #12]
 800fa48:	4542      	cmp	r2, r8
 800fa4a:	f000 81ff 	beq.w	800fe4c <tcp_input+0xc10>
 800fa4e:	4613      	mov	r3, r2
 800fa50:	e7f6      	b.n	800fa40 <tcp_input+0x804>
 800fa52:	bf00      	nop
 800fa54:	24014030 	.word	0x24014030
 800fa58:	24014050 	.word	0x24014050
 800fa5c:	2401bfbc 	.word	0x2401bfbc
 800fa60:	2401bfb8 	.word	0x2401bfb8
 800fa64:	08015cd0 	.word	0x08015cd0
 800fa68:	08015ab8 	.word	0x08015ab8
 800fa6c:	08014afc 	.word	0x08014afc
 800fa70:	2401bfd0 	.word	0x2401bfd0
 800fa74:	24014ffc 	.word	0x24014ffc
 800fa78:	2401402c 	.word	0x2401402c
 800fa7c:	08015c64 	.word	0x08015c64
 800fa80:	2401bfc0 	.word	0x2401bfc0
      tcp_receive(pcb);
 800fa84:	4640      	mov	r0, r8
 800fa86:	f7fe ff2f 	bl	800e8e8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800fa8a:	f899 3000 	ldrb.w	r3, [r9]
 800fa8e:	069e      	lsls	r6, r3, #26
 800fa90:	f57f ad7b 	bpl.w	800f58a <tcp_input+0x34e>
        tcp_ack_now(pcb);
 800fa94:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 800fa98:	4640      	mov	r0, r8
        tcp_ack_now(pcb);
 800fa9a:	f043 0302 	orr.w	r3, r3, #2
 800fa9e:	f8a8 301a 	strh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 800faa2:	f7fd fe71 	bl	800d788 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800faa6:	4bca      	ldr	r3, [pc, #808]	; (800fdd0 <tcp_input+0xb94>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	4543      	cmp	r3, r8
 800faac:	f000 817c 	beq.w	800fda8 <tcp_input+0xb6c>
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	f000 817d 	beq.w	800fdb0 <tcp_input+0xb74>
 800fab6:	68da      	ldr	r2, [r3, #12]
 800fab8:	4542      	cmp	r2, r8
 800faba:	f000 81c7 	beq.w	800fe4c <tcp_input+0xc10>
 800fabe:	4613      	mov	r3, r2
 800fac0:	e7f6      	b.n	800fab0 <tcp_input+0x874>
      tcp_receive(pcb);
 800fac2:	4640      	mov	r0, r8
 800fac4:	f7fe ff10 	bl	800e8e8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800fac8:	f899 3000 	ldrb.w	r3, [r9]
 800facc:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fad0:	4bc0      	ldr	r3, [pc, #768]	; (800fdd4 <tcp_input+0xb98>)
 800fad2:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 800fad4:	f000 8154 	beq.w	800fd80 <tcp_input+0xb44>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fad8:	06da      	lsls	r2, r3, #27
 800fada:	d506      	bpl.n	800faea <tcp_input+0x8ae>
 800fadc:	4bbe      	ldr	r3, [pc, #760]	; (800fdd8 <tcp_input+0xb9c>)
 800fade:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	429a      	cmp	r2, r3
 800fae6:	f000 81b5 	beq.w	800fe54 <tcp_input+0xc18>
          tcp_ack_now(pcb);
 800faea:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          pcb->state = CLOSING;
 800faee:	2208      	movs	r2, #8
          tcp_ack_now(pcb);
 800faf0:	f043 0302 	orr.w	r3, r3, #2
          pcb->state = CLOSING;
 800faf4:	f888 2014 	strb.w	r2, [r8, #20]
          tcp_ack_now(pcb);
 800faf8:	f8a8 301a 	strh.w	r3, [r8, #26]
 800fafc:	e545      	b.n	800f58a <tcp_input+0x34e>
      tcp_receive(pcb);
 800fafe:	4640      	mov	r0, r8
 800fb00:	f7fe fef2 	bl	800e8e8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800fb04:	f899 3000 	ldrb.w	r3, [r9]
 800fb08:	0699      	lsls	r1, r3, #26
 800fb0a:	f57f ad3e 	bpl.w	800f58a <tcp_input+0x34e>
        tcp_ack_now(pcb);
 800fb0e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        pcb->state = CLOSE_WAIT;
 800fb12:	2207      	movs	r2, #7
        tcp_ack_now(pcb);
 800fb14:	f043 0302 	orr.w	r3, r3, #2
        pcb->state = CLOSE_WAIT;
 800fb18:	f888 2014 	strb.w	r2, [r8, #20]
        tcp_ack_now(pcb);
 800fb1c:	f8a8 301a 	strh.w	r3, [r8, #26]
 800fb20:	e533      	b.n	800f58a <tcp_input+0x34e>
      if (flags & TCP_ACK) {
 800fb22:	4bac      	ldr	r3, [pc, #688]	; (800fdd4 <tcp_input+0xb98>)
 800fb24:	781b      	ldrb	r3, [r3, #0]
 800fb26:	06da      	lsls	r2, r3, #27
 800fb28:	f140 811b 	bpl.w	800fd62 <tcp_input+0xb26>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fb2c:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800fb30:	4aa9      	ldr	r2, [pc, #676]	; (800fdd8 <tcp_input+0xb9c>)
 800fb32:	43db      	mvns	r3, r3
 800fb34:	6811      	ldr	r1, [r2, #0]
 800fb36:	42cb      	cmn	r3, r1
 800fb38:	d405      	bmi.n	800fb46 <tcp_input+0x90a>
 800fb3a:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 800fb3e:	1acb      	subs	r3, r1, r3
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	f340 8161 	ble.w	800fe08 <tcp_input+0xbcc>
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fb46:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fb48:	4640      	mov	r0, r8
 800fb4a:	9a05      	ldr	r2, [sp, #20]
 800fb4c:	881c      	ldrh	r4, [r3, #0]
 800fb4e:	8816      	ldrh	r6, [r2, #0]
 800fb50:	4aa2      	ldr	r2, [pc, #648]	; (800fddc <tcp_input+0xba0>)
 800fb52:	6812      	ldr	r2, [r2, #0]
 800fb54:	9402      	str	r4, [sp, #8]
 800fb56:	885c      	ldrh	r4, [r3, #2]
 800fb58:	4432      	add	r2, r6
 800fb5a:	4ba1      	ldr	r3, [pc, #644]	; (800fde0 <tcp_input+0xba4>)
 800fb5c:	e9cd 3400 	strd	r3, r4, [sp]
 800fb60:	3304      	adds	r3, #4
 800fb62:	f000 fe21 	bl	80107a8 <tcp_rst>
 800fb66:	e510      	b.n	800f58a <tcp_input+0x34e>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800fb68:	4b9a      	ldr	r3, [pc, #616]	; (800fdd4 <tcp_input+0xb98>)
 800fb6a:	781b      	ldrb	r3, [r3, #0]
 800fb6c:	f003 0212 	and.w	r2, r3, #18
 800fb70:	2a12      	cmp	r2, #18
 800fb72:	d053      	beq.n	800fc1c <tcp_input+0x9e0>
      else if (flags & TCP_ACK) {
 800fb74:	06d9      	lsls	r1, r3, #27
 800fb76:	f57f ad08 	bpl.w	800f58a <tcp_input+0x34e>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fb7a:	9a05      	ldr	r2, [sp, #20]
 800fb7c:	4640      	mov	r0, r8
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fb7e:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fb80:	8811      	ldrh	r1, [r2, #0]
 800fb82:	4a96      	ldr	r2, [pc, #600]	; (800fddc <tcp_input+0xba0>)
 800fb84:	881c      	ldrh	r4, [r3, #0]
 800fb86:	6812      	ldr	r2, [r2, #0]
 800fb88:	9402      	str	r4, [sp, #8]
 800fb8a:	440a      	add	r2, r1
 800fb8c:	885b      	ldrh	r3, [r3, #2]
 800fb8e:	4c94      	ldr	r4, [pc, #592]	; (800fde0 <tcp_input+0xba4>)
 800fb90:	4991      	ldr	r1, [pc, #580]	; (800fdd8 <tcp_input+0xb9c>)
 800fb92:	6809      	ldr	r1, [r1, #0]
 800fb94:	9301      	str	r3, [sp, #4]
 800fb96:	1d23      	adds	r3, r4, #4
 800fb98:	9400      	str	r4, [sp, #0]
 800fb9a:	f000 fe05 	bl	80107a8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800fb9e:	f898 3042 	ldrb.w	r3, [r8, #66]	; 0x42
 800fba2:	2b05      	cmp	r3, #5
 800fba4:	f63f acf1 	bhi.w	800f58a <tcp_input+0x34e>
          pcb->rtime = 0;
 800fba8:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 800fbaa:	4640      	mov	r0, r8
          pcb->rtime = 0;
 800fbac:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800fbb0:	f001 f894 	bl	8010cdc <tcp_rexmit_rto>
 800fbb4:	e4e9      	b.n	800f58a <tcp_input+0x34e>
          tcp_send_empty_ack(pcb);
 800fbb6:	4640      	mov	r0, r8
 800fbb8:	f000 fe46 	bl	8010848 <tcp_send_empty_ack>
 800fbbc:	e65d      	b.n	800f87a <tcp_input+0x63e>
      if (ackno == pcb->snd_nxt) {
 800fbbe:	4b86      	ldr	r3, [pc, #536]	; (800fdd8 <tcp_input+0xb9c>)
 800fbc0:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	429a      	cmp	r2, r3
 800fbc8:	f47f acdf 	bne.w	800f58a <tcp_input+0x34e>
      recv_flags |= TF_RESET;
 800fbcc:	f899 2000 	ldrb.w	r2, [r9]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fbd0:	f8b8 301a 	ldrh.w	r3, [r8, #26]
      recv_flags |= TF_RESET;
 800fbd4:	f042 0208 	orr.w	r2, r2, #8
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fbd8:	f023 0301 	bic.w	r3, r3, #1
      recv_flags |= TF_RESET;
 800fbdc:	f889 2000 	strb.w	r2, [r9]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fbe0:	f8a8 301a 	strh.w	r3, [r8, #26]
 800fbe4:	e4d1      	b.n	800f58a <tcp_input+0x34e>
        TCP_STATS_INC(tcp.cachehit);
 800fbe6:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
 800fbea:	3301      	adds	r3, #1
 800fbec:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
 800fbf0:	e5b0      	b.n	800f754 <tcp_input+0x518>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbf2:	9a05      	ldr	r2, [sp, #20]
 800fbf4:	4640      	mov	r0, r8
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fbf6:	6833      	ldr	r3, [r6, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbf8:	8811      	ldrh	r1, [r2, #0]
 800fbfa:	4a78      	ldr	r2, [pc, #480]	; (800fddc <tcp_input+0xba0>)
 800fbfc:	881c      	ldrh	r4, [r3, #0]
 800fbfe:	6812      	ldr	r2, [r2, #0]
 800fc00:	9402      	str	r4, [sp, #8]
 800fc02:	440a      	add	r2, r1
 800fc04:	885b      	ldrh	r3, [r3, #2]
 800fc06:	4c76      	ldr	r4, [pc, #472]	; (800fde0 <tcp_input+0xba4>)
 800fc08:	4973      	ldr	r1, [pc, #460]	; (800fdd8 <tcp_input+0xb9c>)
 800fc0a:	6809      	ldr	r1, [r1, #0]
 800fc0c:	9301      	str	r3, [sp, #4]
 800fc0e:	1d23      	adds	r3, r4, #4
 800fc10:	9400      	str	r4, [sp, #0]
 800fc12:	f000 fdc9 	bl	80107a8 <tcp_rst>
        pbuf_free(p);
 800fc16:	4628      	mov	r0, r5
 800fc18:	f7ff bb3a 	b.w	800f290 <tcp_input+0x54>
          && (ackno == pcb->lastack + 1)) {
 800fc1c:	f8d8 2044 	ldr.w	r2, [r8, #68]	; 0x44
 800fc20:	496d      	ldr	r1, [pc, #436]	; (800fdd8 <tcp_input+0xb9c>)
 800fc22:	3201      	adds	r2, #1
 800fc24:	6809      	ldr	r1, [r1, #0]
 800fc26:	428a      	cmp	r2, r1
 800fc28:	d1a4      	bne.n	800fb74 <tcp_input+0x938>
        pcb->rcv_nxt = seqno + 1;
 800fc2a:	4b6c      	ldr	r3, [pc, #432]	; (800fddc <tcp_input+0xba0>)
        pcb->state = ESTABLISHED;
 800fc2c:	2104      	movs	r1, #4
        pcb->snd_wnd = tcphdr->wnd;
 800fc2e:	6836      	ldr	r6, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 800fc30:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fc32:	eb08 0401 	add.w	r4, r8, r1
        pcb->lastack = ackno;
 800fc36:	f8c8 2044 	str.w	r2, [r8, #68]	; 0x44
        pcb->rcv_nxt = seqno + 1;
 800fc3a:	1c5a      	adds	r2, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800fc3c:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fc3e:	4620      	mov	r0, r4
        pcb->rcv_nxt = seqno + 1;
 800fc40:	f8c8 2024 	str.w	r2, [r8, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800fc44:	f8c8 202c 	str.w	r2, [r8, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 800fc48:	89f2      	ldrh	r2, [r6, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fc4a:	f8b8 6032 	ldrh.w	r6, [r8, #50]	; 0x32
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800fc4e:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
        pcb->snd_wnd = tcphdr->wnd;
 800fc52:	f8a8 2060 	strh.w	r2, [r8, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fc56:	f8a8 2062 	strh.w	r2, [r8, #98]	; 0x62
        pcb->state = ESTABLISHED;
 800fc5a:	f888 1014 	strb.w	r1, [r8, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fc5e:	f002 fc05 	bl	801246c <ip4_route>
 800fc62:	4622      	mov	r2, r4
 800fc64:	4601      	mov	r1, r0
 800fc66:	4630      	mov	r0, r6
 800fc68:	f7fe fc44 	bl	800e4f4 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fc6c:	f241 131c 	movw	r3, #4380	; 0x111c
 800fc70:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fc72:	f8a8 0032 	strh.w	r0, [r8, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fc76:	0080      	lsls	r0, r0, #2
 800fc78:	429a      	cmp	r2, r3
 800fc7a:	4611      	mov	r1, r2
 800fc7c:	bf38      	it	cc
 800fc7e:	4619      	movcc	r1, r3
 800fc80:	4288      	cmp	r0, r1
 800fc82:	f080 8147 	bcs.w	800ff14 <tcp_input+0xcd8>
 800fc86:	b283      	uxth	r3, r0
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800fc88:	f8b8 2066 	ldrh.w	r2, [r8, #102]	; 0x66
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fc8c:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800fc90:	b932      	cbnz	r2, 800fca0 <tcp_input+0xa64>
 800fc92:	4b54      	ldr	r3, [pc, #336]	; (800fde4 <tcp_input+0xba8>)
 800fc94:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800fc98:	4953      	ldr	r1, [pc, #332]	; (800fde8 <tcp_input+0xbac>)
 800fc9a:	4854      	ldr	r0, [pc, #336]	; (800fdec <tcp_input+0xbb0>)
 800fc9c:	f004 f806 	bl	8013cac <iprintf>
        --pcb->snd_queuelen;
 800fca0:	f8b8 3066 	ldrh.w	r3, [r8, #102]	; 0x66
        rseg = pcb->unacked;
 800fca4:	f8d8 4070 	ldr.w	r4, [r8, #112]	; 0x70
        --pcb->snd_queuelen;
 800fca8:	3b01      	subs	r3, #1
 800fcaa:	f8a8 3066 	strh.w	r3, [r8, #102]	; 0x66
        if (rseg == NULL) {
 800fcae:	2c00      	cmp	r4, #0
 800fcb0:	f000 8139 	beq.w	800ff26 <tcp_input+0xcea>
          pcb->unacked = rseg->next;
 800fcb4:	6823      	ldr	r3, [r4, #0]
 800fcb6:	f8c8 3070 	str.w	r3, [r8, #112]	; 0x70
        tcp_seg_free(rseg);
 800fcba:	4620      	mov	r0, r4
 800fcbc:	f7fd fd28 	bl	800d710 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 800fcc0:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	f000 8129 	beq.w	800ff1c <tcp_input+0xce0>
          pcb->rtime = 0;
 800fcca:	2300      	movs	r3, #0
 800fccc:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          pcb->nrtx = 0;
 800fcd0:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800fcd4:	f8d8 3088 	ldr.w	r3, [r8, #136]	; 0x88
 800fcd8:	b13b      	cbz	r3, 800fcea <tcp_input+0xaae>
 800fcda:	2200      	movs	r2, #0
 800fcdc:	4641      	mov	r1, r8
 800fcde:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800fce2:	4798      	blx	r3
        if (err == ERR_ABRT) {
 800fce4:	300d      	adds	r0, #13
 800fce6:	f43f ac64 	beq.w	800f5b2 <tcp_input+0x376>
        tcp_ack_now(pcb);
 800fcea:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800fcee:	e5fd      	b.n	800f8ec <tcp_input+0x6b0>
        TCP_STATS_INC(tcp.cachehit);
 800fcf0:	f8b4 20a6 	ldrh.w	r2, [r4, #166]	; 0xa6
 800fcf4:	3201      	adds	r2, #1
 800fcf6:	f8a4 20a6 	strh.w	r2, [r4, #166]	; 0xa6
 800fcfa:	f7ff bbfa 	b.w	800f4f2 <tcp_input+0x2b6>
      TCP_STATS_INC(tcp.memerr);
 800fcfe:	f8b4 309c 	ldrh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fd02:	f8d8 6018 	ldr.w	r6, [r8, #24]
      TCP_STATS_INC(tcp.memerr);
 800fd06:	3301      	adds	r3, #1
 800fd08:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fd0c:	2e00      	cmp	r6, #0
 800fd0e:	f43f acbe 	beq.w	800f68e <tcp_input+0x452>
 800fd12:	4601      	mov	r1, r0
 800fd14:	f04f 32ff 	mov.w	r2, #4294967295
 800fd18:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800fd1c:	47b0      	blx	r6
        pbuf_free(p);
 800fd1e:	4628      	mov	r0, r5
 800fd20:	f7ff bab6 	b.w	800f290 <tcp_input+0x54>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800fd24:	f8b8 3028 	ldrh.w	r3, [r8, #40]	; 0x28
 800fd28:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	d002      	beq.n	800fd36 <tcp_input+0xafa>
              pcb->rcv_wnd++;
 800fd30:	3301      	adds	r3, #1
 800fd32:	f8a8 3028 	strh.w	r3, [r8, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800fd36:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 800fd3a:	2c00      	cmp	r4, #0
 800fd3c:	f43f ae25 	beq.w	800f98a <tcp_input+0x74e>
 800fd40:	2300      	movs	r3, #0
 800fd42:	4641      	mov	r1, r8
 800fd44:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800fd48:	461a      	mov	r2, r3
 800fd4a:	47a0      	blx	r4
            if (err == ERR_ABRT) {
 800fd4c:	300d      	adds	r0, #13
 800fd4e:	f47f ae1c 	bne.w	800f98a <tcp_input+0x74e>
aborted:
 800fd52:	e42e      	b.n	800f5b2 <tcp_input+0x376>
            pbuf_free(recv_data);
 800fd54:	4610      	mov	r0, r2
 800fd56:	f7fc fffb 	bl	800cd50 <pbuf_free>
            tcp_abort(pcb);
 800fd5a:	4640      	mov	r0, r8
 800fd5c:	f7fe f8e0 	bl	800df20 <tcp_abort>
            goto aborted;
 800fd60:	e427      	b.n	800f5b2 <tcp_input+0x376>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800fd62:	0798      	lsls	r0, r3, #30
 800fd64:	f57f ac11 	bpl.w	800f58a <tcp_input+0x34e>
 800fd68:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800fd6c:	4a1b      	ldr	r2, [pc, #108]	; (800fddc <tcp_input+0xba0>)
 800fd6e:	3b01      	subs	r3, #1
 800fd70:	6812      	ldr	r2, [r2, #0]
 800fd72:	4293      	cmp	r3, r2
 800fd74:	f47f ac09 	bne.w	800f58a <tcp_input+0x34e>
        tcp_rexmit(pcb);
 800fd78:	4640      	mov	r0, r8
 800fd7a:	f000 fc8d 	bl	8010698 <tcp_rexmit>
 800fd7e:	e404      	b.n	800f58a <tcp_input+0x34e>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fd80:	06db      	lsls	r3, r3, #27
 800fd82:	f57f ac02 	bpl.w	800f58a <tcp_input+0x34e>
 800fd86:	4b14      	ldr	r3, [pc, #80]	; (800fdd8 <tcp_input+0xb9c>)
 800fd88:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	f47f abfb 	bne.w	800f58a <tcp_input+0x34e>
 800fd94:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	f47f abf6 	bne.w	800f58a <tcp_input+0x34e>
        pcb->state = FIN_WAIT_2;
 800fd9e:	2306      	movs	r3, #6
 800fda0:	f888 3014 	strb.w	r3, [r8, #20]
 800fda4:	f7ff bbf1 	b.w	800f58a <tcp_input+0x34e>
        TCP_RMV_ACTIVE(pcb);
 800fda8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fdac:	4a08      	ldr	r2, [pc, #32]	; (800fdd0 <tcp_input+0xb94>)
 800fdae:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fdb0:	4b0f      	ldr	r3, [pc, #60]	; (800fdf0 <tcp_input+0xbb4>)
        pcb->state = TIME_WAIT;
 800fdb2:	200a      	movs	r0, #10
        TCP_RMV_ACTIVE(pcb);
 800fdb4:	2101      	movs	r1, #1
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fdb6:	681a      	ldr	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800fdb8:	f888 0014 	strb.w	r0, [r8, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fdbc:	f8c8 200c 	str.w	r2, [r8, #12]
        TCP_RMV_ACTIVE(pcb);
 800fdc0:	4a0c      	ldr	r2, [pc, #48]	; (800fdf4 <tcp_input+0xbb8>)
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fdc2:	f8c3 8000 	str.w	r8, [r3]
        TCP_RMV_ACTIVE(pcb);
 800fdc6:	7011      	strb	r1, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800fdc8:	f001 f8a8 	bl	8010f1c <tcp_timer_needed>
 800fdcc:	f7ff bbdd 	b.w	800f58a <tcp_input+0x34e>
 800fdd0:	2401bfbc 	.word	0x2401bfbc
 800fdd4:	24014030 	.word	0x24014030
 800fdd8:	2401402c 	.word	0x2401402c
 800fddc:	24014050 	.word	0x24014050
 800fde0:	24014ffc 	.word	0x24014ffc
 800fde4:	08015cd0 	.word	0x08015cd0
 800fde8:	08015c18 	.word	0x08015c18
 800fdec:	08014afc 	.word	0x08014afc
 800fdf0:	2401bfcc 	.word	0x2401bfcc
 800fdf4:	2401bfb8 	.word	0x2401bfb8
  } else if (flags & TCP_FIN) {
 800fdf8:	07c0      	lsls	r0, r0, #31
 800fdfa:	f57f ac45 	bpl.w	800f688 <tcp_input+0x44c>
    pcb->tmr = tcp_ticks;
 800fdfe:	4b61      	ldr	r3, [pc, #388]	; (800ff84 <tcp_input+0xd48>)
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	f8c8 3020 	str.w	r3, [r8, #32]
 800fe06:	e43f      	b.n	800f688 <tcp_input+0x44c>
          pcb->state = ESTABLISHED;
 800fe08:	2204      	movs	r2, #4
          if (pcb->listener == NULL) {
 800fe0a:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
          pcb->state = ESTABLISHED;
 800fe0e:	f888 2014 	strb.w	r2, [r8, #20]
          if (pcb->listener == NULL) {
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d0a1      	beq.n	800fd5a <tcp_input+0xb1e>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800fe16:	699b      	ldr	r3, [r3, #24]
 800fe18:	b933      	cbnz	r3, 800fe28 <tcp_input+0xbec>
 800fe1a:	4b5b      	ldr	r3, [pc, #364]	; (800ff88 <tcp_input+0xd4c>)
 800fe1c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800fe20:	495a      	ldr	r1, [pc, #360]	; (800ff8c <tcp_input+0xd50>)
 800fe22:	485b      	ldr	r0, [pc, #364]	; (800ff90 <tcp_input+0xd54>)
 800fe24:	f003 ff42 	bl	8013cac <iprintf>
            tcp_backlog_accepted(pcb);
 800fe28:	4640      	mov	r0, r8
 800fe2a:	f7fd fb73 	bl	800d514 <tcp_backlog_accepted>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800fe2e:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 800fe32:	699b      	ldr	r3, [r3, #24]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d090      	beq.n	800fd5a <tcp_input+0xb1e>
 800fe38:	2200      	movs	r2, #0
 800fe3a:	4641      	mov	r1, r8
 800fe3c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800fe40:	4798      	blx	r3
          if (err != ERR_OK) {
 800fe42:	b300      	cbz	r0, 800fe86 <tcp_input+0xc4a>
            if (err != ERR_ABRT) {
 800fe44:	300d      	adds	r0, #13
 800fe46:	f43f abb4 	beq.w	800f5b2 <tcp_input+0x376>
 800fe4a:	e786      	b.n	800fd5a <tcp_input+0xb1e>
        TCP_RMV_ACTIVE(pcb);
 800fe4c:	f8d8 200c 	ldr.w	r2, [r8, #12]
 800fe50:	60da      	str	r2, [r3, #12]
 800fe52:	e7ad      	b.n	800fdb0 <tcp_input+0xb74>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fe54:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	f47f ae46 	bne.w	800faea <tcp_input+0x8ae>
          tcp_ack_now(pcb);
 800fe5e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 800fe62:	4640      	mov	r0, r8
          tcp_ack_now(pcb);
 800fe64:	f043 0302 	orr.w	r3, r3, #2
 800fe68:	f8a8 301a 	strh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 800fe6c:	f7fd fc8c 	bl	800d788 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800fe70:	4b48      	ldr	r3, [pc, #288]	; (800ff94 <tcp_input+0xd58>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	4543      	cmp	r3, r8
 800fe76:	d097      	beq.n	800fda8 <tcp_input+0xb6c>
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d099      	beq.n	800fdb0 <tcp_input+0xb74>
 800fe7c:	68da      	ldr	r2, [r3, #12]
 800fe7e:	4542      	cmp	r2, r8
 800fe80:	d0e4      	beq.n	800fe4c <tcp_input+0xc10>
 800fe82:	4613      	mov	r3, r2
 800fe84:	e7f8      	b.n	800fe78 <tcp_input+0xc3c>
          tcp_receive(pcb);
 800fe86:	4640      	mov	r0, r8
 800fe88:	f7fe fd2e 	bl	800e8e8 <tcp_receive>
          if (recv_acked != 0) {
 800fe8c:	f8bb 3000 	ldrh.w	r3, [fp]
 800fe90:	b113      	cbz	r3, 800fe98 <tcp_input+0xc5c>
            recv_acked--;
 800fe92:	3b01      	subs	r3, #1
 800fe94:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fe98:	f8b8 2032 	ldrh.w	r2, [r8, #50]	; 0x32
 800fe9c:	f241 131c 	movw	r3, #4380	; 0x111c
 800fea0:	0051      	lsls	r1, r2, #1
 800fea2:	0092      	lsls	r2, r2, #2
 800fea4:	4299      	cmp	r1, r3
 800fea6:	4608      	mov	r0, r1
 800fea8:	bf38      	it	cc
 800feaa:	4618      	movcc	r0, r3
 800feac:	4282      	cmp	r2, r0
 800feae:	d265      	bcs.n	800ff7c <tcp_input+0xd40>
 800feb0:	b293      	uxth	r3, r2
          if (recv_flags & TF_GOT_FIN) {
 800feb2:	f899 2000 	ldrb.w	r2, [r9]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800feb6:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 800feba:	0694      	lsls	r4, r2, #26
 800febc:	f57f ab65 	bpl.w	800f58a <tcp_input+0x34e>
 800fec0:	e625      	b.n	800fb0e <tcp_input+0x8d2>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800fec2:	2900      	cmp	r1, #0
 800fec4:	f47f ae82 	bne.w	800fbcc <tcp_input+0x990>
 800fec8:	4b2f      	ldr	r3, [pc, #188]	; (800ff88 <tcp_input+0xd4c>)
 800feca:	f44f 724e 	mov.w	r2, #824	; 0x338
 800fece:	4932      	ldr	r1, [pc, #200]	; (800ff98 <tcp_input+0xd5c>)
 800fed0:	482f      	ldr	r0, [pc, #188]	; (800ff90 <tcp_input+0xd54>)
 800fed2:	f003 feeb 	bl	8013cac <iprintf>
 800fed6:	e679      	b.n	800fbcc <tcp_input+0x990>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800fed8:	4b2b      	ldr	r3, [pc, #172]	; (800ff88 <tcp_input+0xd4c>)
 800feda:	f240 120d 	movw	r2, #269	; 0x10d
 800fede:	492f      	ldr	r1, [pc, #188]	; (800ff9c <tcp_input+0xd60>)
 800fee0:	482b      	ldr	r0, [pc, #172]	; (800ff90 <tcp_input+0xd54>)
 800fee2:	f003 fee3 	bl	8013cac <iprintf>
 800fee6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800feea:	f7ff baf5 	b.w	800f4d8 <tcp_input+0x29c>
      tcp_abandon(npcb, 0);
 800feee:	4650      	mov	r0, sl
 800fef0:	4649      	mov	r1, r9
 800fef2:	f7fd ff71 	bl	800ddd8 <tcp_abandon>
        pbuf_free(p);
 800fef6:	4628      	mov	r0, r5
 800fef8:	f7ff b9ca 	b.w	800f290 <tcp_input+0x54>
    tcp_ack_now(pcb);
 800fefc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
    tcp_output(pcb);
 800ff00:	4640      	mov	r0, r8
    tcp_ack_now(pcb);
 800ff02:	f043 0302 	orr.w	r3, r3, #2
 800ff06:	f8a8 301a 	strh.w	r3, [r8, #26]
    tcp_output(pcb);
 800ff0a:	f000 fcd1 	bl	80108b0 <tcp_output>
        pbuf_free(p);
 800ff0e:	4628      	mov	r0, r5
 800ff10:	f7ff b9be 	b.w	800f290 <tcp_input+0x54>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ff14:	429a      	cmp	r2, r3
 800ff16:	bf88      	it	hi
 800ff18:	b293      	uxthhi	r3, r2
 800ff1a:	e6b5      	b.n	800fc88 <tcp_input+0xa4c>
          pcb->rtime = -1;
 800ff1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ff20:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
 800ff24:	e6d6      	b.n	800fcd4 <tcp_input+0xa98>
          rseg = pcb->unsent;
 800ff26:	f8d8 406c 	ldr.w	r4, [r8, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800ff2a:	b934      	cbnz	r4, 800ff3a <tcp_input+0xcfe>
 800ff2c:	4b16      	ldr	r3, [pc, #88]	; (800ff88 <tcp_input+0xd4c>)
 800ff2e:	f44f 725d 	mov.w	r2, #884	; 0x374
 800ff32:	491b      	ldr	r1, [pc, #108]	; (800ffa0 <tcp_input+0xd64>)
 800ff34:	4816      	ldr	r0, [pc, #88]	; (800ff90 <tcp_input+0xd54>)
 800ff36:	f003 feb9 	bl	8013cac <iprintf>
          pcb->unsent = rseg->next;
 800ff3a:	6823      	ldr	r3, [r4, #0]
 800ff3c:	f8c8 306c 	str.w	r3, [r8, #108]	; 0x6c
 800ff40:	e6bb      	b.n	800fcba <tcp_input+0xa7e>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ff42:	9102      	str	r1, [sp, #8]
 800ff44:	4640      	mov	r0, r8
 800ff46:	4e17      	ldr	r6, [pc, #92]	; (800ffa4 <tcp_input+0xd68>)
 800ff48:	4422      	add	r2, r4
 800ff4a:	4917      	ldr	r1, [pc, #92]	; (800ffa8 <tcp_input+0xd6c>)
 800ff4c:	9301      	str	r3, [sp, #4]
 800ff4e:	1d33      	adds	r3, r6, #4
 800ff50:	6809      	ldr	r1, [r1, #0]
 800ff52:	9600      	str	r6, [sp, #0]
 800ff54:	f000 fc28 	bl	80107a8 <tcp_rst>
        pbuf_free(p);
 800ff58:	4628      	mov	r0, r5
 800ff5a:	f7ff b999 	b.w	800f290 <tcp_input+0x54>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800ff5e:	4b0a      	ldr	r3, [pc, #40]	; (800ff88 <tcp_input+0xd4c>)
 800ff60:	f240 1215 	movw	r2, #277	; 0x115
 800ff64:	4911      	ldr	r1, [pc, #68]	; (800ffac <tcp_input+0xd70>)
 800ff66:	480a      	ldr	r0, [pc, #40]	; (800ff90 <tcp_input+0xd54>)
 800ff68:	f003 fea0 	bl	8013cac <iprintf>
 800ff6c:	f7ff bac4 	b.w	800f4f8 <tcp_input+0x2bc>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800ff70:	4623      	mov	r3, r4
 800ff72:	4620      	mov	r0, r4
 800ff74:	4641      	mov	r1, r8
 800ff76:	f7fe f9dd 	bl	800e334 <tcp_recv_null>
 800ff7a:	e4f0      	b.n	800f95e <tcp_input+0x722>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ff7c:	4299      	cmp	r1, r3
 800ff7e:	bf88      	it	hi
 800ff80:	b28b      	uxthhi	r3, r1
 800ff82:	e796      	b.n	800feb2 <tcp_input+0xc76>
 800ff84:	2401bfc0 	.word	0x2401bfc0
 800ff88:	08015cd0 	.word	0x08015cd0
 800ff8c:	08015c44 	.word	0x08015c44
 800ff90:	08014afc 	.word	0x08014afc
 800ff94:	2401bfbc 	.word	0x2401bfbc
 800ff98:	08015bf8 	.word	0x08015bf8
 800ff9c:	08015b70 	.word	0x08015b70
 800ffa0:	08015c30 	.word	0x08015c30
 800ffa4:	24014ffc 	.word	0x24014ffc
 800ffa8:	2401402c 	.word	0x2401402c
 800ffac:	08015b9c 	.word	0x08015b9c

0800ffb0 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800ffb0:	4a02      	ldr	r2, [pc, #8]	; (800ffbc <tcp_trigger_input_pcb_close+0xc>)
 800ffb2:	7813      	ldrb	r3, [r2, #0]
 800ffb4:	f043 0310 	orr.w	r3, r3, #16
 800ffb8:	7013      	strb	r3, [r2, #0]
}
 800ffba:	4770      	bx	lr
 800ffbc:	2401404c 	.word	0x2401404c

0800ffc0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 800ffc0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800ffc2:	4604      	mov	r4, r0
 800ffc4:	b130      	cbz	r0, 800ffd4 <tcp_output_segment_busy+0x14>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 800ffc6:	6863      	ldr	r3, [r4, #4]
 800ffc8:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 800ffca:	f110 30ff 	adds.w	r0, r0, #4294967295
 800ffce:	bf18      	it	ne
 800ffd0:	2001      	movne	r0, #1
 800ffd2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800ffd4:	4b03      	ldr	r3, [pc, #12]	; (800ffe4 <tcp_output_segment_busy+0x24>)
 800ffd6:	f240 529a 	movw	r2, #1434	; 0x59a
 800ffda:	4903      	ldr	r1, [pc, #12]	; (800ffe8 <tcp_output_segment_busy+0x28>)
 800ffdc:	4803      	ldr	r0, [pc, #12]	; (800ffec <tcp_output_segment_busy+0x2c>)
 800ffde:	f003 fe65 	bl	8013cac <iprintf>
 800ffe2:	e7f0      	b.n	800ffc6 <tcp_output_segment_busy+0x6>
 800ffe4:	080160f4 	.word	0x080160f4
 800ffe8:	08016128 	.word	0x08016128
 800ffec:	08014afc 	.word	0x08014afc

0800fff0 <tcp_create_segment>:
{
 800fff0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff4:	460e      	mov	r6, r1
 800fff6:	4617      	mov	r7, r2
 800fff8:	4699      	mov	r9, r3
 800fffa:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800fffe:	4680      	mov	r8, r0
 8010000:	2800      	cmp	r0, #0
 8010002:	d051      	beq.n	80100a8 <tcp_create_segment+0xb8>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010004:	2e00      	cmp	r6, #0
 8010006:	d057      	beq.n	80100b8 <tcp_create_segment+0xc8>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010008:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801000c:	2003      	movs	r0, #3
 801000e:	f7fc fb89 	bl	800c724 <memp_malloc>
 8010012:	4604      	mov	r4, r0
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010014:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010018:	2800      	cmp	r0, #0
 801001a:	d05f      	beq.n	80100dc <tcp_create_segment+0xec>
  seg->flags = optflags;
 801001c:	f880 a00a 	strb.w	sl, [r0, #10]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010020:	fa1f fa85 	uxth.w	sl, r5
 8010024:	8933      	ldrh	r3, [r6, #8]
  seg->next = NULL;
 8010026:	2200      	movs	r2, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010028:	4553      	cmp	r3, sl
  seg->next = NULL;
 801002a:	e9c0 2600 	strd	r2, r6, [r0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801002e:	d333      	bcc.n	8010098 <tcp_create_segment+0xa8>
  seg->len = p->tot_len - optlen;
 8010030:	eba3 030a 	sub.w	r3, r3, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 8010034:	4630      	mov	r0, r6
 8010036:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 8010038:	8123      	strh	r3, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 801003a:	f7fc fe49 	bl	800ccd0 <pbuf_add_header>
 801003e:	4606      	mov	r6, r0
 8010040:	2800      	cmp	r0, #0
 8010042:	d140      	bne.n	80100c6 <tcp_create_segment+0xd6>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010044:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010046:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010048:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801004c:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010050:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010052:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010056:	f7fb fddb 	bl	800bc10 <lwip_htons>
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801005a:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801005e:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010062:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 8010066:	f7fb fdd3 	bl	800bc10 <lwip_htons>
 801006a:	f8ab 0002 	strh.w	r0, [fp, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801006e:	4648      	mov	r0, r9
 8010070:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8010074:	f7fb fdd0 	bl	800bc18 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010078:	f8d4 800c 	ldr.w	r8, [r4, #12]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801007c:	f8c9 0004 	str.w	r0, [r9, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010080:	ea47 3005 	orr.w	r0, r7, r5, lsl #12
 8010084:	f7fb fdc4 	bl	800bc10 <lwip_htons>
  seg->tcphdr->urgp = 0;
 8010088:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801008a:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 801008e:	749e      	strb	r6, [r3, #18]
 8010090:	74de      	strb	r6, [r3, #19]
}
 8010092:	4620      	mov	r0, r4
 8010094:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010098:	4b12      	ldr	r3, [pc, #72]	; (80100e4 <tcp_create_segment+0xf4>)
 801009a:	22b0      	movs	r2, #176	; 0xb0
 801009c:	4912      	ldr	r1, [pc, #72]	; (80100e8 <tcp_create_segment+0xf8>)
 801009e:	4813      	ldr	r0, [pc, #76]	; (80100ec <tcp_create_segment+0xfc>)
 80100a0:	f003 fe04 	bl	8013cac <iprintf>
 80100a4:	8933      	ldrh	r3, [r6, #8]
 80100a6:	e7c3      	b.n	8010030 <tcp_create_segment+0x40>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80100a8:	4b0e      	ldr	r3, [pc, #56]	; (80100e4 <tcp_create_segment+0xf4>)
 80100aa:	22a3      	movs	r2, #163	; 0xa3
 80100ac:	4910      	ldr	r1, [pc, #64]	; (80100f0 <tcp_create_segment+0x100>)
 80100ae:	480f      	ldr	r0, [pc, #60]	; (80100ec <tcp_create_segment+0xfc>)
 80100b0:	f003 fdfc 	bl	8013cac <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80100b4:	2e00      	cmp	r6, #0
 80100b6:	d1a7      	bne.n	8010008 <tcp_create_segment+0x18>
 80100b8:	4b0a      	ldr	r3, [pc, #40]	; (80100e4 <tcp_create_segment+0xf4>)
 80100ba:	22a4      	movs	r2, #164	; 0xa4
 80100bc:	490d      	ldr	r1, [pc, #52]	; (80100f4 <tcp_create_segment+0x104>)
 80100be:	480b      	ldr	r0, [pc, #44]	; (80100ec <tcp_create_segment+0xfc>)
 80100c0:	f003 fdf4 	bl	8013cac <iprintf>
 80100c4:	e7a0      	b.n	8010008 <tcp_create_segment+0x18>
    TCP_STATS_INC(tcp.err);
 80100c6:	4a0c      	ldr	r2, [pc, #48]	; (80100f8 <tcp_create_segment+0x108>)
    tcp_seg_free(seg);
 80100c8:	4620      	mov	r0, r4
    return NULL;
 80100ca:	2400      	movs	r4, #0
    TCP_STATS_INC(tcp.err);
 80100cc:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 80100d0:	3301      	adds	r3, #1
 80100d2:	f8a2 30a4 	strh.w	r3, [r2, #164]	; 0xa4
    tcp_seg_free(seg);
 80100d6:	f7fd fb1b 	bl	800d710 <tcp_seg_free>
    return NULL;
 80100da:	e7da      	b.n	8010092 <tcp_create_segment+0xa2>
    pbuf_free(p);
 80100dc:	4630      	mov	r0, r6
 80100de:	f7fc fe37 	bl	800cd50 <pbuf_free>
    return NULL;
 80100e2:	e7d6      	b.n	8010092 <tcp_create_segment+0xa2>
 80100e4:	080160f4 	.word	0x080160f4
 80100e8:	08015e88 	.word	0x08015e88
 80100ec:	08014afc 	.word	0x08014afc
 80100f0:	08015e44 	.word	0x08015e44
 80100f4:	08015e64 	.word	0x08015e64
 80100f8:	2401bdf8 	.word	0x2401bdf8

080100fc <tcp_output_alloc_header_common.constprop.4>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80100fc:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 80100fe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8010102:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 8010104:	4680      	mov	r8, r0
 8010106:	4691      	mov	r9, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8010108:	2022      	movs	r0, #34	; 0x22
 801010a:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801010e:	469b      	mov	fp, r3
 8010110:	f8bd a028 	ldrh.w	sl, [sp, #40]	; 0x28
 8010114:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
 8010118:	f8bd 6030 	ldrh.w	r6, [sp, #48]	; 0x30
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801011c:	f7fc fe8c 	bl	800ce38 <pbuf_alloc>
  if (p != NULL) {
 8010120:	4605      	mov	r5, r0
 8010122:	b1f8      	cbz	r0, 8010164 <tcp_output_alloc_header_common.constprop.4+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8010124:	8943      	ldrh	r3, [r0, #10]
 8010126:	2b13      	cmp	r3, #19
 8010128:	d91f      	bls.n	801016a <tcp_output_alloc_header_common.constprop.4+0x6e>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801012a:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801012c:	4658      	mov	r0, fp
 801012e:	f7fb fd6f 	bl	800bc10 <lwip_htons>
 8010132:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8010134:	4650      	mov	r0, sl
 8010136:	f7fb fd6b 	bl	800bc10 <lwip_htons>
    tcphdr->seqno = seqno_be;
 801013a:	f8c4 9004 	str.w	r9, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 801013e:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 8010140:	4640      	mov	r0, r8
 8010142:	f7fb fd69 	bl	800bc18 <lwip_htonl>
 8010146:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8010148:	f447 40a0 	orr.w	r0, r7, #20480	; 0x5000
 801014c:	f7fb fd60 	bl	800bc10 <lwip_htons>
 8010150:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8010152:	4630      	mov	r0, r6
 8010154:	f7fb fd5c 	bl	800bc10 <lwip_htons>
    tcphdr->chksum = 0;
 8010158:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801015a:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801015c:	7423      	strb	r3, [r4, #16]
 801015e:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 8010160:	74a3      	strb	r3, [r4, #18]
 8010162:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 8010164:	4628      	mov	r0, r5
 8010166:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801016a:	4b04      	ldr	r3, [pc, #16]	; (801017c <tcp_output_alloc_header_common.constprop.4+0x80>)
 801016c:	f240 7224 	movw	r2, #1828	; 0x724
 8010170:	4903      	ldr	r1, [pc, #12]	; (8010180 <tcp_output_alloc_header_common.constprop.4+0x84>)
 8010172:	4804      	ldr	r0, [pc, #16]	; (8010184 <tcp_output_alloc_header_common.constprop.4+0x88>)
 8010174:	f003 fd9a 	bl	8013cac <iprintf>
 8010178:	e7d7      	b.n	801012a <tcp_output_alloc_header_common.constprop.4+0x2e>
 801017a:	bf00      	nop
 801017c:	080160f4 	.word	0x080160f4
 8010180:	08016070 	.word	0x08016070
 8010184:	08014afc 	.word	0x08014afc

08010188 <tcp_output_alloc_header.constprop.3>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 8010188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801018c:	460f      	mov	r7, r1
 801018e:	b084      	sub	sp, #16
 8010190:	4690      	mov	r8, r2
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8010192:	4604      	mov	r4, r0
 8010194:	b198      	cbz	r0, 80101be <tcp_output_alloc_header.constprop.3+0x36>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8010196:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
 8010198:	2510      	movs	r5, #16
 801019a:	8ae3      	ldrh	r3, [r4, #22]
 801019c:	4642      	mov	r2, r8
 801019e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80101a0:	4639      	mov	r1, r7
 80101a2:	e9cd 5601 	strd	r5, r6, [sp, #4]
 80101a6:	8b25      	ldrh	r5, [r4, #24]
 80101a8:	9500      	str	r5, [sp, #0]
 80101aa:	f7ff ffa7 	bl	80100fc <tcp_output_alloc_header_common.constprop.4>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80101ae:	b118      	cbz	r0, 80101b8 <tcp_output_alloc_header.constprop.3+0x30>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80101b0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80101b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80101b4:	4413      	add	r3, r2
 80101b6:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 80101b8:	b004      	add	sp, #16
 80101ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80101be:	4b04      	ldr	r3, [pc, #16]	; (80101d0 <tcp_output_alloc_header.constprop.3+0x48>)
 80101c0:	f240 7242 	movw	r2, #1858	; 0x742
 80101c4:	4903      	ldr	r1, [pc, #12]	; (80101d4 <tcp_output_alloc_header.constprop.3+0x4c>)
 80101c6:	4804      	ldr	r0, [pc, #16]	; (80101d8 <tcp_output_alloc_header.constprop.3+0x50>)
 80101c8:	f003 fd70 	bl	8013cac <iprintf>
 80101cc:	e7e3      	b.n	8010196 <tcp_output_alloc_header.constprop.3+0xe>
 80101ce:	bf00      	nop
 80101d0:	080160f4 	.word	0x080160f4
 80101d4:	08016048 	.word	0x08016048
 80101d8:	08014afc 	.word	0x08014afc

080101dc <tcp_output_fill_options.isra.0.constprop.5>:
{
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80101dc:	b100      	cbz	r0, 80101e0 <tcp_output_fill_options.isra.0.constprop.5+0x4>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80101de:	4770      	bx	lr
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80101e0:	4b03      	ldr	r3, [pc, #12]	; (80101f0 <tcp_output_fill_options.isra.0.constprop.5+0x14>)
 80101e2:	f240 7256 	movw	r2, #1878	; 0x756
 80101e6:	4903      	ldr	r1, [pc, #12]	; (80101f4 <tcp_output_fill_options.isra.0.constprop.5+0x18>)
 80101e8:	4803      	ldr	r0, [pc, #12]	; (80101f8 <tcp_output_fill_options.isra.0.constprop.5+0x1c>)
 80101ea:	f003 bd5f 	b.w	8013cac <iprintf>
 80101ee:	bf00      	nop
 80101f0:	080160f4 	.word	0x080160f4
 80101f4:	080160cc 	.word	0x080160cc
 80101f8:	08014afc 	.word	0x08014afc

080101fc <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80101fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010200:	4604      	mov	r4, r0
 8010202:	b084      	sub	sp, #16
 8010204:	4690      	mov	r8, r2
 8010206:	461f      	mov	r7, r3
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8010208:	460d      	mov	r5, r1
 801020a:	b379      	cbz	r1, 801026c <tcp_output_control_segment+0x70>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801020c:	2c00      	cmp	r4, #0
 801020e:	d036      	beq.n	801027e <tcp_output_control_segment+0x82>
 8010210:	7a20      	ldrb	r0, [r4, #8]
 8010212:	b9f0      	cbnz	r0, 8010252 <tcp_output_control_segment+0x56>
    return ip_route(src, dst);
 8010214:	4638      	mov	r0, r7
 8010216:	f002 f929 	bl	801246c <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801021a:	b1f0      	cbz	r0, 801025a <tcp_output_control_segment+0x5e>
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801021c:	7ae3      	ldrb	r3, [r4, #11]
      tos = pcb->tos;
 801021e:	7aa4      	ldrb	r4, [r4, #10]
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
 8010220:	4e1a      	ldr	r6, [pc, #104]	; (801028c <tcp_output_control_segment+0x90>)
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8010222:	f04f 0c06 	mov.w	ip, #6
 8010226:	9002      	str	r0, [sp, #8]
 8010228:	463a      	mov	r2, r7
    TCP_STATS_INC(tcp.xmit);
 801022a:	f8b6 0090 	ldrh.w	r0, [r6, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801022e:	4641      	mov	r1, r8
 8010230:	9400      	str	r4, [sp, #0]
    TCP_STATS_INC(tcp.xmit);
 8010232:	1c44      	adds	r4, r0, #1
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8010234:	f8cd c004 	str.w	ip, [sp, #4]
 8010238:	4628      	mov	r0, r5
    TCP_STATS_INC(tcp.xmit);
 801023a:	f8a6 4090 	strh.w	r4, [r6, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801023e:	f002 fb4b 	bl	80128d8 <ip4_output_if>
 8010242:	4604      	mov	r4, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8010244:	4628      	mov	r0, r5
 8010246:	f7fc fd83 	bl	800cd50 <pbuf_free>
  return err;
}
 801024a:	4620      	mov	r0, r4
 801024c:	b004      	add	sp, #16
 801024e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return netif_get_by_index(pcb->netif_idx);
 8010252:	f7fc fc93 	bl	800cb7c <netif_get_by_index>
  if (netif == NULL) {
 8010256:	2800      	cmp	r0, #0
 8010258:	d1e0      	bne.n	801021c <tcp_output_control_segment+0x20>
    err = ERR_RTE;
 801025a:	f06f 0403 	mvn.w	r4, #3
  pbuf_free(p);
 801025e:	4628      	mov	r0, r5
 8010260:	f7fc fd76 	bl	800cd50 <pbuf_free>
}
 8010264:	4620      	mov	r0, r4
 8010266:	b004      	add	sp, #16
 8010268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801026c:	4b08      	ldr	r3, [pc, #32]	; (8010290 <tcp_output_control_segment+0x94>)
 801026e:	f240 7287 	movw	r2, #1927	; 0x787
 8010272:	4908      	ldr	r1, [pc, #32]	; (8010294 <tcp_output_control_segment+0x98>)
 8010274:	4808      	ldr	r0, [pc, #32]	; (8010298 <tcp_output_control_segment+0x9c>)
 8010276:	f003 fd19 	bl	8013cac <iprintf>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801027a:	2c00      	cmp	r4, #0
 801027c:	d1c8      	bne.n	8010210 <tcp_output_control_segment+0x14>
    return ip_route(src, dst);
 801027e:	4638      	mov	r0, r7
 8010280:	f002 f8f4 	bl	801246c <ip4_route>
  if (netif == NULL) {
 8010284:	2800      	cmp	r0, #0
 8010286:	d0e8      	beq.n	801025a <tcp_output_control_segment+0x5e>
      ttl = TCP_TTL;
 8010288:	23ff      	movs	r3, #255	; 0xff
 801028a:	e7c9      	b.n	8010220 <tcp_output_control_segment+0x24>
 801028c:	2401bdf8 	.word	0x2401bdf8
 8010290:	080160f4 	.word	0x080160f4
 8010294:	080160a0 	.word	0x080160a0
 8010298:	08014afc 	.word	0x08014afc

0801029c <tcp_split_unsent_seg>:
{
 801029c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102a0:	460e      	mov	r6, r1
 80102a2:	b083      	sub	sp, #12
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80102a4:	4607      	mov	r7, r0
 80102a6:	2800      	cmp	r0, #0
 80102a8:	d05d      	beq.n	8010366 <tcp_split_unsent_seg+0xca>
  useg = pcb->unsent;
 80102aa:	6efd      	ldr	r5, [r7, #108]	; 0x6c
  if (useg == NULL) {
 80102ac:	b39d      	cbz	r5, 8010316 <tcp_split_unsent_seg+0x7a>
  if (split == 0) {
 80102ae:	2e00      	cmp	r6, #0
 80102b0:	f000 80b9 	beq.w	8010426 <tcp_split_unsent_seg+0x18a>
  if (useg->len <= split) {
 80102b4:	892c      	ldrh	r4, [r5, #8]
 80102b6:	42b4      	cmp	r4, r6
 80102b8:	d93d      	bls.n	8010336 <tcp_split_unsent_seg+0x9a>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80102ba:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80102bc:	42b3      	cmp	r3, r6
 80102be:	d347      	bcc.n	8010350 <tcp_split_unsent_seg+0xb4>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80102c0:	2c00      	cmp	r4, #0
 80102c2:	d03c      	beq.n	801033e <tcp_split_unsent_seg+0xa2>
  optflags = useg->flags;
 80102c4:	f895 900a 	ldrb.w	r9, [r5, #10]
  remainder = useg->len - split;
 80102c8:	1ba4      	subs	r4, r4, r6
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80102ca:	f44f 7220 	mov.w	r2, #640	; 0x280
 80102ce:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80102d0:	ea4f 0889 	mov.w	r8, r9, lsl #2
  remainder = useg->len - split;
 80102d4:	b2a4      	uxth	r4, r4
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80102d6:	f008 0804 	and.w	r8, r8, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80102da:	eb04 0108 	add.w	r1, r4, r8
 80102de:	b289      	uxth	r1, r1
 80102e0:	f7fc fdaa 	bl	800ce38 <pbuf_alloc>
  if (p == NULL) {
 80102e4:	4682      	mov	sl, r0
 80102e6:	b1d8      	cbz	r0, 8010320 <tcp_split_unsent_seg+0x84>
  offset = useg->p->tot_len - useg->len + split;
 80102e8:	6868      	ldr	r0, [r5, #4]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80102ea:	4622      	mov	r2, r4
  offset = useg->p->tot_len - useg->len + split;
 80102ec:	8929      	ldrh	r1, [r5, #8]
 80102ee:	8903      	ldrh	r3, [r0, #8]
 80102f0:	1a5b      	subs	r3, r3, r1
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80102f2:	f8da 1004 	ldr.w	r1, [sl, #4]
  offset = useg->p->tot_len - useg->len + split;
 80102f6:	4433      	add	r3, r6
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80102f8:	4441      	add	r1, r8
 80102fa:	b29b      	uxth	r3, r3
 80102fc:	f7fc ffbe 	bl	800d27c <pbuf_copy_partial>
 8010300:	42a0      	cmp	r0, r4
 8010302:	d038      	beq.n	8010376 <tcp_split_unsent_seg+0xda>
  TCP_STATS_INC(tcp.memerr);
 8010304:	4a4d      	ldr	r2, [pc, #308]	; (801043c <tcp_split_unsent_seg+0x1a0>)
    pbuf_free(p);
 8010306:	4650      	mov	r0, sl
  TCP_STATS_INC(tcp.memerr);
 8010308:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801030c:	3301      	adds	r3, #1
 801030e:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
    pbuf_free(p);
 8010312:	f7fc fd1d 	bl	800cd50 <pbuf_free>
  return ERR_MEM;
 8010316:	f04f 30ff 	mov.w	r0, #4294967295
}
 801031a:	b003      	add	sp, #12
 801031c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TCP_STATS_INC(tcp.memerr);
 8010320:	4a46      	ldr	r2, [pc, #280]	; (801043c <tcp_split_unsent_seg+0x1a0>)
  return ERR_MEM;
 8010322:	f04f 30ff 	mov.w	r0, #4294967295
  TCP_STATS_INC(tcp.memerr);
 8010326:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801032a:	3301      	adds	r3, #1
 801032c:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
}
 8010330:	b003      	add	sp, #12
 8010332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return ERR_OK;
 8010336:	2000      	movs	r0, #0
}
 8010338:	b003      	add	sp, #12
 801033a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801033e:	4b40      	ldr	r3, [pc, #256]	; (8010440 <tcp_split_unsent_seg+0x1a4>)
 8010340:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8010344:	493f      	ldr	r1, [pc, #252]	; (8010444 <tcp_split_unsent_seg+0x1a8>)
 8010346:	4840      	ldr	r0, [pc, #256]	; (8010448 <tcp_split_unsent_seg+0x1ac>)
 8010348:	f003 fcb0 	bl	8013cac <iprintf>
 801034c:	892c      	ldrh	r4, [r5, #8]
 801034e:	e7b9      	b.n	80102c4 <tcp_split_unsent_seg+0x28>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010350:	4b3b      	ldr	r3, [pc, #236]	; (8010440 <tcp_split_unsent_seg+0x1a4>)
 8010352:	f240 325b 	movw	r2, #859	; 0x35b
 8010356:	493d      	ldr	r1, [pc, #244]	; (801044c <tcp_split_unsent_seg+0x1b0>)
 8010358:	483b      	ldr	r0, [pc, #236]	; (8010448 <tcp_split_unsent_seg+0x1ac>)
 801035a:	f003 fca7 	bl	8013cac <iprintf>
 801035e:	892c      	ldrh	r4, [r5, #8]
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010360:	2c00      	cmp	r4, #0
 8010362:	d1af      	bne.n	80102c4 <tcp_split_unsent_seg+0x28>
 8010364:	e7eb      	b.n	801033e <tcp_split_unsent_seg+0xa2>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010366:	4b36      	ldr	r3, [pc, #216]	; (8010440 <tcp_split_unsent_seg+0x1a4>)
 8010368:	f240 324b 	movw	r2, #843	; 0x34b
 801036c:	4938      	ldr	r1, [pc, #224]	; (8010450 <tcp_split_unsent_seg+0x1b4>)
 801036e:	4836      	ldr	r0, [pc, #216]	; (8010448 <tcp_split_unsent_seg+0x1ac>)
 8010370:	f003 fc9c 	bl	8013cac <iprintf>
 8010374:	e799      	b.n	80102aa <tcp_split_unsent_seg+0xe>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010376:	68eb      	ldr	r3, [r5, #12]
 8010378:	8998      	ldrh	r0, [r3, #12]
 801037a:	f7fb fc49 	bl	800bc10 <lwip_htons>
 801037e:	b2c0      	uxtb	r0, r0
  if (split_flags & TCP_PSH) {
 8010380:	f010 0b08 	ands.w	fp, r0, #8
 8010384:	d14a      	bne.n	801041c <tcp_split_unsent_seg+0x180>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010386:	f000 083f 	and.w	r8, r0, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 801038a:	f018 0f01 	tst.w	r8, #1
 801038e:	d003      	beq.n	8010398 <tcp_split_unsent_seg+0xfc>
    split_flags &= ~TCP_FIN;
 8010390:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 8010394:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010398:	68eb      	ldr	r3, [r5, #12]
 801039a:	6858      	ldr	r0, [r3, #4]
 801039c:	f7fb fc3c 	bl	800bc18 <lwip_htonl>
 80103a0:	f8cd 9000 	str.w	r9, [sp]
 80103a4:	1833      	adds	r3, r6, r0
 80103a6:	465a      	mov	r2, fp
 80103a8:	4651      	mov	r1, sl
 80103aa:	4638      	mov	r0, r7
 80103ac:	f7ff fe20 	bl	800fff0 <tcp_create_segment>
  if (seg == NULL) {
 80103b0:	4606      	mov	r6, r0
 80103b2:	2800      	cmp	r0, #0
 80103b4:	d0a6      	beq.n	8010304 <tcp_split_unsent_seg+0x68>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80103b6:	6868      	ldr	r0, [r5, #4]
 80103b8:	f7fc fe3e 	bl	800d038 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80103bc:	686a      	ldr	r2, [r5, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80103be:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80103c2:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80103c4:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80103c6:	4610      	mov	r0, r2
 80103c8:	1b09      	subs	r1, r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80103ca:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80103ce:	b289      	uxth	r1, r1
 80103d0:	f7fc fdd6 	bl	800cf80 <pbuf_realloc>
  useg->len -= remainder;
 80103d4:	892a      	ldrh	r2, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80103d6:	68eb      	ldr	r3, [r5, #12]
 80103d8:	4640      	mov	r0, r8
  useg->len -= remainder;
 80103da:	1b14      	subs	r4, r2, r4
 80103dc:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80103de:	899c      	ldrh	r4, [r3, #12]
 80103e0:	f7fb fc16 	bl	800bc10 <lwip_htons>
 80103e4:	68eb      	ldr	r3, [r5, #12]
 80103e6:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80103e8:	6868      	ldr	r0, [r5, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80103ea:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80103ec:	f7fc fe24 	bl	800d038 <pbuf_clen>
 80103f0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80103f4:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80103f6:	6870      	ldr	r0, [r6, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80103f8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80103fc:	f7fc fe1c 	bl	800d038 <pbuf_clen>
 8010400:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  seg->next = useg->next;
 8010404:	682a      	ldr	r2, [r5, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010406:	4418      	add	r0, r3
 8010408:	f8a7 0066 	strh.w	r0, [r7, #102]	; 0x66
  seg->next = useg->next;
 801040c:	6032      	str	r2, [r6, #0]
  useg->next = seg;
 801040e:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 8010410:	6830      	ldr	r0, [r6, #0]
 8010412:	2800      	cmp	r0, #0
 8010414:	d18f      	bne.n	8010336 <tcp_split_unsent_seg+0x9a>
    pcb->unsent_oversize = 0;
 8010416:	f8a7 0068 	strh.w	r0, [r7, #104]	; 0x68
 801041a:	e77e      	b.n	801031a <tcp_split_unsent_seg+0x7e>
    split_flags &= ~TCP_PSH;
 801041c:	f000 0837 	and.w	r8, r0, #55	; 0x37
    remainder_flags |= TCP_PSH;
 8010420:	f04f 0b08 	mov.w	fp, #8
 8010424:	e7b1      	b.n	801038a <tcp_split_unsent_seg+0xee>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010426:	4b06      	ldr	r3, [pc, #24]	; (8010440 <tcp_split_unsent_seg+0x1a4>)
 8010428:	f240 3253 	movw	r2, #851	; 0x353
 801042c:	4909      	ldr	r1, [pc, #36]	; (8010454 <tcp_split_unsent_seg+0x1b8>)
 801042e:	4806      	ldr	r0, [pc, #24]	; (8010448 <tcp_split_unsent_seg+0x1ac>)
 8010430:	f003 fc3c 	bl	8013cac <iprintf>
    return ERR_VAL;
 8010434:	f06f 0005 	mvn.w	r0, #5
 8010438:	e76f      	b.n	801031a <tcp_split_unsent_seg+0x7e>
 801043a:	bf00      	nop
 801043c:	2401bdf8 	.word	0x2401bdf8
 8010440:	080160f4 	.word	0x080160f4
 8010444:	080162b8 	.word	0x080162b8
 8010448:	08014afc 	.word	0x08014afc
 801044c:	080162a8 	.word	0x080162a8
 8010450:	08016260 	.word	0x08016260
 8010454:	08016284 	.word	0x08016284

08010458 <tcp_enqueue_flags>:
{
 8010458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801045c:	f011 0803 	ands.w	r8, r1, #3
{
 8010460:	b083      	sub	sp, #12
 8010462:	460d      	mov	r5, r1
 8010464:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8010466:	d04a      	beq.n	80104fe <tcp_enqueue_flags+0xa6>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8010468:	2c00      	cmp	r4, #0
 801046a:	d051      	beq.n	8010510 <tcp_enqueue_flags+0xb8>
  if (flags & TCP_SYN) {
 801046c:	f3c5 0740 	ubfx	r7, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010470:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010474:	2036      	movs	r0, #54	; 0x36
 8010476:	ea4f 0987 	mov.w	r9, r7, lsl #2
 801047a:	4649      	mov	r1, r9
 801047c:	f7fc fcdc 	bl	800ce38 <pbuf_alloc>
 8010480:	4606      	mov	r6, r0
 8010482:	2800      	cmp	r0, #0
 8010484:	d074      	beq.n	8010570 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010486:	8943      	ldrh	r3, [r0, #10]
 8010488:	454b      	cmp	r3, r9
 801048a:	d349      	bcc.n	8010520 <tcp_enqueue_flags+0xc8>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801048c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801048e:	4631      	mov	r1, r6
 8010490:	9700      	str	r7, [sp, #0]
 8010492:	462a      	mov	r2, r5
 8010494:	4620      	mov	r0, r4
 8010496:	f7ff fdab 	bl	800fff0 <tcp_create_segment>
 801049a:	4606      	mov	r6, r0
 801049c:	2800      	cmp	r0, #0
 801049e:	d067      	beq.n	8010570 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80104a0:	68c3      	ldr	r3, [r0, #12]
 80104a2:	079a      	lsls	r2, r3, #30
 80104a4:	d150      	bne.n	8010548 <tcp_enqueue_flags+0xf0>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80104a6:	8933      	ldrh	r3, [r6, #8]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d141      	bne.n	8010530 <tcp_enqueue_flags+0xd8>
  if (pcb->unsent == NULL) {
 80104ac:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80104ae:	b90a      	cbnz	r2, 80104b4 <tcp_enqueue_flags+0x5c>
 80104b0:	e048      	b.n	8010544 <tcp_enqueue_flags+0xec>
 80104b2:	461a      	mov	r2, r3
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80104b4:	6813      	ldr	r3, [r2, #0]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d1fb      	bne.n	80104b2 <tcp_enqueue_flags+0x5a>
    useg->next = seg;
 80104ba:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 80104bc:	2300      	movs	r3, #0
 80104be:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80104c2:	f1b8 0f00 	cmp.w	r8, #0
 80104c6:	d002      	beq.n	80104ce <tcp_enqueue_flags+0x76>
    pcb->snd_lbb++;
 80104c8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80104ca:	3301      	adds	r3, #1
 80104cc:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 80104ce:	07eb      	lsls	r3, r5, #31
 80104d0:	d410      	bmi.n	80104f4 <tcp_enqueue_flags+0x9c>
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80104d2:	6870      	ldr	r0, [r6, #4]
 80104d4:	f7fc fdb0 	bl	800d038 <pbuf_clen>
 80104d8:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 80104dc:	4418      	add	r0, r3
 80104de:	b280      	uxth	r0, r0
 80104e0:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 80104e4:	b118      	cbz	r0, 80104ee <tcp_enqueue_flags+0x96>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80104e6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80104e8:	2800      	cmp	r0, #0
 80104ea:	d035      	beq.n	8010558 <tcp_enqueue_flags+0x100>
  return ERR_OK;
 80104ec:	2000      	movs	r0, #0
}
 80104ee:	b003      	add	sp, #12
 80104f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tcp_set_flags(pcb, TF_FIN);
 80104f4:	8b63      	ldrh	r3, [r4, #26]
 80104f6:	f043 0320 	orr.w	r3, r3, #32
 80104fa:	8363      	strh	r3, [r4, #26]
 80104fc:	e7e9      	b.n	80104d2 <tcp_enqueue_flags+0x7a>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80104fe:	4b23      	ldr	r3, [pc, #140]	; (801058c <tcp_enqueue_flags+0x134>)
 8010500:	f240 4212 	movw	r2, #1042	; 0x412
 8010504:	4922      	ldr	r1, [pc, #136]	; (8010590 <tcp_enqueue_flags+0x138>)
 8010506:	4823      	ldr	r0, [pc, #140]	; (8010594 <tcp_enqueue_flags+0x13c>)
 8010508:	f003 fbd0 	bl	8013cac <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801050c:	2c00      	cmp	r4, #0
 801050e:	d1ad      	bne.n	801046c <tcp_enqueue_flags+0x14>
 8010510:	4b1e      	ldr	r3, [pc, #120]	; (801058c <tcp_enqueue_flags+0x134>)
 8010512:	f240 4213 	movw	r2, #1043	; 0x413
 8010516:	4920      	ldr	r1, [pc, #128]	; (8010598 <tcp_enqueue_flags+0x140>)
 8010518:	481e      	ldr	r0, [pc, #120]	; (8010594 <tcp_enqueue_flags+0x13c>)
 801051a:	f003 fbc7 	bl	8013cac <iprintf>
 801051e:	e7a5      	b.n	801046c <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010520:	4b1a      	ldr	r3, [pc, #104]	; (801058c <tcp_enqueue_flags+0x134>)
 8010522:	f240 423a 	movw	r2, #1082	; 0x43a
 8010526:	491d      	ldr	r1, [pc, #116]	; (801059c <tcp_enqueue_flags+0x144>)
 8010528:	481a      	ldr	r0, [pc, #104]	; (8010594 <tcp_enqueue_flags+0x13c>)
 801052a:	f003 fbbf 	bl	8013cac <iprintf>
 801052e:	e7ad      	b.n	801048c <tcp_enqueue_flags+0x34>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8010530:	f240 4243 	movw	r2, #1091	; 0x443
 8010534:	4b15      	ldr	r3, [pc, #84]	; (801058c <tcp_enqueue_flags+0x134>)
 8010536:	491a      	ldr	r1, [pc, #104]	; (80105a0 <tcp_enqueue_flags+0x148>)
 8010538:	4816      	ldr	r0, [pc, #88]	; (8010594 <tcp_enqueue_flags+0x13c>)
 801053a:	f003 fbb7 	bl	8013cac <iprintf>
  if (pcb->unsent == NULL) {
 801053e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8010540:	2a00      	cmp	r2, #0
 8010542:	d1b7      	bne.n	80104b4 <tcp_enqueue_flags+0x5c>
    pcb->unsent = seg;
 8010544:	66e6      	str	r6, [r4, #108]	; 0x6c
 8010546:	e7b9      	b.n	80104bc <tcp_enqueue_flags+0x64>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8010548:	4b10      	ldr	r3, [pc, #64]	; (801058c <tcp_enqueue_flags+0x134>)
 801054a:	f240 4242 	movw	r2, #1090	; 0x442
 801054e:	4915      	ldr	r1, [pc, #84]	; (80105a4 <tcp_enqueue_flags+0x14c>)
 8010550:	4810      	ldr	r0, [pc, #64]	; (8010594 <tcp_enqueue_flags+0x13c>)
 8010552:	f003 fbab 	bl	8013cac <iprintf>
 8010556:	e7a6      	b.n	80104a6 <tcp_enqueue_flags+0x4e>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8010558:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 801055a:	2c00      	cmp	r4, #0
 801055c:	d1c7      	bne.n	80104ee <tcp_enqueue_flags+0x96>
 801055e:	4b0b      	ldr	r3, [pc, #44]	; (801058c <tcp_enqueue_flags+0x134>)
 8010560:	f240 4266 	movw	r2, #1126	; 0x466
 8010564:	4910      	ldr	r1, [pc, #64]	; (80105a8 <tcp_enqueue_flags+0x150>)
 8010566:	480b      	ldr	r0, [pc, #44]	; (8010594 <tcp_enqueue_flags+0x13c>)
 8010568:	f003 fba0 	bl	8013cac <iprintf>
  return ERR_OK;
 801056c:	4620      	mov	r0, r4
 801056e:	e7be      	b.n	80104ee <tcp_enqueue_flags+0x96>
    TCP_STATS_INC(tcp.memerr);
 8010570:	490e      	ldr	r1, [pc, #56]	; (80105ac <tcp_enqueue_flags+0x154>)
    return ERR_MEM;
 8010572:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010576:	8b62      	ldrh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 8010578:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801057c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 8010580:	3301      	adds	r3, #1
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010582:	8362      	strh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 8010584:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
    return ERR_MEM;
 8010588:	e7b1      	b.n	80104ee <tcp_enqueue_flags+0x96>
 801058a:	bf00      	nop
 801058c:	080160f4 	.word	0x080160f4
 8010590:	08015ea0 	.word	0x08015ea0
 8010594:	08014afc 	.word	0x08014afc
 8010598:	08015ef8 	.word	0x08015ef8
 801059c:	08015f18 	.word	0x08015f18
 80105a0:	08015f6c 	.word	0x08015f6c
 80105a4:	08015f54 	.word	0x08015f54
 80105a8:	08015f98 	.word	0x08015f98
 80105ac:	2401bdf8 	.word	0x2401bdf8

080105b0 <tcp_send_fin>:
{
 80105b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80105b2:	4605      	mov	r5, r0
 80105b4:	b308      	cbz	r0, 80105fa <tcp_send_fin+0x4a>
  if (pcb->unsent != NULL) {
 80105b6:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 80105b8:	b90c      	cbnz	r4, 80105be <tcp_send_fin+0xe>
 80105ba:	e00a      	b.n	80105d2 <tcp_send_fin+0x22>
 80105bc:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80105be:	6823      	ldr	r3, [r4, #0]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d1fb      	bne.n	80105bc <tcp_send_fin+0xc>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80105c4:	68e3      	ldr	r3, [r4, #12]
 80105c6:	8998      	ldrh	r0, [r3, #12]
 80105c8:	f7fb fb22 	bl	800bc10 <lwip_htons>
 80105cc:	f010 0607 	ands.w	r6, r0, #7
 80105d0:	d005      	beq.n	80105de <tcp_send_fin+0x2e>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80105d2:	4628      	mov	r0, r5
 80105d4:	2101      	movs	r1, #1
}
 80105d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80105da:	f7ff bf3d 	b.w	8010458 <tcp_enqueue_flags>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80105de:	68e3      	ldr	r3, [r4, #12]
 80105e0:	2001      	movs	r0, #1
 80105e2:	899f      	ldrh	r7, [r3, #12]
 80105e4:	f7fb fb14 	bl	800bc10 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 80105e8:	8b6b      	ldrh	r3, [r5, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80105ea:	4338      	orrs	r0, r7
 80105ec:	68e2      	ldr	r2, [r4, #12]
      tcp_set_flags(pcb, TF_FIN);
 80105ee:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80105f2:	8190      	strh	r0, [r2, #12]
}
 80105f4:	4630      	mov	r0, r6
      tcp_set_flags(pcb, TF_FIN);
 80105f6:	836b      	strh	r3, [r5, #26]
}
 80105f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80105fa:	4b04      	ldr	r3, [pc, #16]	; (801060c <tcp_send_fin+0x5c>)
 80105fc:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8010600:	4903      	ldr	r1, [pc, #12]	; (8010610 <tcp_send_fin+0x60>)
 8010602:	4804      	ldr	r0, [pc, #16]	; (8010614 <tcp_send_fin+0x64>)
 8010604:	f003 fb52 	bl	8013cac <iprintf>
 8010608:	e7d5      	b.n	80105b6 <tcp_send_fin+0x6>
 801060a:	bf00      	nop
 801060c:	080160f4 	.word	0x080160f4
 8010610:	08016244 	.word	0x08016244
 8010614:	08014afc 	.word	0x08014afc

08010618 <tcp_rexmit_rto_prepare>:
{
 8010618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801061a:	4605      	mov	r5, r0
 801061c:	b370      	cbz	r0, 801067c <tcp_rexmit_rto_prepare+0x64>
  if (pcb->unacked == NULL) {
 801061e:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 8010620:	b924      	cbnz	r4, 801062c <tcp_rexmit_rto_prepare+0x14>
 8010622:	e028      	b.n	8010676 <tcp_rexmit_rto_prepare+0x5e>
    if (tcp_output_segment_busy(seg)) {
 8010624:	f7ff fccc 	bl	800ffc0 <tcp_output_segment_busy>
 8010628:	bb28      	cbnz	r0, 8010676 <tcp_rexmit_rto_prepare+0x5e>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801062a:	6824      	ldr	r4, [r4, #0]
 801062c:	6823      	ldr	r3, [r4, #0]
    if (tcp_output_segment_busy(seg)) {
 801062e:	4620      	mov	r0, r4
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8010630:	2b00      	cmp	r3, #0
 8010632:	d1f7      	bne.n	8010624 <tcp_rexmit_rto_prepare+0xc>
  if (tcp_output_segment_busy(seg)) {
 8010634:	f7ff fcc4 	bl	800ffc0 <tcp_output_segment_busy>
 8010638:	4606      	mov	r6, r0
 801063a:	b9e0      	cbnz	r0, 8010676 <tcp_rexmit_rto_prepare+0x5e>
  tcp_set_flags(pcb, TF_RTO);
 801063c:	8b6b      	ldrh	r3, [r5, #26]
  seg->next = pcb->unsent;
 801063e:	6eea      	ldr	r2, [r5, #108]	; 0x6c
  pcb->unsent = pcb->unacked;
 8010640:	6f29      	ldr	r1, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 8010642:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 8010646:	6022      	str	r2, [r4, #0]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010648:	68e2      	ldr	r2, [r4, #12]
  tcp_set_flags(pcb, TF_RTO);
 801064a:	836b      	strh	r3, [r5, #26]
  pcb->unacked = NULL;
 801064c:	e9c5 101b 	strd	r1, r0, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010650:	6850      	ldr	r0, [r2, #4]
 8010652:	f7fb fae1 	bl	800bc18 <lwip_htonl>
 8010656:	68e3      	ldr	r3, [r4, #12]
 8010658:	4607      	mov	r7, r0
 801065a:	8924      	ldrh	r4, [r4, #8]
 801065c:	8998      	ldrh	r0, [r3, #12]
 801065e:	f7fb fad7 	bl	800bc10 <lwip_htons>
 8010662:	f010 0303 	ands.w	r3, r0, #3
 8010666:	4427      	add	r7, r4
  return ERR_OK;
 8010668:	4630      	mov	r0, r6
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801066a:	bf18      	it	ne
 801066c:	2301      	movne	r3, #1
  pcb->rttest = 0;
 801066e:	636e      	str	r6, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010670:	443b      	add	r3, r7
 8010672:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 8010674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 8010676:	f06f 0005 	mvn.w	r0, #5
}
 801067a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801067c:	4b03      	ldr	r3, [pc, #12]	; (801068c <tcp_rexmit_rto_prepare+0x74>)
 801067e:	f240 6263 	movw	r2, #1635	; 0x663
 8010682:	4903      	ldr	r1, [pc, #12]	; (8010690 <tcp_rexmit_rto_prepare+0x78>)
 8010684:	4803      	ldr	r0, [pc, #12]	; (8010694 <tcp_rexmit_rto_prepare+0x7c>)
 8010686:	f003 fb11 	bl	8013cac <iprintf>
 801068a:	e7c8      	b.n	801061e <tcp_rexmit_rto_prepare+0x6>
 801068c:	080160f4 	.word	0x080160f4
 8010690:	080161c8 	.word	0x080161c8
 8010694:	08014afc 	.word	0x08014afc

08010698 <tcp_rexmit>:
{
 8010698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801069a:	4607      	mov	r7, r0
 801069c:	2800      	cmp	r0, #0
 801069e:	d036      	beq.n	801070e <tcp_rexmit+0x76>
  if (pcb->unacked == NULL) {
 80106a0:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 80106a2:	2e00      	cmp	r6, #0
 80106a4:	d03b      	beq.n	801071e <tcp_rexmit+0x86>
  if (tcp_output_segment_busy(seg)) {
 80106a6:	4630      	mov	r0, r6
 80106a8:	f7ff fc8a 	bl	800ffc0 <tcp_output_segment_busy>
 80106ac:	2800      	cmp	r0, #0
 80106ae:	d136      	bne.n	801071e <tcp_rexmit+0x86>
  pcb->unacked = seg->next;
 80106b0:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 80106b2:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 80106b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 80106b8:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 80106ba:	b91b      	cbnz	r3, 80106c4 <tcp_rexmit+0x2c>
 80106bc:	e00f      	b.n	80106de <tcp_rexmit+0x46>
    cur_seg = &((*cur_seg)->next );
 80106be:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 80106c0:	682b      	ldr	r3, [r5, #0]
 80106c2:	b163      	cbz	r3, 80106de <tcp_rexmit+0x46>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80106c4:	68db      	ldr	r3, [r3, #12]
 80106c6:	6858      	ldr	r0, [r3, #4]
 80106c8:	f7fb faa6 	bl	800bc18 <lwip_htonl>
 80106cc:	68f3      	ldr	r3, [r6, #12]
 80106ce:	4604      	mov	r4, r0
 80106d0:	6858      	ldr	r0, [r3, #4]
 80106d2:	f7fb faa1 	bl	800bc18 <lwip_htonl>
 80106d6:	1a20      	subs	r0, r4, r0
  while (*cur_seg &&
 80106d8:	2800      	cmp	r0, #0
 80106da:	dbf0      	blt.n	80106be <tcp_rexmit+0x26>
 80106dc:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 80106de:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 80106e0:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 80106e2:	6833      	ldr	r3, [r6, #0]
 80106e4:	b183      	cbz	r3, 8010708 <tcp_rexmit+0x70>
  if (pcb->nrtx < 0xFF) {
 80106e6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80106ea:	2bff      	cmp	r3, #255	; 0xff
 80106ec:	d002      	beq.n	80106f4 <tcp_rexmit+0x5c>
    ++pcb->nrtx;
 80106ee:	3301      	adds	r3, #1
 80106f0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  MIB2_STATS_INC(mib2.tcpretranssegs);
 80106f4:	4a0b      	ldr	r2, [pc, #44]	; (8010724 <tcp_rexmit+0x8c>)
  pcb->rttest = 0;
 80106f6:	2100      	movs	r1, #0
  MIB2_STATS_INC(mib2.tcpretranssegs);
 80106f8:	f8d2 3154 	ldr.w	r3, [r2, #340]	; 0x154
  return ERR_OK;
 80106fc:	4608      	mov	r0, r1
  pcb->rttest = 0;
 80106fe:	6379      	str	r1, [r7, #52]	; 0x34
  MIB2_STATS_INC(mib2.tcpretranssegs);
 8010700:	3301      	adds	r3, #1
 8010702:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
}
 8010706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 8010708:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801070c:	e7eb      	b.n	80106e6 <tcp_rexmit+0x4e>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801070e:	4b06      	ldr	r3, [pc, #24]	; (8010728 <tcp_rexmit+0x90>)
 8010710:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8010714:	4905      	ldr	r1, [pc, #20]	; (801072c <tcp_rexmit+0x94>)
 8010716:	4806      	ldr	r0, [pc, #24]	; (8010730 <tcp_rexmit+0x98>)
 8010718:	f003 fac8 	bl	8013cac <iprintf>
 801071c:	e7c0      	b.n	80106a0 <tcp_rexmit+0x8>
    return ERR_VAL;
 801071e:	f06f 0005 	mvn.w	r0, #5
}
 8010722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010724:	2401bdf8 	.word	0x2401bdf8
 8010728:	080160f4 	.word	0x080160f4
 801072c:	08016150 	.word	0x08016150
 8010730:	08014afc 	.word	0x08014afc

08010734 <tcp_rexmit_fast>:
{
 8010734:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8010736:	4604      	mov	r4, r0
 8010738:	b338      	cbz	r0, 801078a <tcp_rexmit_fast+0x56>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801073a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801073c:	b113      	cbz	r3, 8010744 <tcp_rexmit_fast+0x10>
 801073e:	8b63      	ldrh	r3, [r4, #26]
 8010740:	075b      	lsls	r3, r3, #29
 8010742:	d500      	bpl.n	8010746 <tcp_rexmit_fast+0x12>
}
 8010744:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 8010746:	4620      	mov	r0, r4
 8010748:	f7ff ffa6 	bl	8010698 <tcp_rexmit>
 801074c:	2800      	cmp	r0, #0
 801074e:	d1f9      	bne.n	8010744 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8010750:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8010754:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8010758:	429a      	cmp	r2, r3
 801075a:	bf38      	it	cc
 801075c:	0853      	lsrcc	r3, r2, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801075e:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8010760:	bf28      	it	cs
 8010762:	085b      	lsrcs	r3, r3, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8010764:	0051      	lsls	r1, r2, #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8010766:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801076a:	428b      	cmp	r3, r1
 801076c:	d202      	bcs.n	8010774 <tcp_rexmit_fast+0x40>
        pcb->ssthresh = 2 * pcb->mss;
 801076e:	b28b      	uxth	r3, r1
 8010770:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8010774:	440a      	add	r2, r1
      tcp_set_flags(pcb, TF_INFR);
 8010776:	8b61      	ldrh	r1, [r4, #26]
      pcb->rtime = 0;
 8010778:	2000      	movs	r0, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801077a:	4413      	add	r3, r2
      tcp_set_flags(pcb, TF_INFR);
 801077c:	f041 0204 	orr.w	r2, r1, #4
      pcb->rtime = 0;
 8010780:	8620      	strh	r0, [r4, #48]	; 0x30
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8010782:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8010786:	8362      	strh	r2, [r4, #26]
}
 8010788:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801078a:	4b04      	ldr	r3, [pc, #16]	; (801079c <tcp_rexmit_fast+0x68>)
 801078c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8010790:	4903      	ldr	r1, [pc, #12]	; (80107a0 <tcp_rexmit_fast+0x6c>)
 8010792:	4804      	ldr	r0, [pc, #16]	; (80107a4 <tcp_rexmit_fast+0x70>)
 8010794:	f003 fa8a 	bl	8013cac <iprintf>
 8010798:	e7cf      	b.n	801073a <tcp_rexmit_fast+0x6>
 801079a:	bf00      	nop
 801079c:	080160f4 	.word	0x080160f4
 80107a0:	08016168 	.word	0x08016168
 80107a4:	08014afc 	.word	0x08014afc

080107a8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80107a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107ac:	b084      	sub	sp, #16
 80107ae:	4681      	mov	r9, r0
 80107b0:	460e      	mov	r6, r1
 80107b2:	4617      	mov	r7, r2
 80107b4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80107b6:	461c      	mov	r4, r3
{
 80107b8:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 80107bc:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80107c0:	b333      	cbz	r3, 8010810 <tcp_rst+0x68>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80107c2:	b375      	cbz	r5, 8010822 <tcp_rst+0x7a>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80107c4:	4630      	mov	r0, r6
 80107c6:	f24d 0616 	movw	r6, #53270	; 0xd016
 80107ca:	f7fb fa25 	bl	800bc18 <lwip_htonl>
 80107ce:	2114      	movs	r1, #20
 80107d0:	4602      	mov	r2, r0
 80107d2:	f8cd a000 	str.w	sl, [sp]
 80107d6:	4638      	mov	r0, r7
 80107d8:	4643      	mov	r3, r8
 80107da:	e9cd 1601 	strd	r1, r6, [sp, #4]
 80107de:	2100      	movs	r1, #0
 80107e0:	f7ff fc8c 	bl	80100fc <tcp_output_alloc_header_common.constprop.4>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80107e4:	4607      	mov	r7, r0
 80107e6:	b180      	cbz	r0, 801080a <tcp_rst+0x62>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);
 80107e8:	4e12      	ldr	r6, [pc, #72]	; (8010834 <tcp_rst+0x8c>)
  tcp_output_fill_options(pcb, p, 0, optlen);
 80107ea:	f7ff fcf7 	bl	80101dc <tcp_output_fill_options.isra.0.constprop.5>

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80107ee:	4622      	mov	r2, r4
 80107f0:	462b      	mov	r3, r5
  MIB2_STATS_INC(mib2.tcpoutrsts);
 80107f2:	f8d6 4160 	ldr.w	r4, [r6, #352]	; 0x160
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80107f6:	4639      	mov	r1, r7
 80107f8:	4648      	mov	r0, r9
  MIB2_STATS_INC(mib2.tcpoutrsts);
 80107fa:	3401      	adds	r4, #1
 80107fc:	f8c6 4160 	str.w	r4, [r6, #352]	; 0x160
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8010800:	b004      	add	sp, #16
 8010802:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8010806:	f7ff bcf9 	b.w	80101fc <tcp_output_control_segment>
}
 801080a:	b004      	add	sp, #16
 801080c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8010810:	4b09      	ldr	r3, [pc, #36]	; (8010838 <tcp_rst+0x90>)
 8010812:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8010816:	4909      	ldr	r1, [pc, #36]	; (801083c <tcp_rst+0x94>)
 8010818:	4809      	ldr	r0, [pc, #36]	; (8010840 <tcp_rst+0x98>)
 801081a:	f003 fa47 	bl	8013cac <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801081e:	2d00      	cmp	r5, #0
 8010820:	d1d0      	bne.n	80107c4 <tcp_rst+0x1c>
 8010822:	4b05      	ldr	r3, [pc, #20]	; (8010838 <tcp_rst+0x90>)
 8010824:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8010828:	4906      	ldr	r1, [pc, #24]	; (8010844 <tcp_rst+0x9c>)
 801082a:	4805      	ldr	r0, [pc, #20]	; (8010840 <tcp_rst+0x98>)
 801082c:	f003 fa3e 	bl	8013cac <iprintf>
 8010830:	e7c8      	b.n	80107c4 <tcp_rst+0x1c>
 8010832:	bf00      	nop
 8010834:	2401bdf8 	.word	0x2401bdf8
 8010838:	080160f4 	.word	0x080160f4
 801083c:	080161ec 	.word	0x080161ec
 8010840:	08014afc 	.word	0x08014afc
 8010844:	08016208 	.word	0x08016208

08010848 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8010848:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801084a:	4604      	mov	r4, r0
 801084c:	b1d8      	cbz	r0, 8010886 <tcp_send_empty_ack+0x3e>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801084e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8010850:	f7fb f9e2 	bl	800bc18 <lwip_htonl>
 8010854:	2100      	movs	r1, #0
 8010856:	4602      	mov	r2, r0
 8010858:	4620      	mov	r0, r4
 801085a:	f7ff fc95 	bl	8010188 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801085e:	4605      	mov	r5, r0
 8010860:	b1c8      	cbz	r0, 8010896 <tcp_send_empty_ack+0x4e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8010862:	f7ff fcbb 	bl	80101dc <tcp_output_fill_options.isra.0.constprop.5>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010866:	1d23      	adds	r3, r4, #4
 8010868:	4629      	mov	r1, r5
 801086a:	4622      	mov	r2, r4
 801086c:	4620      	mov	r0, r4
 801086e:	f7ff fcc5 	bl	80101fc <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010872:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 8010874:	b918      	cbnz	r0, 801087e <tcp_send_empty_ack+0x36>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010876:	f023 0303 	bic.w	r3, r3, #3
 801087a:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 801087c:	bd38      	pop	{r3, r4, r5, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801087e:	f043 0303 	orr.w	r3, r3, #3
 8010882:	8363      	strh	r3, [r4, #26]
}
 8010884:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8010886:	4b07      	ldr	r3, [pc, #28]	; (80108a4 <tcp_send_empty_ack+0x5c>)
 8010888:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801088c:	4906      	ldr	r1, [pc, #24]	; (80108a8 <tcp_send_empty_ack+0x60>)
 801088e:	4807      	ldr	r0, [pc, #28]	; (80108ac <tcp_send_empty_ack+0x64>)
 8010890:	f003 fa0c 	bl	8013cac <iprintf>
 8010894:	e7db      	b.n	801084e <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010896:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 8010898:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801089c:	f043 0303 	orr.w	r3, r3, #3
 80108a0:	8363      	strh	r3, [r4, #26]
}
 80108a2:	bd38      	pop	{r3, r4, r5, pc}
 80108a4:	080160f4 	.word	0x080160f4
 80108a8:	08016224 	.word	0x08016224
 80108ac:	08014afc 	.word	0x08014afc

080108b0 <tcp_output>:
{
 80108b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80108b4:	4604      	mov	r4, r0
{
 80108b6:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80108b8:	2800      	cmp	r0, #0
 80108ba:	f000 81b3 	beq.w	8010c24 <tcp_output+0x374>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80108be:	7d23      	ldrb	r3, [r4, #20]
 80108c0:	2b01      	cmp	r3, #1
 80108c2:	f000 8132 	beq.w	8010b2a <tcp_output+0x27a>
  if (tcp_input_pcb == pcb) {
 80108c6:	4bc0      	ldr	r3, [pc, #768]	; (8010bc8 <tcp_output+0x318>)
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	42a3      	cmp	r3, r4
 80108cc:	f000 8129 	beq.w	8010b22 <tcp_output+0x272>
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80108d0:	f8b4 7060 	ldrh.w	r7, [r4, #96]	; 0x60
 80108d4:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
  seg = pcb->unsent;
 80108d8:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80108da:	429f      	cmp	r7, r3
 80108dc:	bf28      	it	cs
 80108de:	461f      	movcs	r7, r3
  if (seg == NULL) {
 80108e0:	b955      	cbnz	r5, 80108f8 <tcp_output+0x48>
    if (pcb->flags & TF_ACK_NOW) {
 80108e2:	8b63      	ldrh	r3, [r4, #26]
 80108e4:	0799      	lsls	r1, r3, #30
 80108e6:	f100 813d 	bmi.w	8010b64 <tcp_output+0x2b4>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80108ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  return ERR_OK;
 80108ee:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80108f0:	8363      	strh	r3, [r4, #26]
}
 80108f2:	b007      	add	sp, #28
 80108f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80108f8:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80108fa:	f104 0b04 	add.w	fp, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80108fe:	2800      	cmp	r0, #0
 8010900:	f040 81b5 	bne.w	8010c6e <tcp_output+0x3be>
    return ip_route(src, dst);
 8010904:	4658      	mov	r0, fp
 8010906:	f001 fdb1 	bl	801246c <ip4_route>
 801090a:	4682      	mov	sl, r0
  if (netif == NULL) {
 801090c:	f1ba 0f00 	cmp.w	sl, #0
 8010910:	f000 81ba 	beq.w	8010c88 <tcp_output+0x3d8>
  if (ip_addr_isany(&pcb->local_ip)) {
 8010914:	6823      	ldr	r3, [r4, #0]
 8010916:	b913      	cbnz	r3, 801091e <tcp_output+0x6e>
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010918:	f8da 3004 	ldr.w	r3, [sl, #4]
 801091c:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801091e:	68eb      	ldr	r3, [r5, #12]
 8010920:	6858      	ldr	r0, [r3, #4]
 8010922:	f7fb f979 	bl	800bc18 <lwip_htonl>
 8010926:	892b      	ldrh	r3, [r5, #8]
 8010928:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801092a:	1a9b      	subs	r3, r3, r2
 801092c:	4418      	add	r0, r3
 801092e:	42b8      	cmp	r0, r7
 8010930:	f200 8103 	bhi.w	8010b3a <tcp_output+0x28a>
  pcb->persist_backoff = 0;
 8010934:	2300      	movs	r3, #0
  useg = pcb->unacked;
 8010936:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
  pcb->persist_backoff = 0;
 801093a:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  if (useg != NULL) {
 801093e:	f1b8 0f00 	cmp.w	r8, #0
 8010942:	d101      	bne.n	8010948 <tcp_output+0x98>
 8010944:	e004      	b.n	8010950 <tcp_output+0xa0>
 8010946:	4698      	mov	r8, r3
    for (; useg->next != NULL; useg = useg->next);
 8010948:	f8d8 3000 	ldr.w	r3, [r8]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d1fa      	bne.n	8010946 <tcp_output+0x96>
    LWIP_ASSERT("RST not expected here!",
 8010950:	4656      	mov	r6, sl
 8010952:	e048      	b.n	80109e6 <tcp_output+0x136>
    if (pcb->state != SYN_SENT) {
 8010954:	7d23      	ldrb	r3, [r4, #20]
    pcb->unsent = seg->next;
 8010956:	682a      	ldr	r2, [r5, #0]
    if (pcb->state != SYN_SENT) {
 8010958:	2b02      	cmp	r3, #2
    pcb->unsent = seg->next;
 801095a:	66e2      	str	r2, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801095c:	d003      	beq.n	8010966 <tcp_output+0xb6>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801095e:	8b63      	ldrh	r3, [r4, #26]
 8010960:	f023 0303 	bic.w	r3, r3, #3
 8010964:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010966:	68eb      	ldr	r3, [r5, #12]
 8010968:	6858      	ldr	r0, [r3, #4]
 801096a:	f7fb f955 	bl	800bc18 <lwip_htonl>
 801096e:	68eb      	ldr	r3, [r5, #12]
 8010970:	4681      	mov	r9, r0
 8010972:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8010976:	8998      	ldrh	r0, [r3, #12]
 8010978:	f7fb f94a 	bl	800bc10 <lwip_htons>
 801097c:	f010 0003 	ands.w	r0, r0, #3
 8010980:	44d1      	add	r9, sl
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8010982:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010984:	bf18      	it	ne
 8010986:	2001      	movne	r0, #1
 8010988:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 801098a:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801098e:	1a1b      	subs	r3, r3, r0
 8010990:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 8010992:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 8010994:	bfb8      	it	lt
 8010996:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 8010998:	8998      	ldrh	r0, [r3, #12]
 801099a:	f7fb f939 	bl	800bc10 <lwip_htons>
 801099e:	f010 0003 	ands.w	r0, r0, #3
 80109a2:	bf18      	it	ne
 80109a4:	2001      	movne	r0, #1
 80109a6:	eb10 0f09 	cmn.w	r0, r9
 80109aa:	f000 80e9 	beq.w	8010b80 <tcp_output+0x2d0>
      seg->next = NULL;
 80109ae:	2200      	movs	r2, #0
      if (pcb->unacked == NULL) {
 80109b0:	6f23      	ldr	r3, [r4, #112]	; 0x70
      seg->next = NULL;
 80109b2:	602a      	str	r2, [r5, #0]
      if (pcb->unacked == NULL) {
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	f000 80e7 	beq.w	8010b88 <tcp_output+0x2d8>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80109ba:	68eb      	ldr	r3, [r5, #12]
 80109bc:	6858      	ldr	r0, [r3, #4]
 80109be:	f7fb f92b 	bl	800bc18 <lwip_htonl>
 80109c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80109c6:	4681      	mov	r9, r0
 80109c8:	6858      	ldr	r0, [r3, #4]
 80109ca:	f7fb f925 	bl	800bc18 <lwip_htonl>
 80109ce:	eba9 0000 	sub.w	r0, r9, r0
 80109d2:	2800      	cmp	r0, #0
 80109d4:	f2c0 812e 	blt.w	8010c34 <tcp_output+0x384>
          useg->next = seg;
 80109d8:	f8c8 5000 	str.w	r5, [r8]
 80109dc:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 80109de:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 80109e0:	2d00      	cmp	r5, #0
 80109e2:	f000 8148 	beq.w	8010c76 <tcp_output+0x3c6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80109e6:	68eb      	ldr	r3, [r5, #12]
 80109e8:	6858      	ldr	r0, [r3, #4]
 80109ea:	f7fb f915 	bl	800bc18 <lwip_htonl>
 80109ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80109f0:	892a      	ldrh	r2, [r5, #8]
 80109f2:	1ac0      	subs	r0, r0, r3
 80109f4:	4410      	add	r0, r2
  while (seg != NULL &&
 80109f6:	42b8      	cmp	r0, r7
 80109f8:	f200 813f 	bhi.w	8010c7a <tcp_output+0x3ca>
    LWIP_ASSERT("RST not expected here!",
 80109fc:	68eb      	ldr	r3, [r5, #12]
 80109fe:	8998      	ldrh	r0, [r3, #12]
 8010a00:	f7fb f906 	bl	800bc10 <lwip_htons>
 8010a04:	0742      	lsls	r2, r0, #29
 8010a06:	f100 80b3 	bmi.w	8010b70 <tcp_output+0x2c0>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010a0a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8010a0c:	b163      	cbz	r3, 8010a28 <tcp_output+0x178>
 8010a0e:	8b62      	ldrh	r2, [r4, #26]
 8010a10:	f012 0f44 	tst.w	r2, #68	; 0x44
 8010a14:	4613      	mov	r3, r2
 8010a16:	d107      	bne.n	8010a28 <tcp_output+0x178>
 8010a18:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8010a1a:	2900      	cmp	r1, #0
 8010a1c:	f000 80bd 	beq.w	8010b9a <tcp_output+0x2ea>
 8010a20:	6808      	ldr	r0, [r1, #0]
 8010a22:	2800      	cmp	r0, #0
 8010a24:	f000 80b3 	beq.w	8010b8e <tcp_output+0x2de>
    if (pcb->state != SYN_SENT) {
 8010a28:	7d23      	ldrb	r3, [r4, #20]
 8010a2a:	2b02      	cmp	r3, #2
 8010a2c:	d009      	beq.n	8010a42 <tcp_output+0x192>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8010a2e:	68eb      	ldr	r3, [r5, #12]
 8010a30:	2010      	movs	r0, #16
 8010a32:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 8010a36:	f7fb f8eb 	bl	800bc10 <lwip_htons>
 8010a3a:	68eb      	ldr	r3, [r5, #12]
 8010a3c:	ea49 0000 	orr.w	r0, r9, r0
 8010a40:	8198      	strh	r0, [r3, #12]
  if (tcp_output_segment_busy(seg)) {
 8010a42:	4628      	mov	r0, r5
 8010a44:	f7ff fabc 	bl	800ffc0 <tcp_output_segment_busy>
 8010a48:	2800      	cmp	r0, #0
 8010a4a:	d183      	bne.n	8010954 <tcp_output+0xa4>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8010a4c:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8010a50:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010a52:	f7fb f8e1 	bl	800bc18 <lwip_htonl>
 8010a56:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8010a5a:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8010a5c:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8010a60:	f7fb f8d6 	bl	800bc10 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010a64:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8010a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8010a68:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010a6c:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8010a6e:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010a72:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8010a74:	7aab      	ldrb	r3, [r5, #10]
 8010a76:	07db      	lsls	r3, r3, #31
 8010a78:	f100 80c1 	bmi.w	8010bfe <tcp_output+0x34e>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8010a7c:	f109 0314 	add.w	r3, r9, #20
  if (pcb->rtime < 0) {
 8010a80:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 8010a84:	2a00      	cmp	r2, #0
 8010a86:	da01      	bge.n	8010a8c <tcp_output+0x1dc>
    pcb->rtime = 0;
 8010a88:	2200      	movs	r2, #0
 8010a8a:	8622      	strh	r2, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 8010a8c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8010a8e:	2a00      	cmp	r2, #0
 8010a90:	f000 80a8 	beq.w	8010be4 <tcp_output+0x334>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8010a94:	6868      	ldr	r0, [r5, #4]
    MIB2_STATS_INC(mib2.tcpoutsegs);
 8010a96:	f8df a148 	ldr.w	sl, [pc, #328]	; 8010be0 <tcp_output+0x330>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8010a9a:	6842      	ldr	r2, [r0, #4]
 8010a9c:	eba9 0202 	sub.w	r2, r9, r2
 8010aa0:	b292      	uxth	r2, r2
  if (len == 0) {
 8010aa2:	b922      	cbnz	r2, 8010aae <tcp_output+0x1fe>
    MIB2_STATS_INC(mib2.tcpoutsegs);
 8010aa4:	f8da 1150 	ldr.w	r1, [sl, #336]	; 0x150
 8010aa8:	3101      	adds	r1, #1
 8010aaa:	f8ca 1150 	str.w	r1, [sl, #336]	; 0x150
  seg->p->len -= len;
 8010aae:	8941      	ldrh	r1, [r0, #10]
  seg->tcphdr->chksum = 0;
 8010ab0:	f04f 0c00 	mov.w	ip, #0
  seg->p->tot_len -= len;
 8010ab4:	f8b0 e008 	ldrh.w	lr, [r0, #8]
  seg->p->len -= len;
 8010ab8:	1a89      	subs	r1, r1, r2
  seg->p->payload = seg->tcphdr;
 8010aba:	f8c0 9004 	str.w	r9, [r0, #4]
  seg->p->tot_len -= len;
 8010abe:	ebae 0202 	sub.w	r2, lr, r2
  seg->p->len -= len;
 8010ac2:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 8010ac4:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 8010ac6:	f889 c010 	strb.w	ip, [r9, #16]
 8010aca:	f889 c011 	strb.w	ip, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8010ace:	7aaa      	ldrb	r2, [r5, #10]
 8010ad0:	0092      	lsls	r2, r2, #2
 8010ad2:	f002 0204 	and.w	r2, r2, #4
 8010ad6:	3214      	adds	r2, #20
 8010ad8:	4491      	add	r9, r2
 8010ada:	454b      	cmp	r3, r9
 8010adc:	d007      	beq.n	8010aee <tcp_output+0x23e>
 8010ade:	4b3b      	ldr	r3, [pc, #236]	; (8010bcc <tcp_output+0x31c>)
 8010ae0:	f240 621c 	movw	r2, #1564	; 0x61c
 8010ae4:	493a      	ldr	r1, [pc, #232]	; (8010bd0 <tcp_output+0x320>)
 8010ae6:	483b      	ldr	r0, [pc, #236]	; (8010bd4 <tcp_output+0x324>)
 8010ae8:	f003 f8e0 	bl	8013cac <iprintf>
 8010aec:	6868      	ldr	r0, [r5, #4]
  TCP_STATS_INC(tcp.xmit);
 8010aee:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8010af2:	f04f 0c06 	mov.w	ip, #6
 8010af6:	465a      	mov	r2, fp
 8010af8:	4621      	mov	r1, r4
  TCP_STATS_INC(tcp.xmit);
 8010afa:	3301      	adds	r3, #1
 8010afc:	f8aa 3090 	strh.w	r3, [sl, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8010b00:	7ae3      	ldrb	r3, [r4, #11]
 8010b02:	e9cd c601 	strd	ip, r6, [sp, #4]
 8010b06:	f894 c00a 	ldrb.w	ip, [r4, #10]
 8010b0a:	f8cd c000 	str.w	ip, [sp]
 8010b0e:	f001 fee3 	bl	80128d8 <ip4_output_if>
    if (err != ERR_OK) {
 8010b12:	2800      	cmp	r0, #0
 8010b14:	f43f af1e 	beq.w	8010954 <tcp_output+0xa4>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010b18:	8b63      	ldrh	r3, [r4, #26]
 8010b1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b1e:	8363      	strh	r3, [r4, #26]
      return err;
 8010b20:	e6e7      	b.n	80108f2 <tcp_output+0x42>
    return ERR_OK;
 8010b22:	2000      	movs	r0, #0
}
 8010b24:	b007      	add	sp, #28
 8010b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8010b2a:	4b28      	ldr	r3, [pc, #160]	; (8010bcc <tcp_output+0x31c>)
 8010b2c:	f240 42e4 	movw	r2, #1252	; 0x4e4
 8010b30:	4929      	ldr	r1, [pc, #164]	; (8010bd8 <tcp_output+0x328>)
 8010b32:	4828      	ldr	r0, [pc, #160]	; (8010bd4 <tcp_output+0x324>)
 8010b34:	f003 f8ba 	bl	8013cac <iprintf>
 8010b38:	e6c5      	b.n	80108c6 <tcp_output+0x16>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8010b3a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8010b3e:	42bb      	cmp	r3, r7
 8010b40:	f47f aecf 	bne.w	80108e2 <tcp_output+0x32>
 8010b44:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	f47f aecb 	bne.w	80108e2 <tcp_output+0x32>
 8010b4c:	f894 30a1 	ldrb.w	r3, [r4, #161]	; 0xa1
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	f47f aec6 	bne.w	80108e2 <tcp_output+0x32>
      pcb->persist_cnt = 0;
 8010b56:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_backoff = 1;
 8010b5a:	f884 30a2 	strb.w	r3, [r4, #162]	; 0xa2
      pcb->persist_cnt = 0;
 8010b5e:	f8a4 20a0 	strh.w	r2, [r4, #160]	; 0xa0
 8010b62:	e6be      	b.n	80108e2 <tcp_output+0x32>
      return tcp_send_empty_ack(pcb);
 8010b64:	4620      	mov	r0, r4
}
 8010b66:	b007      	add	sp, #28
 8010b68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 8010b6c:	f7ff be6c 	b.w	8010848 <tcp_send_empty_ack>
    LWIP_ASSERT("RST not expected here!",
 8010b70:	4b16      	ldr	r3, [pc, #88]	; (8010bcc <tcp_output+0x31c>)
 8010b72:	f240 5237 	movw	r2, #1335	; 0x537
 8010b76:	4919      	ldr	r1, [pc, #100]	; (8010bdc <tcp_output+0x32c>)
 8010b78:	4816      	ldr	r0, [pc, #88]	; (8010bd4 <tcp_output+0x324>)
 8010b7a:	f003 f897 	bl	8013cac <iprintf>
 8010b7e:	e744      	b.n	8010a0a <tcp_output+0x15a>
      tcp_seg_free(seg);
 8010b80:	4628      	mov	r0, r5
 8010b82:	f7fc fdc5 	bl	800d710 <tcp_seg_free>
 8010b86:	e72a      	b.n	80109de <tcp_output+0x12e>
        pcb->unacked = seg;
 8010b88:	6725      	str	r5, [r4, #112]	; 0x70
 8010b8a:	46a8      	mov	r8, r5
 8010b8c:	e727      	b.n	80109de <tcp_output+0x12e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010b8e:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8010b92:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 8010b94:	4584      	cmp	ip, r0
 8010b96:	f4bf af47 	bcs.w	8010a28 <tcp_output+0x178>
 8010b9a:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 8010b9e:	2800      	cmp	r0, #0
 8010ba0:	f43f af42 	beq.w	8010a28 <tcp_output+0x178>
 8010ba4:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 8010ba8:	2808      	cmp	r0, #8
 8010baa:	f63f af3d 	bhi.w	8010a28 <tcp_output+0x178>
 8010bae:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 8010bb2:	f47f af39 	bne.w	8010a28 <tcp_output+0x178>
  if (pcb->unsent == NULL) {
 8010bb6:	2900      	cmp	r1, #0
 8010bb8:	f47f ae97 	bne.w	80108ea <tcp_output+0x3a>
    pcb->unsent_oversize = 0;
 8010bbc:	2100      	movs	r1, #0
 8010bbe:	4613      	mov	r3, r2
 8010bc0:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 8010bc4:	e691      	b.n	80108ea <tcp_output+0x3a>
 8010bc6:	bf00      	nop
 8010bc8:	2401bfd0 	.word	0x2401bfd0
 8010bcc:	080160f4 	.word	0x080160f4
 8010bd0:	08016034 	.word	0x08016034
 8010bd4:	08014afc 	.word	0x08014afc
 8010bd8:	08015ff4 	.word	0x08015ff4
 8010bdc:	0801601c 	.word	0x0801601c
 8010be0:	2401bdf8 	.word	0x2401bdf8
    pcb->rttest = tcp_ticks;
 8010be4:	4a2a      	ldr	r2, [pc, #168]	; (8010c90 <tcp_output+0x3e0>)
 8010be6:	9305      	str	r3, [sp, #20]
 8010be8:	6812      	ldr	r2, [r2, #0]
 8010bea:	6362      	str	r2, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8010bec:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8010bf0:	f7fb f812 	bl	800bc18 <lwip_htonl>
 8010bf4:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8010bf8:	9b05      	ldr	r3, [sp, #20]
 8010bfa:	63a0      	str	r0, [r4, #56]	; 0x38
 8010bfc:	e74a      	b.n	8010a94 <tcp_output+0x1e4>
    opts += 1;
 8010bfe:	f109 0318 	add.w	r3, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8010c02:	465a      	mov	r2, fp
 8010c04:	4631      	mov	r1, r6
 8010c06:	f240 50b4 	movw	r0, #1460	; 0x5b4
    opts += 1;
 8010c0a:	9305      	str	r3, [sp, #20]
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8010c0c:	f7fd fc72 	bl	800e4f4 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8010c10:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 8010c14:	f7fb f800 	bl	800bc18 <lwip_htonl>
 8010c18:	9b05      	ldr	r3, [sp, #20]
 8010c1a:	f8c9 0014 	str.w	r0, [r9, #20]
 8010c1e:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8010c22:	e72d      	b.n	8010a80 <tcp_output+0x1d0>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8010c24:	4b1b      	ldr	r3, [pc, #108]	; (8010c94 <tcp_output+0x3e4>)
 8010c26:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8010c2a:	491b      	ldr	r1, [pc, #108]	; (8010c98 <tcp_output+0x3e8>)
 8010c2c:	481b      	ldr	r0, [pc, #108]	; (8010c9c <tcp_output+0x3ec>)
 8010c2e:	f003 f83d 	bl	8013cac <iprintf>
 8010c32:	e644      	b.n	80108be <tcp_output+0xe>
          while (*cur_seg &&
 8010c34:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8010c36:	f104 0a70 	add.w	sl, r4, #112	; 0x70
          while (*cur_seg &&
 8010c3a:	b92b      	cbnz	r3, 8010c48 <tcp_output+0x398>
 8010c3c:	e013      	b.n	8010c66 <tcp_output+0x3b6>
            cur_seg = &((*cur_seg)->next );
 8010c3e:	f8da a000 	ldr.w	sl, [sl]
          while (*cur_seg &&
 8010c42:	f8da 3000 	ldr.w	r3, [sl]
 8010c46:	b173      	cbz	r3, 8010c66 <tcp_output+0x3b6>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8010c48:	68db      	ldr	r3, [r3, #12]
 8010c4a:	6858      	ldr	r0, [r3, #4]
 8010c4c:	f7fa ffe4 	bl	800bc18 <lwip_htonl>
 8010c50:	68eb      	ldr	r3, [r5, #12]
 8010c52:	4681      	mov	r9, r0
 8010c54:	6858      	ldr	r0, [r3, #4]
 8010c56:	f7fa ffdf 	bl	800bc18 <lwip_htonl>
 8010c5a:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	dbed      	blt.n	8010c3e <tcp_output+0x38e>
 8010c62:	f8da 3000 	ldr.w	r3, [sl]
          seg->next = (*cur_seg);
 8010c66:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 8010c68:	f8ca 5000 	str.w	r5, [sl]
 8010c6c:	e6b7      	b.n	80109de <tcp_output+0x12e>
    return netif_get_by_index(pcb->netif_idx);
 8010c6e:	f7fb ff85 	bl	800cb7c <netif_get_by_index>
 8010c72:	4682      	mov	sl, r0
 8010c74:	e64a      	b.n	801090c <tcp_output+0x5c>
 8010c76:	8b62      	ldrh	r2, [r4, #26]
 8010c78:	e7a0      	b.n	8010bbc <tcp_output+0x30c>
 8010c7a:	8b62      	ldrh	r2, [r4, #26]
 8010c7c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8010c7e:	4613      	mov	r3, r2
  if (pcb->unsent == NULL) {
 8010c80:	2900      	cmp	r1, #0
 8010c82:	f47f ae32 	bne.w	80108ea <tcp_output+0x3a>
 8010c86:	e799      	b.n	8010bbc <tcp_output+0x30c>
    return ERR_RTE;
 8010c88:	f06f 0003 	mvn.w	r0, #3
 8010c8c:	e631      	b.n	80108f2 <tcp_output+0x42>
 8010c8e:	bf00      	nop
 8010c90:	2401bfc0 	.word	0x2401bfc0
 8010c94:	080160f4 	.word	0x080160f4
 8010c98:	08015fdc 	.word	0x08015fdc
 8010c9c:	08014afc 	.word	0x08014afc

08010ca0 <tcp_rexmit_rto_commit>:
{
 8010ca0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8010ca2:	4604      	mov	r4, r0
 8010ca4:	b158      	cbz	r0, 8010cbe <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 8010ca6:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8010caa:	2bff      	cmp	r3, #255	; 0xff
 8010cac:	d002      	beq.n	8010cb4 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 8010cae:	3301      	adds	r3, #1
 8010cb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 8010cb4:	4620      	mov	r0, r4
}
 8010cb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 8010cba:	f7ff bdf9 	b.w	80108b0 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8010cbe:	4b04      	ldr	r3, [pc, #16]	; (8010cd0 <tcp_rexmit_rto_commit+0x30>)
 8010cc0:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8010cc4:	4903      	ldr	r1, [pc, #12]	; (8010cd4 <tcp_rexmit_rto_commit+0x34>)
 8010cc6:	4804      	ldr	r0, [pc, #16]	; (8010cd8 <tcp_rexmit_rto_commit+0x38>)
 8010cc8:	f002 fff0 	bl	8013cac <iprintf>
 8010ccc:	e7eb      	b.n	8010ca6 <tcp_rexmit_rto_commit+0x6>
 8010cce:	bf00      	nop
 8010cd0:	080160f4 	.word	0x080160f4
 8010cd4:	080161a4 	.word	0x080161a4
 8010cd8:	08014afc 	.word	0x08014afc

08010cdc <tcp_rexmit_rto>:
{
 8010cdc:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8010cde:	4604      	mov	r4, r0
 8010ce0:	b148      	cbz	r0, 8010cf6 <tcp_rexmit_rto+0x1a>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8010ce2:	4620      	mov	r0, r4
 8010ce4:	f7ff fc98 	bl	8010618 <tcp_rexmit_rto_prepare>
 8010ce8:	b100      	cbz	r0, 8010cec <tcp_rexmit_rto+0x10>
}
 8010cea:	bd10      	pop	{r4, pc}
    tcp_rexmit_rto_commit(pcb);
 8010cec:	4620      	mov	r0, r4
}
 8010cee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tcp_rexmit_rto_commit(pcb);
 8010cf2:	f7ff bfd5 	b.w	8010ca0 <tcp_rexmit_rto_commit>
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8010cf6:	4b04      	ldr	r3, [pc, #16]	; (8010d08 <tcp_rexmit_rto+0x2c>)
 8010cf8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8010cfc:	4903      	ldr	r1, [pc, #12]	; (8010d0c <tcp_rexmit_rto+0x30>)
 8010cfe:	4804      	ldr	r0, [pc, #16]	; (8010d10 <tcp_rexmit_rto+0x34>)
 8010d00:	f002 ffd4 	bl	8013cac <iprintf>
 8010d04:	e7ed      	b.n	8010ce2 <tcp_rexmit_rto+0x6>
 8010d06:	bf00      	nop
 8010d08:	080160f4 	.word	0x080160f4
 8010d0c:	08016188 	.word	0x08016188
 8010d10:	08014afc 	.word	0x08014afc

08010d14 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8010d14:	b570      	push	{r4, r5, r6, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8010d16:	4604      	mov	r4, r0
 8010d18:	b1a0      	cbz	r0, 8010d44 <tcp_keepalive+0x30>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8010d1a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8010d1c:	3801      	subs	r0, #1
 8010d1e:	f7fa ff7b 	bl	800bc18 <lwip_htonl>
 8010d22:	2100      	movs	r1, #0
 8010d24:	4602      	mov	r2, r0
 8010d26:	4620      	mov	r0, r4
 8010d28:	f7ff fa2e 	bl	8010188 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 8010d2c:	4605      	mov	r5, r0
 8010d2e:	b188      	cbz	r0, 8010d54 <tcp_keepalive+0x40>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010d30:	f7ff fa54 	bl	80101dc <tcp_output_fill_options.isra.0.constprop.5>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010d34:	4629      	mov	r1, r5
 8010d36:	1d23      	adds	r3, r4, #4
 8010d38:	4622      	mov	r2, r4
 8010d3a:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8010d3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010d40:	f7ff ba5c 	b.w	80101fc <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8010d44:	4b05      	ldr	r3, [pc, #20]	; (8010d5c <tcp_keepalive+0x48>)
 8010d46:	f640 0224 	movw	r2, #2084	; 0x824
 8010d4a:	4905      	ldr	r1, [pc, #20]	; (8010d60 <tcp_keepalive+0x4c>)
 8010d4c:	4805      	ldr	r0, [pc, #20]	; (8010d64 <tcp_keepalive+0x50>)
 8010d4e:	f002 ffad 	bl	8013cac <iprintf>
 8010d52:	e7e2      	b.n	8010d1a <tcp_keepalive+0x6>
}
 8010d54:	f04f 30ff 	mov.w	r0, #4294967295
 8010d58:	bd70      	pop	{r4, r5, r6, pc}
 8010d5a:	bf00      	nop
 8010d5c:	080160f4 	.word	0x080160f4
 8010d60:	08015fc0 	.word	0x08015fc0
 8010d64:	08014afc 	.word	0x08014afc

08010d68 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8010d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8010d6c:	4604      	mov	r4, r0
 8010d6e:	2800      	cmp	r0, #0
 8010d70:	d054      	beq.n	8010e1c <tcp_zero_window_probe+0xb4>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8010d72:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 8010d74:	2d00      	cmp	r5, #0
 8010d76:	d04a      	beq.n	8010e0e <tcp_zero_window_probe+0xa6>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8010d78:	f894 30a2 	ldrb.w	r3, [r4, #162]	; 0xa2
 8010d7c:	2bff      	cmp	r3, #255	; 0xff
 8010d7e:	d002      	beq.n	8010d86 <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 8010d80:	3301      	adds	r3, #1
 8010d82:	f884 30a2 	strb.w	r3, [r4, #162]	; 0xa2
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8010d86:	68eb      	ldr	r3, [r5, #12]
 8010d88:	8998      	ldrh	r0, [r3, #12]
 8010d8a:	f7fa ff41 	bl	800bc10 <lwip_htons>
 8010d8e:	07c2      	lsls	r2, r0, #31
 8010d90:	68eb      	ldr	r3, [r5, #12]
 8010d92:	d426      	bmi.n	8010de2 <tcp_zero_window_probe+0x7a>
 8010d94:	685a      	ldr	r2, [r3, #4]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8010d96:	2101      	movs	r1, #1
 8010d98:	4620      	mov	r0, r4
 8010d9a:	f7ff f9f5 	bl	8010188 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 8010d9e:	4606      	mov	r6, r0
 8010da0:	2800      	cmp	r0, #0
 8010da2:	d037      	beq.n	8010e14 <tcp_zero_window_probe+0xac>
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8010da4:	6868      	ldr	r0, [r5, #4]
 8010da6:	2201      	movs	r2, #1
 8010da8:	892f      	ldrh	r7, [r5, #8]
 8010daa:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 8010dac:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8010dae:	1bdb      	subs	r3, r3, r7
 8010db0:	3114      	adds	r1, #20
 8010db2:	b29b      	uxth	r3, r3
 8010db4:	f7fc fa62 	bl	800d27c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8010db8:	68eb      	ldr	r3, [r5, #12]
 8010dba:	6858      	ldr	r0, [r3, #4]
 8010dbc:	f7fa ff2c 	bl	800bc18 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8010dc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8010dc2:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8010dc4:	1a1b      	subs	r3, r3, r0
 8010dc6:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 8010dc8:	bfb8      	it	lt
 8010dca:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010dcc:	4630      	mov	r0, r6
 8010dce:	f7ff fa05 	bl	80101dc <tcp_output_fill_options.isra.0.constprop.5>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010dd2:	4631      	mov	r1, r6
 8010dd4:	1d23      	adds	r3, r4, #4
 8010dd6:	4622      	mov	r2, r4
 8010dd8:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8010dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010dde:	f7ff ba0d 	b.w	80101fc <tcp_output_control_segment>
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8010de2:	8929      	ldrh	r1, [r5, #8]
 8010de4:	685a      	ldr	r2, [r3, #4]
 8010de6:	2900      	cmp	r1, #0
 8010de8:	d1d5      	bne.n	8010d96 <tcp_zero_window_probe+0x2e>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8010dea:	4620      	mov	r0, r4
 8010dec:	f7ff f9cc 	bl	8010188 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 8010df0:	4606      	mov	r6, r0
 8010df2:	b178      	cbz	r0, 8010e14 <tcp_zero_window_probe+0xac>
  tcphdr = (struct tcp_hdr *)p->payload;
 8010df4:	f8d6 8004 	ldr.w	r8, [r6, #4]
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8010df8:	2011      	movs	r0, #17
 8010dfa:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 8010dfe:	f7fa ff07 	bl	800bc10 <lwip_htons>
 8010e02:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 8010e06:	4338      	orrs	r0, r7
 8010e08:	f8a8 000c 	strh.w	r0, [r8, #12]
 8010e0c:	e7d4      	b.n	8010db8 <tcp_zero_window_probe+0x50>
    return ERR_OK;
 8010e0e:	4628      	mov	r0, r5
}
 8010e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_MEM;
 8010e14:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8010e1c:	4b03      	ldr	r3, [pc, #12]	; (8010e2c <tcp_zero_window_probe+0xc4>)
 8010e1e:	f640 024f 	movw	r2, #2127	; 0x84f
 8010e22:	4903      	ldr	r1, [pc, #12]	; (8010e30 <tcp_zero_window_probe+0xc8>)
 8010e24:	4803      	ldr	r0, [pc, #12]	; (8010e34 <tcp_zero_window_probe+0xcc>)
 8010e26:	f002 ff41 	bl	8013cac <iprintf>
 8010e2a:	e7a2      	b.n	8010d72 <tcp_zero_window_probe+0xa>
 8010e2c:	080160f4 	.word	0x080160f4
 8010e30:	080162c8 	.word	0x080162c8
 8010e34:	08014afc 	.word	0x08014afc

08010e38 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8010e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e3c:	4604      	mov	r4, r0
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010e3e:	200a      	movs	r0, #10
{
 8010e40:	460f      	mov	r7, r1
 8010e42:	4616      	mov	r6, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010e44:	f7fb fc6e 	bl	800c724 <memp_malloc>
  if (timeout == NULL) {
 8010e48:	b1d8      	cbz	r0, 8010e82 <sys_timeout_abs+0x4a>
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8010e4a:	4d12      	ldr	r5, [pc, #72]	; (8010e94 <sys_timeout_abs+0x5c>)
  timeout->next = NULL;
 8010e4c:	2300      	movs	r3, #0
  timeout->h = handler;
 8010e4e:	6087      	str	r7, [r0, #8]
  if (next_timeout == NULL) {
 8010e50:	6829      	ldr	r1, [r5, #0]
  timeout->arg = arg;
 8010e52:	60c6      	str	r6, [r0, #12]
  timeout->next = NULL;
 8010e54:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 8010e58:	b121      	cbz	r1, 8010e64 <sys_timeout_abs+0x2c>
    next_timeout = timeout;
    return;
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8010e5a:	684b      	ldr	r3, [r1, #4]
 8010e5c:	1ae3      	subs	r3, r4, r3
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	da08      	bge.n	8010e74 <sys_timeout_abs+0x3c>
    timeout->next = next_timeout;
 8010e62:	6001      	str	r1, [r0, #0]
    next_timeout = timeout;
 8010e64:	6028      	str	r0, [r5, #0]
        t->next = timeout;
        break;
      }
    }
  }
}
 8010e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8010e6a:	685a      	ldr	r2, [r3, #4]
 8010e6c:	1aa2      	subs	r2, r4, r2
 8010e6e:	2a00      	cmp	r2, #0
 8010e70:	db03      	blt.n	8010e7a <sys_timeout_abs+0x42>
 8010e72:	4619      	mov	r1, r3
 8010e74:	680b      	ldr	r3, [r1, #0]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d1f7      	bne.n	8010e6a <sys_timeout_abs+0x32>
        timeout->next = t->next;
 8010e7a:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 8010e7c:	6008      	str	r0, [r1, #0]
}
 8010e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010e82:	4b05      	ldr	r3, [pc, #20]	; (8010e98 <sys_timeout_abs+0x60>)
 8010e84:	22be      	movs	r2, #190	; 0xbe
 8010e86:	4905      	ldr	r1, [pc, #20]	; (8010e9c <sys_timeout_abs+0x64>)
 8010e88:	4805      	ldr	r0, [pc, #20]	; (8010ea0 <sys_timeout_abs+0x68>)
}
 8010e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010e8e:	f002 bf0d 	b.w	8013cac <iprintf>
 8010e92:	bf00      	nop
 8010e94:	2401406c 	.word	0x2401406c
 8010e98:	08016344 	.word	0x08016344
 8010e9c:	08016378 	.word	0x08016378
 8010ea0:	08014afc 	.word	0x08014afc

08010ea4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8010ea4:	b510      	push	{r4, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8010ea6:	6843      	ldr	r3, [r0, #4]
{
 8010ea8:	4604      	mov	r4, r0
  cyclic->handler();
 8010eaa:	4798      	blx	r3

  now = sys_now();
 8010eac:	f7f7 fb36 	bl	800851c <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8010eb0:	4b09      	ldr	r3, [pc, #36]	; (8010ed8 <lwip_cyclic_timer+0x34>)
 8010eb2:	6821      	ldr	r1, [r4, #0]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	440b      	add	r3, r1
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8010eb8:	1a1a      	subs	r2, r3, r0
 8010eba:	2a00      	cmp	r2, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8010ebc:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8010ebe:	db05      	blt.n	8010ecc <lwip_cyclic_timer+0x28>
  } else {
    /* correct cyclic interval with handler execution delay and sys_check_timeouts jitter */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	4906      	ldr	r1, [pc, #24]	; (8010edc <lwip_cyclic_timer+0x38>)
#endif
  }
}
 8010ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8010ec8:	f7ff bfb6 	b.w	8010e38 <sys_timeout_abs>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8010ecc:	4408      	add	r0, r1
 8010ece:	4903      	ldr	r1, [pc, #12]	; (8010edc <lwip_cyclic_timer+0x38>)
}
 8010ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8010ed4:	f7ff bfb0 	b.w	8010e38 <sys_timeout_abs>
 8010ed8:	24014068 	.word	0x24014068
 8010edc:	08010ea5 	.word	0x08010ea5

08010ee0 <tcpip_tcp_timer>:
{
 8010ee0:	b508      	push	{r3, lr}
  tcp_tmr();
 8010ee2:	f7fd fad9 	bl	800e498 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8010ee6:	4b09      	ldr	r3, [pc, #36]	; (8010f0c <tcpip_tcp_timer+0x2c>)
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	b913      	cbnz	r3, 8010ef2 <tcpip_tcp_timer+0x12>
 8010eec:	4b08      	ldr	r3, [pc, #32]	; (8010f10 <tcpip_tcp_timer+0x30>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	b143      	cbz	r3, 8010f04 <tcpip_tcp_timer+0x24>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8010ef2:	f7f7 fb13 	bl	800851c <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	30fa      	adds	r0, #250	; 0xfa
 8010efa:	4906      	ldr	r1, [pc, #24]	; (8010f14 <tcpip_tcp_timer+0x34>)
}
 8010efc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010f00:	f7ff bf9a 	b.w	8010e38 <sys_timeout_abs>
    tcpip_tcp_timer_active = 0;
 8010f04:	4a04      	ldr	r2, [pc, #16]	; (8010f18 <tcpip_tcp_timer+0x38>)
 8010f06:	6013      	str	r3, [r2, #0]
}
 8010f08:	bd08      	pop	{r3, pc}
 8010f0a:	bf00      	nop
 8010f0c:	2401bfbc 	.word	0x2401bfbc
 8010f10:	2401bfcc 	.word	0x2401bfcc
 8010f14:	08010ee1 	.word	0x08010ee1
 8010f18:	24014070 	.word	0x24014070

08010f1c <tcp_timer_needed>:
{
 8010f1c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8010f1e:	4b0b      	ldr	r3, [pc, #44]	; (8010f4c <tcp_timer_needed+0x30>)
 8010f20:	681a      	ldr	r2, [r3, #0]
 8010f22:	b98a      	cbnz	r2, 8010f48 <tcp_timer_needed+0x2c>
 8010f24:	4a0a      	ldr	r2, [pc, #40]	; (8010f50 <tcp_timer_needed+0x34>)
 8010f26:	6812      	ldr	r2, [r2, #0]
 8010f28:	b152      	cbz	r2, 8010f40 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8010f2e:	f7f7 faf5 	bl	800851c <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010f32:	2200      	movs	r2, #0
 8010f34:	30fa      	adds	r0, #250	; 0xfa
 8010f36:	4907      	ldr	r1, [pc, #28]	; (8010f54 <tcp_timer_needed+0x38>)
}
 8010f38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010f3c:	f7ff bf7c 	b.w	8010e38 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8010f40:	4a05      	ldr	r2, [pc, #20]	; (8010f58 <tcp_timer_needed+0x3c>)
 8010f42:	6812      	ldr	r2, [r2, #0]
 8010f44:	2a00      	cmp	r2, #0
 8010f46:	d1f0      	bne.n	8010f2a <tcp_timer_needed+0xe>
}
 8010f48:	bd08      	pop	{r3, pc}
 8010f4a:	bf00      	nop
 8010f4c:	24014070 	.word	0x24014070
 8010f50:	2401bfbc 	.word	0x2401bfbc
 8010f54:	08010ee1 	.word	0x08010ee1
 8010f58:	2401bfcc 	.word	0x2401bfcc

08010f5c <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8010f5c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8010f60:	b570      	push	{r4, r5, r6, lr}
 8010f62:	4604      	mov	r4, r0
 8010f64:	460d      	mov	r5, r1
 8010f66:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8010f68:	d306      	bcc.n	8010f78 <sys_timeout+0x1c>
 8010f6a:	4b08      	ldr	r3, [pc, #32]	; (8010f8c <sys_timeout+0x30>)
 8010f6c:	f240 1229 	movw	r2, #297	; 0x129
 8010f70:	4907      	ldr	r1, [pc, #28]	; (8010f90 <sys_timeout+0x34>)
 8010f72:	4808      	ldr	r0, [pc, #32]	; (8010f94 <sys_timeout+0x38>)
 8010f74:	f002 fe9a 	bl	8013cac <iprintf>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8010f78:	f7f7 fad0 	bl	800851c <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010f7c:	4632      	mov	r2, r6
 8010f7e:	4629      	mov	r1, r5
 8010f80:	4420      	add	r0, r4
#endif
}
 8010f82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010f86:	f7ff bf57 	b.w	8010e38 <sys_timeout_abs>
 8010f8a:	bf00      	nop
 8010f8c:	08016344 	.word	0x08016344
 8010f90:	0801630c 	.word	0x0801630c
 8010f94:	08014afc 	.word	0x08014afc

08010f98 <sys_timeouts_init>:
{
 8010f98:	b538      	push	{r3, r4, r5, lr}
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8010f9a:	4d0c      	ldr	r5, [pc, #48]	; (8010fcc <sys_timeouts_init+0x34>)
 8010f9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010fa0:	4c0b      	ldr	r4, [pc, #44]	; (8010fd0 <sys_timeouts_init+0x38>)
 8010fa2:	f105 0208 	add.w	r2, r5, #8
 8010fa6:	4621      	mov	r1, r4
 8010fa8:	f7ff ffd8 	bl	8010f5c <sys_timeout>
 8010fac:	f105 0210 	add.w	r2, r5, #16
 8010fb0:	4621      	mov	r1, r4
 8010fb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010fb6:	f7ff ffd1 	bl	8010f5c <sys_timeout>
 8010fba:	f105 0218 	add.w	r2, r5, #24
 8010fbe:	4621      	mov	r1, r4
 8010fc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 8010fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8010fc8:	f7ff bfc8 	b.w	8010f5c <sys_timeout>
 8010fcc:	080162ec 	.word	0x080162ec
 8010fd0:	08010ea5 	.word	0x08010ea5

08010fd4 <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 8010fd4:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8010fd6:	4d0d      	ldr	r5, [pc, #52]	; (801100c <sys_untimeout+0x38>)
 8010fd8:	682b      	ldr	r3, [r5, #0]
 8010fda:	b19b      	cbz	r3, 8011004 <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 8010fdc:	2400      	movs	r4, #0
 8010fde:	e003      	b.n	8010fe8 <sys_untimeout+0x14>
 8010fe0:	681a      	ldr	r2, [r3, #0]
 8010fe2:	461c      	mov	r4, r3
 8010fe4:	4613      	mov	r3, r2
 8010fe6:	b16a      	cbz	r2, 8011004 <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 8010fe8:	689a      	ldr	r2, [r3, #8]
 8010fea:	4282      	cmp	r2, r0
 8010fec:	d1f8      	bne.n	8010fe0 <sys_untimeout+0xc>
 8010fee:	68da      	ldr	r2, [r3, #12]
 8010ff0:	428a      	cmp	r2, r1
 8010ff2:	d1f5      	bne.n	8010fe0 <sys_untimeout+0xc>
 8010ff4:	681a      	ldr	r2, [r3, #0]
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 8010ff6:	b13c      	cbz	r4, 8011008 <sys_untimeout+0x34>
        next_timeout = t->next;
      } else {
        prev_t->next = t->next;
 8010ff8:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 8010ffa:	4619      	mov	r1, r3
 8010ffc:	200a      	movs	r0, #10
      return;
    }
  }
  return;
}
 8010ffe:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 8011000:	f7fb bbc4 	b.w	800c78c <memp_free>
}
 8011004:	bc30      	pop	{r4, r5}
 8011006:	4770      	bx	lr
        next_timeout = t->next;
 8011008:	602a      	str	r2, [r5, #0]
 801100a:	e7f6      	b.n	8010ffa <sys_untimeout+0x26>
 801100c:	2401406c 	.word	0x2401406c

08011010 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8011010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8011014:	f7f7 fa82 	bl	800851c <sys_now>
 8011018:	4c0d      	ldr	r4, [pc, #52]	; (8011050 <sys_check_timeouts+0x40>)
 801101a:	4607      	mov	r7, r0

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801101c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8011054 <sys_check_timeouts+0x44>
 8011020:	e00c      	b.n	801103c <sys_check_timeouts+0x2c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8011022:	685a      	ldr	r2, [r3, #4]
 8011024:	1abd      	subs	r5, r7, r2
 8011026:	2d00      	cmp	r5, #0
 8011028:	db0d      	blt.n	8011046 <sys_check_timeouts+0x36>
    next_timeout = tmptimeout->next;
 801102a:	681e      	ldr	r6, [r3, #0]
    handler = tmptimeout->h;
 801102c:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801102e:	6026      	str	r6, [r4, #0]
    current_timeout_due_time = tmptimeout->time;
 8011030:	f8c8 2000 	str.w	r2, [r8]
    arg = tmptimeout->arg;
 8011034:	68de      	ldr	r6, [r3, #12]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8011036:	f7fb fba9 	bl	800c78c <memp_free>
    if (handler != NULL) {
 801103a:	b935      	cbnz	r5, 801104a <sys_check_timeouts+0x3a>
    tmptimeout = next_timeout;
 801103c:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801103e:	200a      	movs	r0, #10
 8011040:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 8011042:	2b00      	cmp	r3, #0
 8011044:	d1ed      	bne.n	8011022 <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8011046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      handler(arg);
 801104a:	4630      	mov	r0, r6
 801104c:	47a8      	blx	r5
 801104e:	e7f5      	b.n	801103c <sys_check_timeouts+0x2c>
 8011050:	2401406c 	.word	0x2401406c
 8011054:	24014068 	.word	0x24014068

08011058 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8011058:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801105a:	4c07      	ldr	r4, [pc, #28]	; (8011078 <sys_timeouts_sleeptime+0x20>)
 801105c:	6823      	ldr	r3, [r4, #0]
 801105e:	b13b      	cbz	r3, 8011070 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 8011060:	f7f7 fa5c 	bl	800851c <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8011064:	6823      	ldr	r3, [r4, #0]
 8011066:	685b      	ldr	r3, [r3, #4]
 8011068:	1a18      	subs	r0, r3, r0
    return 0;
 801106a:	bf48      	it	mi
 801106c:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801106e:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8011070:	f04f 30ff 	mov.w	r0, #4294967295
}
 8011074:	bd10      	pop	{r4, pc}
 8011076:	bf00      	nop
 8011078:	2401406c 	.word	0x2401406c

0801107c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801107c:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801107e:	f002 fe2d 	bl	8013cdc <rand>
 8011082:	4b02      	ldr	r3, [pc, #8]	; (801108c <udp_init+0x10>)
 8011084:	4a02      	ldr	r2, [pc, #8]	; (8011090 <udp_init+0x14>)
 8011086:	4303      	orrs	r3, r0
 8011088:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801108a:	bd08      	pop	{r3, pc}
 801108c:	ffffc000 	.word	0xffffc000
 8011090:	2400013e 	.word	0x2400013e

08011094 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8011094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011098:	4689      	mov	r9, r1
 801109a:	b085      	sub	sp, #20

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801109c:	4680      	mov	r8, r0
 801109e:	2800      	cmp	r0, #0
 80110a0:	f000 80eb 	beq.w	801127a <udp_input+0x1e6>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80110a4:	f1b9 0f00 	cmp.w	r9, #0
 80110a8:	f000 80f1 	beq.w	801128e <udp_input+0x1fa>

  PERF_START;

  UDP_STATS_INC(udp.recv);
 80110ac:	4f8f      	ldr	r7, [pc, #572]	; (80112ec <udp_input+0x258>)

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80110ae:	f8b8 200a 	ldrh.w	r2, [r8, #10]
  UDP_STATS_INC(udp.recv);
 80110b2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 80110b6:	2a07      	cmp	r2, #7
  UDP_STATS_INC(udp.recv);
 80110b8:	f103 0301 	add.w	r3, r3, #1
 80110bc:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 80110c0:	f240 80bf 	bls.w	8011242 <udp_input+0x1ae>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80110c4:	f8df a248 	ldr.w	sl, [pc, #584]	; 8011310 <udp_input+0x27c>
  udphdr = (struct udp_hdr *)p->payload;
 80110c8:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80110cc:	f8da 1000 	ldr.w	r1, [sl]
 80110d0:	f8da 0014 	ldr.w	r0, [sl, #20]
 80110d4:	f001 fc12 	bl	80128fc <ip4_addr_isbroadcast_u32>
 80110d8:	9002      	str	r0, [sp, #8]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80110da:	8820      	ldrh	r0, [r4, #0]
 80110dc:	f7fa fd98 	bl	800bc10 <lwip_htons>
 80110e0:	9003      	str	r0, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 80110e2:	8860      	ldrh	r0, [r4, #2]
 80110e4:	f7fa fd94 	bl	800bc10 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80110e8:	4b81      	ldr	r3, [pc, #516]	; (80112f0 <udp_input+0x25c>)
  dest = lwip_ntohs(udphdr->dest);
 80110ea:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80110ec:	681c      	ldr	r4, [r3, #0]
 80110ee:	2c00      	cmp	r4, #0
 80110f0:	d077      	beq.n	80111e2 <udp_input+0x14e>
  uncon_pcb = NULL;
 80110f2:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 80110f6:	465e      	mov	r6, fp
 80110f8:	e004      	b.n	8011104 <udp_input+0x70>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80110fa:	68e3      	ldr	r3, [r4, #12]
 80110fc:	4626      	mov	r6, r4
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d06b      	beq.n	80111da <udp_input+0x146>
 8011102:	461c      	mov	r4, r3
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8011104:	8a63      	ldrh	r3, [r4, #18]
 8011106:	42ab      	cmp	r3, r5
 8011108:	d1f7      	bne.n	80110fa <udp_input+0x66>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801110a:	f1b9 0f00 	cmp.w	r9, #0
 801110e:	f000 80ad 	beq.w	801126c <udp_input+0x1d8>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011112:	7a22      	ldrb	r2, [r4, #8]
 8011114:	b13a      	cbz	r2, 8011126 <udp_input+0x92>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011116:	f8da 3004 	ldr.w	r3, [sl, #4]
 801111a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801111e:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011120:	b2db      	uxtb	r3, r3
 8011122:	429a      	cmp	r2, r3
 8011124:	d1e9      	bne.n	80110fa <udp_input+0x66>
    if (broadcast != 0) {
 8011126:	9a02      	ldr	r2, [sp, #8]
 8011128:	6823      	ldr	r3, [r4, #0]
 801112a:	2a00      	cmp	r2, #0
 801112c:	d04b      	beq.n	80111c6 <udp_input+0x132>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801112e:	b143      	cbz	r3, 8011142 <udp_input+0xae>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011130:	f8da 2014 	ldr.w	r2, [sl, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011134:	1c51      	adds	r1, r2, #1
 8011136:	d004      	beq.n	8011142 <udp_input+0xae>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8011138:	405a      	eors	r2, r3
 801113a:	f8d9 1008 	ldr.w	r1, [r9, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801113e:	420a      	tst	r2, r1
 8011140:	d1db      	bne.n	80110fa <udp_input+0x66>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8011142:	7c22      	ldrb	r2, [r4, #16]
 8011144:	0752      	lsls	r2, r2, #29
 8011146:	d412      	bmi.n	801116e <udp_input+0xda>
        if (uncon_pcb == NULL) {
 8011148:	f1bb 0f00 	cmp.w	fp, #0
 801114c:	f000 80a8 	beq.w	80112a0 <udp_input+0x20c>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8011150:	9a02      	ldr	r2, [sp, #8]
 8011152:	b162      	cbz	r2, 801116e <udp_input+0xda>
 8011154:	f8da 2014 	ldr.w	r2, [sl, #20]
 8011158:	3201      	adds	r2, #1
 801115a:	d108      	bne.n	801116e <udp_input+0xda>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801115c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8011160:	f8db 1000 	ldr.w	r1, [fp]
 8011164:	4291      	cmp	r1, r2
 8011166:	d002      	beq.n	801116e <udp_input+0xda>
 8011168:	429a      	cmp	r2, r3
 801116a:	bf08      	it	eq
 801116c:	46a3      	moveq	fp, r4
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801116e:	8aa3      	ldrh	r3, [r4, #20]
 8011170:	9a03      	ldr	r2, [sp, #12]
 8011172:	4293      	cmp	r3, r2
 8011174:	d1c1      	bne.n	80110fa <udp_input+0x66>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011176:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 8011178:	b11b      	cbz	r3, 8011182 <udp_input+0xee>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801117a:	f8da 2010 	ldr.w	r2, [sl, #16]
 801117e:	4293      	cmp	r3, r2
 8011180:	d1bb      	bne.n	80110fa <udp_input+0x66>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 8011182:	2e00      	cmp	r6, #0
 8011184:	f000 80aa 	beq.w	80112dc <udp_input+0x248>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
          pcb->next = udp_pcbs;
 8011188:	4959      	ldr	r1, [pc, #356]	; (80112f0 <udp_input+0x25c>)
          prev->next = pcb->next;
 801118a:	68e2      	ldr	r2, [r4, #12]
          pcb->next = udp_pcbs;
 801118c:	680b      	ldr	r3, [r1, #0]
          prev->next = pcb->next;
 801118e:	60f2      	str	r2, [r6, #12]
          udp_pcbs = pcb;
 8011190:	600c      	str	r4, [r1, #0]
          pcb->next = udp_pcbs;
 8011192:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8011194:	2108      	movs	r1, #8
 8011196:	4640      	mov	r0, r8
 8011198:	f7fb fd9e 	bl	800ccd8 <pbuf_remove_header>
 801119c:	2800      	cmp	r0, #0
 801119e:	f040 8086 	bne.w	80112ae <udp_input+0x21a>
      pbuf_free(p);
      goto end;
    }

    if (pcb != NULL) {
      MIB2_STATS_INC(mib2.udpindatagrams);
 80111a2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80111a6:	69a5      	ldr	r5, [r4, #24]
      MIB2_STATS_INC(mib2.udpindatagrams);
 80111a8:	3301      	adds	r3, #1
 80111aa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
      if (pcb->recv != NULL) {
 80111ae:	2d00      	cmp	r5, #0
 80111b0:	d074      	beq.n	801129c <udp_input+0x208>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80111b2:	9b03      	ldr	r3, [sp, #12]
 80111b4:	4642      	mov	r2, r8
 80111b6:	69e0      	ldr	r0, [r4, #28]
 80111b8:	4621      	mov	r1, r4
 80111ba:	9300      	str	r3, [sp, #0]
 80111bc:	4b4d      	ldr	r3, [pc, #308]	; (80112f4 <udp_input+0x260>)
 80111be:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80111c0:	b005      	add	sp, #20
 80111c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d0bb      	beq.n	8011142 <udp_input+0xae>
 80111ca:	f8da 2014 	ldr.w	r2, [sl, #20]
 80111ce:	4293      	cmp	r3, r2
 80111d0:	d0b7      	beq.n	8011142 <udp_input+0xae>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80111d2:	68e3      	ldr	r3, [r4, #12]
 80111d4:	4626      	mov	r6, r4
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d193      	bne.n	8011102 <udp_input+0x6e>
  if (pcb != NULL) {
 80111da:	f1bb 0f00 	cmp.w	fp, #0
 80111de:	f040 8083 	bne.w	80112e8 <udp_input+0x254>
  if (for_us) {
 80111e2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80111e6:	f8da 3014 	ldr.w	r3, [sl, #20]
 80111ea:	429a      	cmp	r2, r3
 80111ec:	d156      	bne.n	801129c <udp_input+0x208>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80111ee:	2108      	movs	r1, #8
 80111f0:	4640      	mov	r0, r8
 80111f2:	f7fb fd71 	bl	800ccd8 <pbuf_remove_header>
 80111f6:	2800      	cmp	r0, #0
 80111f8:	d159      	bne.n	80112ae <udp_input+0x21a>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80111fa:	9b02      	ldr	r3, [sp, #8]
 80111fc:	b983      	cbnz	r3, 8011220 <udp_input+0x18c>
 80111fe:	f8da 3014 	ldr.w	r3, [sl, #20]
 8011202:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011206:	2be0      	cmp	r3, #224	; 0xe0
 8011208:	d00a      	beq.n	8011220 <udp_input+0x18c>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801120a:	f8ba 100c 	ldrh.w	r1, [sl, #12]
 801120e:	4640      	mov	r0, r8
 8011210:	3108      	adds	r1, #8
 8011212:	b209      	sxth	r1, r1
 8011214:	f7fb fd94 	bl	800cd40 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8011218:	2103      	movs	r1, #3
 801121a:	4640      	mov	r0, r8
 801121c:	f001 f8f0 	bl	8012400 <icmp_dest_unreach>
      UDP_STATS_INC(udp.proterr);
 8011220:	f8b7 1088 	ldrh.w	r1, [r7, #136]	; 0x88
      pbuf_free(p);
 8011224:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 8011226:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
      MIB2_STATS_INC(mib2.udpnoports);
 801122a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      UDP_STATS_INC(udp.proterr);
 801122e:	3101      	adds	r1, #1
      UDP_STATS_INC(udp.drop);
 8011230:	3201      	adds	r2, #1
      MIB2_STATS_INC(mib2.udpnoports);
 8011232:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.proterr);
 8011234:	f8a7 1088 	strh.w	r1, [r7, #136]	; 0x88
      UDP_STATS_INC(udp.drop);
 8011238:	f8a7 207e 	strh.w	r2, [r7, #126]	; 0x7e
      MIB2_STATS_INC(mib2.udpnoports);
 801123c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8011240:	e00f      	b.n	8011262 <udp_input+0x1ce>
    UDP_STATS_INC(udp.lenerr);
 8011242:	f8b7 1082 	ldrh.w	r1, [r7, #130]	; 0x82
    pbuf_free(p);
 8011246:	4640      	mov	r0, r8
    UDP_STATS_INC(udp.drop);
 8011248:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
    MIB2_STATS_INC(mib2.udpinerrors);
 801124c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
    UDP_STATS_INC(udp.lenerr);
 8011250:	3101      	adds	r1, #1
    UDP_STATS_INC(udp.drop);
 8011252:	3201      	adds	r2, #1
    MIB2_STATS_INC(mib2.udpinerrors);
 8011254:	3301      	adds	r3, #1
    UDP_STATS_INC(udp.lenerr);
 8011256:	f8a7 1082 	strh.w	r1, [r7, #130]	; 0x82
    UDP_STATS_INC(udp.drop);
 801125a:	f8a7 207e 	strh.w	r2, [r7, #126]	; 0x7e
    MIB2_STATS_INC(mib2.udpinerrors);
 801125e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
}
 8011262:	b005      	add	sp, #20
 8011264:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 8011268:	f7fb bd72 	b.w	800cd50 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801126c:	4b22      	ldr	r3, [pc, #136]	; (80112f8 <udp_input+0x264>)
 801126e:	2288      	movs	r2, #136	; 0x88
 8011270:	4922      	ldr	r1, [pc, #136]	; (80112fc <udp_input+0x268>)
 8011272:	4823      	ldr	r0, [pc, #140]	; (8011300 <udp_input+0x26c>)
 8011274:	f002 fd1a 	bl	8013cac <iprintf>
 8011278:	e74b      	b.n	8011112 <udp_input+0x7e>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801127a:	4b1f      	ldr	r3, [pc, #124]	; (80112f8 <udp_input+0x264>)
 801127c:	22cf      	movs	r2, #207	; 0xcf
 801127e:	4921      	ldr	r1, [pc, #132]	; (8011304 <udp_input+0x270>)
 8011280:	481f      	ldr	r0, [pc, #124]	; (8011300 <udp_input+0x26c>)
 8011282:	f002 fd13 	bl	8013cac <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8011286:	f1b9 0f00 	cmp.w	r9, #0
 801128a:	f47f af0f 	bne.w	80110ac <udp_input+0x18>
 801128e:	4b1a      	ldr	r3, [pc, #104]	; (80112f8 <udp_input+0x264>)
 8011290:	22d0      	movs	r2, #208	; 0xd0
 8011292:	491d      	ldr	r1, [pc, #116]	; (8011308 <udp_input+0x274>)
 8011294:	481a      	ldr	r0, [pc, #104]	; (8011300 <udp_input+0x26c>)
 8011296:	f002 fd09 	bl	8013cac <iprintf>
 801129a:	e707      	b.n	80110ac <udp_input+0x18>
        pbuf_free(p);
 801129c:	4640      	mov	r0, r8
 801129e:	e7e0      	b.n	8011262 <udp_input+0x1ce>
      if ((pcb->remote_port == src) &&
 80112a0:	8aa3      	ldrh	r3, [r4, #20]
 80112a2:	46a3      	mov	fp, r4
 80112a4:	9a03      	ldr	r2, [sp, #12]
 80112a6:	4293      	cmp	r3, r2
 80112a8:	f47f af27 	bne.w	80110fa <udp_input+0x66>
 80112ac:	e763      	b.n	8011176 <udp_input+0xe2>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80112ae:	4b12      	ldr	r3, [pc, #72]	; (80112f8 <udp_input+0x264>)
 80112b0:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80112b4:	4915      	ldr	r1, [pc, #84]	; (801130c <udp_input+0x278>)
 80112b6:	4812      	ldr	r0, [pc, #72]	; (8011300 <udp_input+0x26c>)
 80112b8:	f002 fcf8 	bl	8013cac <iprintf>
      UDP_STATS_INC(udp.drop);
 80112bc:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
      MIB2_STATS_INC(mib2.udpinerrors);
 80112c0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
      pbuf_free(p);
 80112c4:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 80112c6:	3201      	adds	r2, #1
      MIB2_STATS_INC(mib2.udpinerrors);
 80112c8:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.drop);
 80112ca:	f8a7 207e 	strh.w	r2, [r7, #126]	; 0x7e
      MIB2_STATS_INC(mib2.udpinerrors);
 80112ce:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
}
 80112d2:	b005      	add	sp, #20
 80112d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 80112d8:	f7fb bd3a 	b.w	800cd50 <pbuf_free>
          UDP_STATS_INC(udp.cachehit);
 80112dc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80112e0:	3301      	adds	r3, #1
 80112e2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80112e6:	e755      	b.n	8011194 <udp_input+0x100>
 80112e8:	465c      	mov	r4, fp
 80112ea:	e753      	b.n	8011194 <udp_input+0x100>
 80112ec:	2401bdf8 	.word	0x2401bdf8
 80112f0:	2401bfd4 	.word	0x2401bfd4
 80112f4:	24014ffc 	.word	0x24014ffc
 80112f8:	080163d0 	.word	0x080163d0
 80112fc:	08016434 	.word	0x08016434
 8011300:	08014afc 	.word	0x08014afc
 8011304:	08016400 	.word	0x08016400
 8011308:	08016418 	.word	0x08016418
 801130c:	0801645c 	.word	0x0801645c
 8011310:	24014fec 	.word	0x24014fec

08011314 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 8011314:	4b39      	ldr	r3, [pc, #228]	; (80113fc <udp_bind+0xe8>)
{
 8011316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801131a:	2900      	cmp	r1, #0
 801131c:	bf08      	it	eq
 801131e:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8011320:	2800      	cmp	r0, #0
 8011322:	d060      	beq.n	80113e6 <udp_bind+0xd2>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011324:	4f36      	ldr	r7, [pc, #216]	; (8011400 <udp_bind+0xec>)
 8011326:	683e      	ldr	r6, [r7, #0]
 8011328:	b1fe      	cbz	r6, 801136a <udp_bind+0x56>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801132a:	42b0      	cmp	r0, r6
 801132c:	d048      	beq.n	80113c0 <udp_bind+0xac>
 801132e:	4634      	mov	r4, r6
 8011330:	e001      	b.n	8011336 <udp_bind+0x22>
 8011332:	42a0      	cmp	r0, r4
 8011334:	d044      	beq.n	80113c0 <udp_bind+0xac>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011336:	68e4      	ldr	r4, [r4, #12]
 8011338:	2c00      	cmp	r4, #0
 801133a:	d1fa      	bne.n	8011332 <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801133c:	b1c2      	cbz	r2, 8011370 <udp_bind+0x5c>
 801133e:	680d      	ldr	r5, [r1, #0]
 8011340:	4633      	mov	r3, r6
 8011342:	e001      	b.n	8011348 <udp_bind+0x34>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011344:	68db      	ldr	r3, [r3, #12]
 8011346:	b373      	cbz	r3, 80113a6 <udp_bind+0x92>
      if (pcb != ipcb) {
 8011348:	4298      	cmp	r0, r3
 801134a:	d0fb      	beq.n	8011344 <udp_bind+0x30>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801134c:	8a59      	ldrh	r1, [r3, #18]
 801134e:	4291      	cmp	r1, r2
 8011350:	d1f8      	bne.n	8011344 <udp_bind+0x30>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8011352:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 8011354:	42a9      	cmp	r1, r5
 8011356:	bf18      	it	ne
 8011358:	2900      	cmpne	r1, #0
 801135a:	d001      	beq.n	8011360 <udp_bind+0x4c>
 801135c:	2d00      	cmp	r5, #0
 801135e:	d1f1      	bne.n	8011344 <udp_bind+0x30>
      return ERR_USE;
 8011360:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 8011364:	4618      	mov	r0, r3
 8011366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 801136a:	2a00      	cmp	r2, #0
 801136c:	d137      	bne.n	80113de <udp_bind+0xca>
  rebind = 0;
 801136e:	4634      	mov	r4, r6
 8011370:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8011410 <udp_bind+0xfc>
again:
 8011374:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8011378:	f64f 7eff 	movw	lr, #65535	; 0xffff
 801137c:	f8b8 2000 	ldrh.w	r2, [r8]
 8011380:	4572      	cmp	r2, lr
 8011382:	d029      	beq.n	80113d8 <udp_bind+0xc4>
 8011384:	3201      	adds	r2, #1
 8011386:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011388:	b156      	cbz	r6, 80113a0 <udp_bind+0x8c>
    if (pcb->local_port == udp_port) {
 801138a:	8a73      	ldrh	r3, [r6, #18]
 801138c:	4293      	cmp	r3, r2
 801138e:	d019      	beq.n	80113c4 <udp_bind+0xb0>
 8011390:	4633      	mov	r3, r6
 8011392:	e002      	b.n	801139a <udp_bind+0x86>
 8011394:	8a5d      	ldrh	r5, [r3, #18]
 8011396:	4295      	cmp	r5, r2
 8011398:	d014      	beq.n	80113c4 <udp_bind+0xb0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801139a:	68db      	ldr	r3, [r3, #12]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d1f9      	bne.n	8011394 <udp_bind+0x80>
 80113a0:	680d      	ldr	r5, [r1, #0]
 80113a2:	f8a8 2000 	strh.w	r2, [r8]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80113a6:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 80113a8:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 80113aa:	b92c      	cbnz	r4, 80113b8 <udp_bind+0xa4>
  return ERR_OK;
 80113ac:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 80113ae:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 80113b0:	6038      	str	r0, [r7, #0]
}
 80113b2:	4618      	mov	r0, r3
 80113b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_OK;
 80113b8:	2300      	movs	r3, #0
}
 80113ba:	4618      	mov	r0, r3
 80113bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 80113c0:	2401      	movs	r4, #1
 80113c2:	e7bb      	b.n	801133c <udp_bind+0x28>
 80113c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80113c8:	fa1f fc8c 	uxth.w	ip, ip
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80113cc:	f1bc 0f00 	cmp.w	ip, #0
 80113d0:	d1d6      	bne.n	8011380 <udp_bind+0x6c>
 80113d2:	f8a8 2000 	strh.w	r2, [r8]
 80113d6:	e7c3      	b.n	8011360 <udp_bind+0x4c>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80113d8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80113dc:	e7d4      	b.n	8011388 <udp_bind+0x74>
 80113de:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 80113e0:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80113e2:	6003      	str	r3, [r0, #0]
 80113e4:	e7e2      	b.n	80113ac <udp_bind+0x98>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80113e6:	4b07      	ldr	r3, [pc, #28]	; (8011404 <udp_bind+0xf0>)
 80113e8:	f240 32b7 	movw	r2, #951	; 0x3b7
 80113ec:	4906      	ldr	r1, [pc, #24]	; (8011408 <udp_bind+0xf4>)
 80113ee:	4807      	ldr	r0, [pc, #28]	; (801140c <udp_bind+0xf8>)
 80113f0:	f002 fc5c 	bl	8013cac <iprintf>
 80113f4:	f06f 030f 	mvn.w	r3, #15
 80113f8:	e7db      	b.n	80113b2 <udp_bind+0x9e>
 80113fa:	bf00      	nop
 80113fc:	08016914 	.word	0x08016914
 8011400:	2401bfd4 	.word	0x2401bfd4
 8011404:	080163d0 	.word	0x080163d0
 8011408:	080163b8 	.word	0x080163b8
 801140c:	08014afc 	.word	0x08014afc
 8011410:	2400013e 	.word	0x2400013e

08011414 <udp_sendto_if_src>:
{
 8011414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011418:	b085      	sub	sp, #20
 801141a:	e9dd a90e 	ldrd	sl, r9, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801141e:	2800      	cmp	r0, #0
 8011420:	f000 808b 	beq.w	801153a <udp_sendto_if_src+0x126>
 8011424:	460c      	mov	r4, r1
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8011426:	2900      	cmp	r1, #0
 8011428:	d07d      	beq.n	8011526 <udp_sendto_if_src+0x112>
 801142a:	4690      	mov	r8, r2
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801142c:	2a00      	cmp	r2, #0
 801142e:	f000 808e 	beq.w	801154e <udp_sendto_if_src+0x13a>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8011432:	f1b9 0f00 	cmp.w	r9, #0
 8011436:	f000 809e 	beq.w	8011576 <udp_sendto_if_src+0x162>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801143a:	f1ba 0f00 	cmp.w	sl, #0
 801143e:	f000 8090 	beq.w	8011562 <udp_sendto_if_src+0x14e>
  if (pcb->local_port == 0) {
 8011442:	8a42      	ldrh	r2, [r0, #18]
 8011444:	461f      	mov	r7, r3
 8011446:	4606      	mov	r6, r0
 8011448:	2a00      	cmp	r2, #0
 801144a:	d048      	beq.n	80114de <udp_sendto_if_src+0xca>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801144c:	8922      	ldrh	r2, [r4, #8]
 801144e:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8011452:	429a      	cmp	r2, r3
 8011454:	d864      	bhi.n	8011520 <udp_sendto_if_src+0x10c>
  if (pbuf_add_header(p, UDP_HLEN)) {
 8011456:	2108      	movs	r1, #8
 8011458:	4620      	mov	r0, r4
 801145a:	f7fb fc39 	bl	800ccd0 <pbuf_add_header>
 801145e:	2800      	cmp	r0, #0
 8011460:	d147      	bne.n	80114f2 <udp_sendto_if_src+0xde>
 8011462:	4625      	mov	r5, r4
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8011464:	896b      	ldrh	r3, [r5, #10]
 8011466:	2b07      	cmp	r3, #7
 8011468:	d952      	bls.n	8011510 <udp_sendto_if_src+0xfc>
  udphdr = (struct udp_hdr *)q->payload;
 801146a:	f8d5 b004 	ldr.w	fp, [r5, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801146e:	8a70      	ldrh	r0, [r6, #18]
 8011470:	f7fa fbce 	bl	800bc10 <lwip_htons>
 8011474:	f8ab 0000 	strh.w	r0, [fp]
  udphdr->dest = lwip_htons(dst_port);
 8011478:	4638      	mov	r0, r7
  MIB2_STATS_INC(mib2.udpoutdatagrams);
 801147a:	4f44      	ldr	r7, [pc, #272]	; (801158c <udp_sendto_if_src+0x178>)
  udphdr->dest = lwip_htons(dst_port);
 801147c:	f7fa fbc8 	bl	800bc10 <lwip_htons>
  udphdr->chksum = 0x0000;
 8011480:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 8011482:	f8ab 0002 	strh.w	r0, [fp, #2]
  udphdr->chksum = 0x0000;
 8011486:	f88b 3006 	strb.w	r3, [fp, #6]
 801148a:	f88b 3007 	strb.w	r3, [fp, #7]
    udphdr->len = lwip_htons(q->tot_len);
 801148e:	8928      	ldrh	r0, [r5, #8]
 8011490:	f7fa fbbe 	bl	800bc10 <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8011494:	f04f 0c11 	mov.w	ip, #17
    udphdr->len = lwip_htons(q->tot_len);
 8011498:	f8ab 0004 	strh.w	r0, [fp, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801149c:	4642      	mov	r2, r8
 801149e:	7af3      	ldrb	r3, [r6, #11]
 80114a0:	4649      	mov	r1, r9
 80114a2:	f8cd a008 	str.w	sl, [sp, #8]
 80114a6:	4628      	mov	r0, r5
 80114a8:	f8cd c004 	str.w	ip, [sp, #4]
 80114ac:	7ab6      	ldrb	r6, [r6, #10]
 80114ae:	9600      	str	r6, [sp, #0]
 80114b0:	f001 f978 	bl	80127a4 <ip4_output_if_src>
  MIB2_STATS_INC(mib2.udpoutdatagrams);
 80114b4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  if (q != p) {
 80114b8:	42a5      	cmp	r5, r4
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80114ba:	4683      	mov	fp, r0
  MIB2_STATS_INC(mib2.udpoutdatagrams);
 80114bc:	f103 0301 	add.w	r3, r3, #1
 80114c0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  if (q != p) {
 80114c4:	d002      	beq.n	80114cc <udp_sendto_if_src+0xb8>
    pbuf_free(q);
 80114c6:	4628      	mov	r0, r5
 80114c8:	f7fb fc42 	bl	800cd50 <pbuf_free>
  UDP_STATS_INC(udp.xmit);
 80114cc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80114d0:	3301      	adds	r3, #1
 80114d2:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
}
 80114d6:	4658      	mov	r0, fp
 80114d8:	b005      	add	sp, #20
 80114da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80114de:	4601      	mov	r1, r0
 80114e0:	f7ff ff18 	bl	8011314 <udp_bind>
    if (err != ERR_OK) {
 80114e4:	4683      	mov	fp, r0
 80114e6:	2800      	cmp	r0, #0
 80114e8:	d0b0      	beq.n	801144c <udp_sendto_if_src+0x38>
}
 80114ea:	4658      	mov	r0, fp
 80114ec:	b005      	add	sp, #20
 80114ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80114f2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80114f6:	2108      	movs	r1, #8
 80114f8:	2022      	movs	r0, #34	; 0x22
 80114fa:	f7fb fc9d 	bl	800ce38 <pbuf_alloc>
    if (q == NULL) {
 80114fe:	4605      	mov	r5, r0
 8011500:	b170      	cbz	r0, 8011520 <udp_sendto_if_src+0x10c>
    if (p->tot_len != 0) {
 8011502:	8923      	ldrh	r3, [r4, #8]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d0ad      	beq.n	8011464 <udp_sendto_if_src+0x50>
      pbuf_chain(q, p);
 8011508:	4621      	mov	r1, r4
 801150a:	f7fb fe03 	bl	800d114 <pbuf_chain>
 801150e:	e7a9      	b.n	8011464 <udp_sendto_if_src+0x50>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8011510:	4b1f      	ldr	r3, [pc, #124]	; (8011590 <udp_sendto_if_src+0x17c>)
 8011512:	f240 320e 	movw	r2, #782	; 0x30e
 8011516:	491f      	ldr	r1, [pc, #124]	; (8011594 <udp_sendto_if_src+0x180>)
 8011518:	481f      	ldr	r0, [pc, #124]	; (8011598 <udp_sendto_if_src+0x184>)
 801151a:	f002 fbc7 	bl	8013cac <iprintf>
 801151e:	e7a4      	b.n	801146a <udp_sendto_if_src+0x56>
    return ERR_MEM;
 8011520:	f04f 3bff 	mov.w	fp, #4294967295
 8011524:	e7d7      	b.n	80114d6 <udp_sendto_if_src+0xc2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8011526:	4b1a      	ldr	r3, [pc, #104]	; (8011590 <udp_sendto_if_src+0x17c>)
 8011528:	f240 22d2 	movw	r2, #722	; 0x2d2
 801152c:	491b      	ldr	r1, [pc, #108]	; (801159c <udp_sendto_if_src+0x188>)
 801152e:	f06f 0b0f 	mvn.w	fp, #15
 8011532:	4819      	ldr	r0, [pc, #100]	; (8011598 <udp_sendto_if_src+0x184>)
 8011534:	f002 fbba 	bl	8013cac <iprintf>
 8011538:	e7cd      	b.n	80114d6 <udp_sendto_if_src+0xc2>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801153a:	4b15      	ldr	r3, [pc, #84]	; (8011590 <udp_sendto_if_src+0x17c>)
 801153c:	f240 22d1 	movw	r2, #721	; 0x2d1
 8011540:	4917      	ldr	r1, [pc, #92]	; (80115a0 <udp_sendto_if_src+0x18c>)
 8011542:	f06f 0b0f 	mvn.w	fp, #15
 8011546:	4814      	ldr	r0, [pc, #80]	; (8011598 <udp_sendto_if_src+0x184>)
 8011548:	f002 fbb0 	bl	8013cac <iprintf>
 801154c:	e7c3      	b.n	80114d6 <udp_sendto_if_src+0xc2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801154e:	4b10      	ldr	r3, [pc, #64]	; (8011590 <udp_sendto_if_src+0x17c>)
 8011550:	f240 22d3 	movw	r2, #723	; 0x2d3
 8011554:	4913      	ldr	r1, [pc, #76]	; (80115a4 <udp_sendto_if_src+0x190>)
 8011556:	f06f 0b0f 	mvn.w	fp, #15
 801155a:	480f      	ldr	r0, [pc, #60]	; (8011598 <udp_sendto_if_src+0x184>)
 801155c:	f002 fba6 	bl	8013cac <iprintf>
 8011560:	e7b9      	b.n	80114d6 <udp_sendto_if_src+0xc2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8011562:	4b0b      	ldr	r3, [pc, #44]	; (8011590 <udp_sendto_if_src+0x17c>)
 8011564:	f240 22d5 	movw	r2, #725	; 0x2d5
 8011568:	490f      	ldr	r1, [pc, #60]	; (80115a8 <udp_sendto_if_src+0x194>)
 801156a:	f06f 0b0f 	mvn.w	fp, #15
 801156e:	480a      	ldr	r0, [pc, #40]	; (8011598 <udp_sendto_if_src+0x184>)
 8011570:	f002 fb9c 	bl	8013cac <iprintf>
 8011574:	e7af      	b.n	80114d6 <udp_sendto_if_src+0xc2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8011576:	4b06      	ldr	r3, [pc, #24]	; (8011590 <udp_sendto_if_src+0x17c>)
 8011578:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801157c:	490b      	ldr	r1, [pc, #44]	; (80115ac <udp_sendto_if_src+0x198>)
 801157e:	f06f 0b0f 	mvn.w	fp, #15
 8011582:	4805      	ldr	r0, [pc, #20]	; (8011598 <udp_sendto_if_src+0x184>)
 8011584:	f002 fb92 	bl	8013cac <iprintf>
 8011588:	e7a5      	b.n	80114d6 <udp_sendto_if_src+0xc2>
 801158a:	bf00      	nop
 801158c:	2401bdf8 	.word	0x2401bdf8
 8011590:	080163d0 	.word	0x080163d0
 8011594:	08016604 	.word	0x08016604
 8011598:	08014afc 	.word	0x08014afc
 801159c:	08016578 	.word	0x08016578
 80115a0:	08016558 	.word	0x08016558
 80115a4:	08016598 	.word	0x08016598
 80115a8:	080165e0 	.word	0x080165e0
 80115ac:	080165bc 	.word	0x080165bc

080115b0 <udp_sendto_if>:
{
 80115b0:	b570      	push	{r4, r5, r6, lr}
 80115b2:	b082      	sub	sp, #8
 80115b4:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80115b6:	b358      	cbz	r0, 8011610 <udp_sendto_if+0x60>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80115b8:	b301      	cbz	r1, 80115fc <udp_sendto_if+0x4c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80115ba:	b1aa      	cbz	r2, 80115e8 <udp_sendto_if+0x38>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80115bc:	b394      	cbz	r4, 8011624 <udp_sendto_if+0x74>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80115be:	6805      	ldr	r5, [r0, #0]
 80115c0:	b935      	cbnz	r5, 80115d0 <udp_sendto_if+0x20>
      src_ip = netif_ip_addr4(netif);
 80115c2:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80115c4:	e9cd 4500 	strd	r4, r5, [sp]
 80115c8:	f7ff ff24 	bl	8011414 <udp_sendto_if_src>
}
 80115cc:	b002      	add	sp, #8
 80115ce:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80115d0:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80115d4:	2ee0      	cmp	r6, #224	; 0xe0
 80115d6:	d0f4      	beq.n	80115c2 <udp_sendto_if+0x12>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80115d8:	6866      	ldr	r6, [r4, #4]
 80115da:	42b5      	cmp	r5, r6
 80115dc:	d101      	bne.n	80115e2 <udp_sendto_if+0x32>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80115de:	4605      	mov	r5, r0
 80115e0:	e7f0      	b.n	80115c4 <udp_sendto_if+0x14>
        return ERR_RTE;
 80115e2:	f06f 0003 	mvn.w	r0, #3
 80115e6:	e7f1      	b.n	80115cc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80115e8:	4b13      	ldr	r3, [pc, #76]	; (8011638 <udp_sendto_if+0x88>)
 80115ea:	f240 2282 	movw	r2, #642	; 0x282
 80115ee:	4913      	ldr	r1, [pc, #76]	; (801163c <udp_sendto_if+0x8c>)
 80115f0:	4813      	ldr	r0, [pc, #76]	; (8011640 <udp_sendto_if+0x90>)
 80115f2:	f002 fb5b 	bl	8013cac <iprintf>
 80115f6:	f06f 000f 	mvn.w	r0, #15
 80115fa:	e7e7      	b.n	80115cc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80115fc:	4b0e      	ldr	r3, [pc, #56]	; (8011638 <udp_sendto_if+0x88>)
 80115fe:	f240 2281 	movw	r2, #641	; 0x281
 8011602:	4910      	ldr	r1, [pc, #64]	; (8011644 <udp_sendto_if+0x94>)
 8011604:	480e      	ldr	r0, [pc, #56]	; (8011640 <udp_sendto_if+0x90>)
 8011606:	f002 fb51 	bl	8013cac <iprintf>
 801160a:	f06f 000f 	mvn.w	r0, #15
 801160e:	e7dd      	b.n	80115cc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8011610:	4b09      	ldr	r3, [pc, #36]	; (8011638 <udp_sendto_if+0x88>)
 8011612:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011616:	490c      	ldr	r1, [pc, #48]	; (8011648 <udp_sendto_if+0x98>)
 8011618:	4809      	ldr	r0, [pc, #36]	; (8011640 <udp_sendto_if+0x90>)
 801161a:	f002 fb47 	bl	8013cac <iprintf>
 801161e:	f06f 000f 	mvn.w	r0, #15
 8011622:	e7d3      	b.n	80115cc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8011624:	4b04      	ldr	r3, [pc, #16]	; (8011638 <udp_sendto_if+0x88>)
 8011626:	f240 2283 	movw	r2, #643	; 0x283
 801162a:	4908      	ldr	r1, [pc, #32]	; (801164c <udp_sendto_if+0x9c>)
 801162c:	4804      	ldr	r0, [pc, #16]	; (8011640 <udp_sendto_if+0x90>)
 801162e:	f002 fb3d 	bl	8013cac <iprintf>
 8011632:	f06f 000f 	mvn.w	r0, #15
 8011636:	e7c9      	b.n	80115cc <udp_sendto_if+0x1c>
 8011638:	080163d0 	.word	0x080163d0
 801163c:	08016518 	.word	0x08016518
 8011640:	08014afc 	.word	0x08014afc
 8011644:	080164fc 	.word	0x080164fc
 8011648:	080164e0 	.word	0x080164e0
 801164c:	08016538 	.word	0x08016538

08011650 <udp_sendto>:
{
 8011650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011652:	b083      	sub	sp, #12
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8011654:	b3a0      	cbz	r0, 80116c0 <udp_sendto+0x70>
 8011656:	460e      	mov	r6, r1
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8011658:	b341      	cbz	r1, 80116ac <udp_sendto+0x5c>
 801165a:	4615      	mov	r5, r2
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801165c:	b1e2      	cbz	r2, 8011698 <udp_sendto+0x48>
 801165e:	4604      	mov	r4, r0
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8011660:	7a00      	ldrb	r0, [r0, #8]
 8011662:	461f      	mov	r7, r3
 8011664:	b158      	cbz	r0, 801167e <udp_sendto+0x2e>
    netif = netif_get_by_index(pcb->netif_idx);
 8011666:	f7fb fa89 	bl	800cb7c <netif_get_by_index>
  if (netif == NULL) {
 801166a:	b160      	cbz	r0, 8011686 <udp_sendto+0x36>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801166c:	9000      	str	r0, [sp, #0]
 801166e:	463b      	mov	r3, r7
 8011670:	462a      	mov	r2, r5
 8011672:	4631      	mov	r1, r6
 8011674:	4620      	mov	r0, r4
 8011676:	f7ff ff9b 	bl	80115b0 <udp_sendto_if>
}
 801167a:	b003      	add	sp, #12
 801167c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 801167e:	4610      	mov	r0, r2
 8011680:	f000 fef4 	bl	801246c <ip4_route>
 8011684:	e7f1      	b.n	801166a <udp_sendto+0x1a>
    UDP_STATS_INC(udp.rterr);
 8011686:	4a13      	ldr	r2, [pc, #76]	; (80116d4 <udp_sendto+0x84>)
    return ERR_RTE;
 8011688:	f06f 0003 	mvn.w	r0, #3
    UDP_STATS_INC(udp.rterr);
 801168c:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 8011690:	3301      	adds	r3, #1
 8011692:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86
    return ERR_RTE;
 8011696:	e7f0      	b.n	801167a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8011698:	4b0f      	ldr	r3, [pc, #60]	; (80116d8 <udp_sendto+0x88>)
 801169a:	f240 221a 	movw	r2, #538	; 0x21a
 801169e:	490f      	ldr	r1, [pc, #60]	; (80116dc <udp_sendto+0x8c>)
 80116a0:	480f      	ldr	r0, [pc, #60]	; (80116e0 <udp_sendto+0x90>)
 80116a2:	f002 fb03 	bl	8013cac <iprintf>
 80116a6:	f06f 000f 	mvn.w	r0, #15
 80116aa:	e7e6      	b.n	801167a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80116ac:	4b0a      	ldr	r3, [pc, #40]	; (80116d8 <udp_sendto+0x88>)
 80116ae:	f240 2219 	movw	r2, #537	; 0x219
 80116b2:	490c      	ldr	r1, [pc, #48]	; (80116e4 <udp_sendto+0x94>)
 80116b4:	480a      	ldr	r0, [pc, #40]	; (80116e0 <udp_sendto+0x90>)
 80116b6:	f002 faf9 	bl	8013cac <iprintf>
 80116ba:	f06f 000f 	mvn.w	r0, #15
 80116be:	e7dc      	b.n	801167a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80116c0:	4b05      	ldr	r3, [pc, #20]	; (80116d8 <udp_sendto+0x88>)
 80116c2:	f44f 7206 	mov.w	r2, #536	; 0x218
 80116c6:	4908      	ldr	r1, [pc, #32]	; (80116e8 <udp_sendto+0x98>)
 80116c8:	4805      	ldr	r0, [pc, #20]	; (80116e0 <udp_sendto+0x90>)
 80116ca:	f002 faef 	bl	8013cac <iprintf>
 80116ce:	f06f 000f 	mvn.w	r0, #15
 80116d2:	e7d2      	b.n	801167a <udp_sendto+0x2a>
 80116d4:	2401bdf8 	.word	0x2401bdf8
 80116d8:	080163d0 	.word	0x080163d0
 80116dc:	080164c4 	.word	0x080164c4
 80116e0:	08014afc 	.word	0x08014afc
 80116e4:	080164a8 	.word	0x080164a8
 80116e8:	08016490 	.word	0x08016490

080116ec <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80116ec:	b1d8      	cbz	r0, 8011726 <udp_remove+0x3a>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80116ee:	4b11      	ldr	r3, [pc, #68]	; (8011734 <udp_remove+0x48>)
 80116f0:	681a      	ldr	r2, [r3, #0]
 80116f2:	4282      	cmp	r2, r0
 80116f4:	d00b      	beq.n	801170e <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80116f6:	b132      	cbz	r2, 8011706 <udp_remove+0x1a>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80116f8:	68d3      	ldr	r3, [r2, #12]
 80116fa:	b123      	cbz	r3, 8011706 <udp_remove+0x1a>
 80116fc:	4298      	cmp	r0, r3
 80116fe:	d00c      	beq.n	801171a <udp_remove+0x2e>
 8011700:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8011702:	2a00      	cmp	r2, #0
 8011704:	d1f8      	bne.n	80116f8 <udp_remove+0xc>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8011706:	4601      	mov	r1, r0
 8011708:	2000      	movs	r0, #0
 801170a:	f7fb b83f 	b.w	800c78c <memp_free>
    udp_pcbs = udp_pcbs->next;
 801170e:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 8011710:	4601      	mov	r1, r0
 8011712:	2000      	movs	r0, #0
    udp_pcbs = udp_pcbs->next;
 8011714:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 8011716:	f7fb b839 	b.w	800c78c <memp_free>
        pcb2->next = pcb->next;
 801171a:	68c3      	ldr	r3, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801171c:	4601      	mov	r1, r0
 801171e:	2000      	movs	r0, #0
        pcb2->next = pcb->next;
 8011720:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 8011722:	f7fb b833 	b.w	800c78c <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8011726:	4b04      	ldr	r3, [pc, #16]	; (8011738 <udp_remove+0x4c>)
 8011728:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801172c:	4903      	ldr	r1, [pc, #12]	; (801173c <udp_remove+0x50>)
 801172e:	4804      	ldr	r0, [pc, #16]	; (8011740 <udp_remove+0x54>)
 8011730:	f002 babc 	b.w	8013cac <iprintf>
 8011734:	2401bfd4 	.word	0x2401bfd4
 8011738:	080163d0 	.word	0x080163d0
 801173c:	08016478 	.word	0x08016478
 8011740:	08014afc 	.word	0x08014afc

08011744 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8011744:	b1a8      	cbz	r0, 8011772 <udp_netif_ip_addr_changed+0x2e>
 8011746:	6802      	ldr	r2, [r0, #0]
 8011748:	b199      	cbz	r1, 8011772 <udp_netif_ip_addr_changed+0x2e>
 801174a:	b192      	cbz	r2, 8011772 <udp_netif_ip_addr_changed+0x2e>
 801174c:	680b      	ldr	r3, [r1, #0]
 801174e:	b183      	cbz	r3, 8011772 <udp_netif_ip_addr_changed+0x2e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011750:	4b08      	ldr	r3, [pc, #32]	; (8011774 <udp_netif_ip_addr_changed+0x30>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	b16b      	cbz	r3, 8011772 <udp_netif_ip_addr_changed+0x2e>
{
 8011756:	b410      	push	{r4}
 8011758:	e000      	b.n	801175c <udp_netif_ip_addr_changed+0x18>
 801175a:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801175c:	681c      	ldr	r4, [r3, #0]
 801175e:	4294      	cmp	r4, r2
 8011760:	d101      	bne.n	8011766 <udp_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8011762:	680a      	ldr	r2, [r1, #0]
 8011764:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011766:	68db      	ldr	r3, [r3, #12]
 8011768:	2b00      	cmp	r3, #0
 801176a:	d1f6      	bne.n	801175a <udp_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 801176c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011770:	4770      	bx	lr
 8011772:	4770      	bx	lr
 8011774:	2401bfd4 	.word	0x2401bfd4

08011778 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8011778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801177c:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801177e:	f04f 0c0a 	mov.w	ip, #10
{
 8011782:	b085      	sub	sp, #20
 8011784:	468a      	mov	sl, r1
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8011786:	4698      	mov	r8, r3
 8011788:	4952      	ldr	r1, [pc, #328]	; (80118d4 <etharp_find_entry+0x15c>)
 801178a:	9303      	str	r3, [sp, #12]
 801178c:	4699      	mov	r9, r3
  s16_t empty = ARP_TABLE_SIZE;
 801178e:	4664      	mov	r4, ip
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8011790:	46e6      	mov	lr, ip
 8011792:	e9cd 2c01 	strd	r2, ip, [sp, #4]
 8011796:	e005      	b.n	80117a4 <etharp_find_entry+0x2c>
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8011798:	b947      	cbnz	r7, 80117ac <etharp_find_entry+0x34>
 801179a:	462c      	mov	r4, r5
 801179c:	3301      	adds	r3, #1
 801179e:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80117a0:	2b0a      	cmp	r3, #10
 80117a2:	d017      	beq.n	80117d4 <etharp_find_entry+0x5c>
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80117a4:	2c0a      	cmp	r4, #10
 80117a6:	b21d      	sxth	r5, r3
    u8_t state = arp_table[i].state;
 80117a8:	7d0f      	ldrb	r7, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80117aa:	d0f5      	beq.n	8011798 <etharp_find_entry+0x20>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
 80117ac:	2f00      	cmp	r7, #0
 80117ae:	d0f5      	beq.n	801179c <etharp_find_entry+0x24>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80117b0:	b120      	cbz	r0, 80117bc <etharp_find_entry+0x44>
 80117b2:	6802      	ldr	r2, [r0, #0]
 80117b4:	4693      	mov	fp, r2
 80117b6:	684a      	ldr	r2, [r1, #4]
 80117b8:	4593      	cmp	fp, r2
 80117ba:	d040      	beq.n	801183e <etharp_find_entry+0xc6>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80117bc:	2f01      	cmp	r7, #1
 80117be:	f8b1 b012 	ldrh.w	fp, [r1, #18]
 80117c2:	d034      	beq.n	801182e <etharp_find_entry+0xb6>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80117c4:	45c3      	cmp	fp, r8
 80117c6:	d3e9      	bcc.n	801179c <etharp_find_entry+0x24>
 80117c8:	3301      	adds	r3, #1
 80117ca:	46d8      	mov	r8, fp
 80117cc:	46ae      	mov	lr, r5
 80117ce:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80117d0:	2b0a      	cmp	r3, #10
 80117d2:	d1e7      	bne.n	80117a4 <etharp_find_entry+0x2c>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80117d4:	f1ba 0f01 	cmp.w	sl, #1
 80117d8:	9a01      	ldr	r2, [sp, #4]
 80117da:	d178      	bne.n	80118ce <etharp_find_entry+0x156>
 80117dc:	2c0a      	cmp	r4, #10
 80117de:	4617      	mov	r7, r2
 80117e0:	4680      	mov	r8, r0
 80117e2:	d033      	beq.n	801184c <etharp_find_entry+0xd4>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80117e4:	0065      	lsls	r5, r4, #1
 80117e6:	4a3b      	ldr	r2, [pc, #236]	; (80118d4 <etharp_find_entry+0x15c>)
 80117e8:	46a1      	mov	r9, r4
 80117ea:	192b      	adds	r3, r5, r4
 80117ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80117f0:	7d1b      	ldrb	r3, [r3, #20]
 80117f2:	b133      	cbz	r3, 8011802 <etharp_find_entry+0x8a>
 80117f4:	4b38      	ldr	r3, [pc, #224]	; (80118d8 <etharp_find_entry+0x160>)
 80117f6:	f240 1285 	movw	r2, #389	; 0x185
 80117fa:	4938      	ldr	r1, [pc, #224]	; (80118dc <etharp_find_entry+0x164>)
 80117fc:	4838      	ldr	r0, [pc, #224]	; (80118e0 <etharp_find_entry+0x168>)
 80117fe:	f002 fa55 	bl	8013cac <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8011802:	f1b8 0f00 	cmp.w	r8, #0
 8011806:	d007      	beq.n	8011818 <etharp_find_entry+0xa0>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8011808:	eb05 0309 	add.w	r3, r5, r9
 801180c:	4931      	ldr	r1, [pc, #196]	; (80118d4 <etharp_find_entry+0x15c>)
 801180e:	f8d8 2000 	ldr.w	r2, [r8]
 8011812:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8011816:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 8011818:	444d      	add	r5, r9
 801181a:	4a2e      	ldr	r2, [pc, #184]	; (80118d4 <etharp_find_entry+0x15c>)
 801181c:	2300      	movs	r3, #0
 801181e:	eb02 06c5 	add.w	r6, r2, r5, lsl #3
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8011822:	60b7      	str	r7, [r6, #8]
  arp_table[i].ctime = 0;
 8011824:	8273      	strh	r3, [r6, #18]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 8011826:	4620      	mov	r0, r4
 8011828:	b005      	add	sp, #20
 801182a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (arp_table[i].q != NULL) {
 801182e:	680f      	ldr	r7, [r1, #0]
 8011830:	2f00      	cmp	r7, #0
 8011832:	d037      	beq.n	80118a4 <etharp_find_entry+0x12c>
          if (arp_table[i].ctime >= age_queue) {
 8011834:	45cb      	cmp	fp, r9
 8011836:	d3b1      	bcc.n	801179c <etharp_find_entry+0x24>
 8011838:	46d9      	mov	r9, fp
 801183a:	46ac      	mov	ip, r5
 801183c:	e7ae      	b.n	801179c <etharp_find_entry+0x24>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801183e:	9e01      	ldr	r6, [sp, #4]
 8011840:	b116      	cbz	r6, 8011848 <etharp_find_entry+0xd0>
 8011842:	688a      	ldr	r2, [r1, #8]
 8011844:	42b2      	cmp	r2, r6
 8011846:	d1b9      	bne.n	80117bc <etharp_find_entry+0x44>
 8011848:	462c      	mov	r4, r5
 801184a:	e7ec      	b.n	8011826 <etharp_find_entry+0xae>
    if (old_stable < ARP_TABLE_SIZE) {
 801184c:	f1be 0f0a 	cmp.w	lr, #10
 8011850:	d02f      	beq.n	80118b2 <etharp_find_entry+0x13a>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8011852:	ea4f 054e 	mov.w	r5, lr, lsl #1
 8011856:	4a1f      	ldr	r2, [pc, #124]	; (80118d4 <etharp_find_entry+0x15c>)
 8011858:	46f1      	mov	r9, lr
 801185a:	eb05 030e 	add.w	r3, r5, lr
 801185e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011862:	b393      	cbz	r3, 80118ca <etharp_find_entry+0x152>
 8011864:	4b1c      	ldr	r3, [pc, #112]	; (80118d8 <etharp_find_entry+0x160>)
 8011866:	f240 126d 	movw	r2, #365	; 0x16d
 801186a:	491e      	ldr	r1, [pc, #120]	; (80118e4 <etharp_find_entry+0x16c>)
 801186c:	4674      	mov	r4, lr
 801186e:	481c      	ldr	r0, [pc, #112]	; (80118e0 <etharp_find_entry+0x168>)
 8011870:	f002 fa1c 	bl	8013cac <iprintf>
  if (arp_table[i].q != NULL) {
 8011874:	ea4f 0549 	mov.w	r5, r9, lsl #1
 8011878:	4b16      	ldr	r3, [pc, #88]	; (80118d4 <etharp_find_entry+0x15c>)
 801187a:	eb05 0a09 	add.w	sl, r5, r9
 801187e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8011882:	f853 000a 	ldr.w	r0, [r3, sl]
 8011886:	b128      	cbz	r0, 8011894 <etharp_find_entry+0x11c>
    free_etharp_q(arp_table[i].q);
 8011888:	f7fb fa62 	bl	800cd50 <pbuf_free>
    arp_table[i].q = NULL;
 801188c:	2300      	movs	r3, #0
 801188e:	4a11      	ldr	r2, [pc, #68]	; (80118d4 <etharp_find_entry+0x15c>)
 8011890:	f842 300a 	str.w	r3, [r2, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011894:	eb05 0309 	add.w	r3, r5, r9
 8011898:	490e      	ldr	r1, [pc, #56]	; (80118d4 <etharp_find_entry+0x15c>)
 801189a:	2200      	movs	r2, #0
 801189c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 80118a0:	751a      	strb	r2, [r3, #20]
 80118a2:	e7ae      	b.n	8011802 <etharp_find_entry+0x8a>
          if (arp_table[i].ctime >= age_pending) {
 80118a4:	9a03      	ldr	r2, [sp, #12]
 80118a6:	4593      	cmp	fp, r2
 80118a8:	f4ff af78 	bcc.w	801179c <etharp_find_entry+0x24>
 80118ac:	e9cd 5b02 	strd	r5, fp, [sp, #8]
 80118b0:	e774      	b.n	801179c <etharp_find_entry+0x24>
    } else if (old_pending < ARP_TABLE_SIZE) {
 80118b2:	9b02      	ldr	r3, [sp, #8]
 80118b4:	2b0a      	cmp	r3, #10
 80118b6:	d105      	bne.n	80118c4 <etharp_find_entry+0x14c>
    } else if (old_queue < ARP_TABLE_SIZE) {
 80118b8:	f1bc 0f0a 	cmp.w	ip, #10
 80118bc:	d007      	beq.n	80118ce <etharp_find_entry+0x156>
 80118be:	4664      	mov	r4, ip
 80118c0:	46e1      	mov	r9, ip
 80118c2:	e7d7      	b.n	8011874 <etharp_find_entry+0xfc>
 80118c4:	9c02      	ldr	r4, [sp, #8]
    } else if (old_pending < ARP_TABLE_SIZE) {
 80118c6:	46a1      	mov	r9, r4
 80118c8:	e7d4      	b.n	8011874 <etharp_find_entry+0xfc>
 80118ca:	4674      	mov	r4, lr
 80118cc:	e7e2      	b.n	8011894 <etharp_find_entry+0x11c>
    return (s16_t)ERR_MEM;
 80118ce:	f04f 34ff 	mov.w	r4, #4294967295
 80118d2:	e7a8      	b.n	8011826 <etharp_find_entry+0xae>
 80118d4:	24014074 	.word	0x24014074
 80118d8:	08016634 	.word	0x08016634
 80118dc:	08016684 	.word	0x08016684
 80118e0:	08014afc 	.word	0x08014afc
 80118e4:	0801666c 	.word	0x0801666c

080118e8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80118e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118ec:	b083      	sub	sp, #12
 80118ee:	4689      	mov	r9, r1
 80118f0:	4692      	mov	sl, r2
 80118f2:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80118f4:	4606      	mov	r6, r0
{
 80118f6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80118f8:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80118fc:	2800      	cmp	r0, #0
 80118fe:	d05a      	beq.n	80119b6 <etharp_raw+0xce>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8011900:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011904:	211c      	movs	r1, #28
 8011906:	200e      	movs	r0, #14
 8011908:	f7fb fa96 	bl	800ce38 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801190c:	4605      	mov	r5, r0
 801190e:	2800      	cmp	r0, #0
 8011910:	d059      	beq.n	80119c6 <etharp_raw+0xde>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8011912:	8943      	ldrh	r3, [r0, #10]
 8011914:	2b1b      	cmp	r3, #27
 8011916:	d946      	bls.n	80119a6 <etharp_raw+0xbe>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8011918:	686c      	ldr	r4, [r5, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801191a:	4658      	mov	r0, fp
 801191c:	f7fa f978 	bl	800bc10 <lwip_htons>
 8011920:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8011922:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 8011926:	2b06      	cmp	r3, #6
 8011928:	d006      	beq.n	8011938 <etharp_raw+0x50>
 801192a:	4b2a      	ldr	r3, [pc, #168]	; (80119d4 <etharp_raw+0xec>)
 801192c:	f240 426a 	movw	r2, #1130	; 0x46a
 8011930:	4929      	ldr	r1, [pc, #164]	; (80119d8 <etharp_raw+0xf0>)
 8011932:	482a      	ldr	r0, [pc, #168]	; (80119dc <etharp_raw+0xf4>)
 8011934:	f002 f9ba 	bl	8013cac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8011938:	f8d8 1000 	ldr.w	r1, [r8]
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801193c:	f04f 0e08 	mov.w	lr, #8
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
  hdr->protolen = sizeof(ip4_addr_t);
 8011940:	f04f 0c04 	mov.w	ip, #4
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011944:	4630      	mov	r0, r6
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8011946:	60a1      	str	r1, [r4, #8]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011948:	2600      	movs	r6, #0
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801194a:	f8b8 1004 	ldrh.w	r1, [r8, #4]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801194e:	f04f 0801 	mov.w	r8, #1
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011952:	4653      	mov	r3, sl
 8011954:	464a      	mov	r2, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8011956:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8011958:	6839      	ldr	r1, [r7, #0]
 801195a:	f8c4 1012 	str.w	r1, [r4, #18]
  hdr->hwlen = ETH_HWADDR_LEN;
 801195e:	2106      	movs	r1, #6
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8011960:	88bf      	ldrh	r7, [r7, #4]
 8011962:	82e7      	strh	r7, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8011964:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8011966:	683f      	ldr	r7, [r7, #0]
 8011968:	f8c4 700e 	str.w	r7, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801196c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801196e:	683f      	ldr	r7, [r7, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8011970:	f884 e002 	strb.w	lr, [r4, #2]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8011974:	61a7      	str	r7, [r4, #24]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011976:	f640 0706 	movw	r7, #2054	; 0x806
  hdr->hwlen = ETH_HWADDR_LEN;
 801197a:	7121      	strb	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801197c:	4629      	mov	r1, r5
  hdr->protolen = sizeof(ip4_addr_t);
 801197e:	f884 c005 	strb.w	ip, [r4, #5]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011982:	7026      	strb	r6, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8011984:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011986:	f884 8001 	strb.w	r8, [r4, #1]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801198a:	9700      	str	r7, [sp, #0]
 801198c:	f001 fcf0 	bl	8013370 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
 8011990:	4a13      	ldr	r2, [pc, #76]	; (80119e0 <etharp_raw+0xf8>)
  /* free ARP query packet */
  pbuf_free(p);
 8011992:	4628      	mov	r0, r5
  ETHARP_STATS_INC(etharp.xmit);
 8011994:	8b13      	ldrh	r3, [r2, #24]
 8011996:	4443      	add	r3, r8
 8011998:	8313      	strh	r3, [r2, #24]
  pbuf_free(p);
 801199a:	f7fb f9d9 	bl	800cd50 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 801199e:	4630      	mov	r0, r6
}
 80119a0:	b003      	add	sp, #12
 80119a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80119a6:	4b0b      	ldr	r3, [pc, #44]	; (80119d4 <etharp_raw+0xec>)
 80119a8:	f240 4263 	movw	r2, #1123	; 0x463
 80119ac:	490d      	ldr	r1, [pc, #52]	; (80119e4 <etharp_raw+0xfc>)
 80119ae:	480b      	ldr	r0, [pc, #44]	; (80119dc <etharp_raw+0xf4>)
 80119b0:	f002 f97c 	bl	8013cac <iprintf>
 80119b4:	e7b0      	b.n	8011918 <etharp_raw+0x30>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80119b6:	4b07      	ldr	r3, [pc, #28]	; (80119d4 <etharp_raw+0xec>)
 80119b8:	f240 4257 	movw	r2, #1111	; 0x457
 80119bc:	490a      	ldr	r1, [pc, #40]	; (80119e8 <etharp_raw+0x100>)
 80119be:	4807      	ldr	r0, [pc, #28]	; (80119dc <etharp_raw+0xf4>)
 80119c0:	f002 f974 	bl	8013cac <iprintf>
 80119c4:	e79c      	b.n	8011900 <etharp_raw+0x18>
    ETHARP_STATS_INC(etharp.memerr);
 80119c6:	4a06      	ldr	r2, [pc, #24]	; (80119e0 <etharp_raw+0xf8>)
    return ERR_MEM;
 80119c8:	f04f 30ff 	mov.w	r0, #4294967295
    ETHARP_STATS_INC(etharp.memerr);
 80119cc:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 80119ce:	3301      	adds	r3, #1
 80119d0:	8493      	strh	r3, [r2, #36]	; 0x24
    return ERR_MEM;
 80119d2:	e7e5      	b.n	80119a0 <etharp_raw+0xb8>
 80119d4:	08016634 	.word	0x08016634
 80119d8:	08016790 	.word	0x08016790
 80119dc:	08014afc 	.word	0x08014afc
 80119e0:	2401bdf8 	.word	0x2401bdf8
 80119e4:	0801675c 	.word	0x0801675c
 80119e8:	08014aec 	.word	0x08014aec

080119ec <etharp_output_to_arp_index>:
{
 80119ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80119f0:	0055      	lsls	r5, r2, #1
 80119f2:	4e2f      	ldr	r6, [pc, #188]	; (8011ab0 <etharp_output_to_arp_index+0xc4>)
{
 80119f4:	b084      	sub	sp, #16
 80119f6:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80119f8:	eb05 0802 	add.w	r8, r5, r2
{
 80119fc:	4607      	mov	r7, r0
 80119fe:	4689      	mov	r9, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8011a00:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 8011a04:	f898 3014 	ldrb.w	r3, [r8, #20]
 8011a08:	2b01      	cmp	r3, #1
 8011a0a:	d934      	bls.n	8011a76 <etharp_output_to_arp_index+0x8a>
 8011a0c:	eb04 0144 	add.w	r1, r4, r4, lsl #1
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8011a10:	2b02      	cmp	r3, #2
 8011a12:	f107 082a 	add.w	r8, r7, #42	; 0x2a
 8011a16:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 8011a1a:	f101 0a0c 	add.w	sl, r1, #12
 8011a1e:	44b2      	add	sl, r6
 8011a20:	d00b      	beq.n	8011a3a <etharp_output_to_arp_index+0x4e>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8011a22:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8011a26:	4653      	mov	r3, sl
 8011a28:	4642      	mov	r2, r8
 8011a2a:	4649      	mov	r1, r9
 8011a2c:	4638      	mov	r0, r7
 8011a2e:	9400      	str	r4, [sp, #0]
 8011a30:	f001 fc9e 	bl	8013370 <ethernet_output>
}
 8011a34:	b004      	add	sp, #16
 8011a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8011a3a:	442c      	add	r4, r5
 8011a3c:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
 8011a40:	8a63      	ldrh	r3, [r4, #18]
 8011a42:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8011a46:	d820      	bhi.n	8011a8a <etharp_output_to_arp_index+0x9e>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8011a48:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8011a4c:	d3e9      	bcc.n	8011a22 <etharp_output_to_arp_index+0x36>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011a4e:	3104      	adds	r1, #4
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011a50:	2201      	movs	r2, #1
 8011a52:	4b18      	ldr	r3, [pc, #96]	; (8011ab4 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011a54:	1d38      	adds	r0, r7, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011a56:	4431      	add	r1, r6
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011a58:	9203      	str	r2, [sp, #12]
 8011a5a:	9301      	str	r3, [sp, #4]
 8011a5c:	4652      	mov	r2, sl
 8011a5e:	9102      	str	r1, [sp, #8]
 8011a60:	4643      	mov	r3, r8
 8011a62:	9000      	str	r0, [sp, #0]
 8011a64:	4641      	mov	r1, r8
 8011a66:	4638      	mov	r0, r7
 8011a68:	f7ff ff3e 	bl	80118e8 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011a6c:	2800      	cmp	r0, #0
 8011a6e:	d1d8      	bne.n	8011a22 <etharp_output_to_arp_index+0x36>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011a70:	2303      	movs	r3, #3
 8011a72:	7523      	strb	r3, [r4, #20]
 8011a74:	e7d5      	b.n	8011a22 <etharp_output_to_arp_index+0x36>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8011a76:	4b10      	ldr	r3, [pc, #64]	; (8011ab8 <etharp_output_to_arp_index+0xcc>)
 8011a78:	f240 22ef 	movw	r2, #751	; 0x2ef
 8011a7c:	490f      	ldr	r1, [pc, #60]	; (8011abc <etharp_output_to_arp_index+0xd0>)
 8011a7e:	4810      	ldr	r0, [pc, #64]	; (8011ac0 <etharp_output_to_arp_index+0xd4>)
 8011a80:	f002 f914 	bl	8013cac <iprintf>
 8011a84:	f898 3014 	ldrb.w	r3, [r8, #20]
 8011a88:	e7c0      	b.n	8011a0c <etharp_output_to_arp_index+0x20>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011a8a:	3104      	adds	r1, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011a8c:	2001      	movs	r0, #1
 8011a8e:	4b09      	ldr	r3, [pc, #36]	; (8011ab4 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011a90:	1d3a      	adds	r2, r7, #4
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011a92:	440e      	add	r6, r1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011a94:	9003      	str	r0, [sp, #12]
 8011a96:	9301      	str	r3, [sp, #4]
 8011a98:	4641      	mov	r1, r8
 8011a9a:	9200      	str	r2, [sp, #0]
 8011a9c:	4643      	mov	r3, r8
 8011a9e:	9602      	str	r6, [sp, #8]
 8011aa0:	4638      	mov	r0, r7
 8011aa2:	4a08      	ldr	r2, [pc, #32]	; (8011ac4 <etharp_output_to_arp_index+0xd8>)
 8011aa4:	f7ff ff20 	bl	80118e8 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011aa8:	2800      	cmp	r0, #0
 8011aaa:	d1ba      	bne.n	8011a22 <etharp_output_to_arp_index+0x36>
 8011aac:	e7e0      	b.n	8011a70 <etharp_output_to_arp_index+0x84>
 8011aae:	bf00      	nop
 8011ab0:	24014074 	.word	0x24014074
 8011ab4:	08016b30 	.word	0x08016b30
 8011ab8:	08016634 	.word	0x08016634
 8011abc:	08016700 	.word	0x08016700
 8011ac0:	08014afc 	.word	0x08014afc
 8011ac4:	08016abc 	.word	0x08016abc

08011ac8 <etharp_tmr>:
{
 8011ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011acc:	4c25      	ldr	r4, [pc, #148]	; (8011b64 <etharp_tmr+0x9c>)
 8011ace:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011ad0:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011ad2:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8011b6c <etharp_tmr+0xa4>
 8011ad6:	f104 05f0 	add.w	r5, r4, #240	; 0xf0
 8011ada:	4f23      	ldr	r7, [pc, #140]	; (8011b68 <etharp_tmr+0xa0>)
    u8_t state = arp_table[i].state;
 8011adc:	7d22      	ldrb	r2, [r4, #20]
    if (state != ETHARP_STATE_EMPTY
 8011ade:	b162      	cbz	r2, 8011afa <etharp_tmr+0x32>
      arp_table[i].ctime++;
 8011ae0:	8a63      	ldrh	r3, [r4, #18]
 8011ae2:	3301      	adds	r3, #1
 8011ae4:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8011ae6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 8011aea:	8263      	strh	r3, [r4, #18]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8011aec:	d20d      	bcs.n	8011b0a <etharp_tmr+0x42>
 8011aee:	2a01      	cmp	r2, #1
 8011af0:	d009      	beq.n	8011b06 <etharp_tmr+0x3e>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8011af2:	2a03      	cmp	r2, #3
 8011af4:	d013      	beq.n	8011b1e <etharp_tmr+0x56>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8011af6:	2a04      	cmp	r2, #4
 8011af8:	d018      	beq.n	8011b2c <etharp_tmr+0x64>
 8011afa:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011afc:	42ac      	cmp	r4, r5
 8011afe:	d1ed      	bne.n	8011adc <etharp_tmr+0x14>
}
 8011b00:	b004      	add	sp, #16
 8011b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8011b06:	2b04      	cmp	r3, #4
 8011b08:	d917      	bls.n	8011b3a <etharp_tmr+0x72>
  if (arp_table[i].q != NULL) {
 8011b0a:	6820      	ldr	r0, [r4, #0]
 8011b0c:	b110      	cbz	r0, 8011b14 <etharp_tmr+0x4c>
    free_etharp_q(arp_table[i].q);
 8011b0e:	f7fb f91f 	bl	800cd50 <pbuf_free>
    arp_table[i].q = NULL;
 8011b12:	6026      	str	r6, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011b14:	7526      	strb	r6, [r4, #20]
 8011b16:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011b18:	42ac      	cmp	r4, r5
 8011b1a:	d1df      	bne.n	8011adc <etharp_tmr+0x14>
 8011b1c:	e7f0      	b.n	8011b00 <etharp_tmr+0x38>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8011b1e:	2304      	movs	r3, #4
 8011b20:	3418      	adds	r4, #24
 8011b22:	f804 3c04 	strb.w	r3, [r4, #-4]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011b26:	42ac      	cmp	r4, r5
 8011b28:	d1d8      	bne.n	8011adc <etharp_tmr+0x14>
 8011b2a:	e7e9      	b.n	8011b00 <etharp_tmr+0x38>
        arp_table[i].state = ETHARP_STATE_STABLE;
 8011b2c:	2302      	movs	r3, #2
 8011b2e:	3418      	adds	r4, #24
 8011b30:	f804 3c04 	strb.w	r3, [r4, #-4]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011b34:	42ac      	cmp	r4, r5
 8011b36:	d1d1      	bne.n	8011adc <etharp_tmr+0x14>
 8011b38:	e7e2      	b.n	8011b00 <etharp_tmr+0x38>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8011b3a:	68a0      	ldr	r0, [r4, #8]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011b3c:	f104 0c04 	add.w	ip, r4, #4
 8011b40:	9203      	str	r2, [sp, #12]
 8011b42:	3418      	adds	r4, #24
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011b44:	1d02      	adds	r2, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011b46:	f100 032a 	add.w	r3, r0, #42	; 0x2a
 8011b4a:	f8cd 8004 	str.w	r8, [sp, #4]
 8011b4e:	9200      	str	r2, [sp, #0]
 8011b50:	4619      	mov	r1, r3
 8011b52:	463a      	mov	r2, r7
 8011b54:	f8cd c008 	str.w	ip, [sp, #8]
 8011b58:	f7ff fec6 	bl	80118e8 <etharp_raw>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011b5c:	42ac      	cmp	r4, r5
 8011b5e:	d1bd      	bne.n	8011adc <etharp_tmr+0x14>
 8011b60:	e7ce      	b.n	8011b00 <etharp_tmr+0x38>
 8011b62:	bf00      	nop
 8011b64:	24014074 	.word	0x24014074
 8011b68:	08016abc 	.word	0x08016abc
 8011b6c:	08016b30 	.word	0x08016b30

08011b70 <etharp_cleanup_netif>:
{
 8011b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b72:	4c0d      	ldr	r4, [pc, #52]	; (8011ba8 <etharp_cleanup_netif+0x38>)
 8011b74:	4606      	mov	r6, r0
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011b76:	2700      	movs	r7, #0
 8011b78:	f104 05f0 	add.w	r5, r4, #240	; 0xf0
 8011b7c:	e002      	b.n	8011b84 <etharp_cleanup_netif+0x14>
 8011b7e:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011b80:	42ac      	cmp	r4, r5
 8011b82:	d00f      	beq.n	8011ba4 <etharp_cleanup_netif+0x34>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8011b84:	7d23      	ldrb	r3, [r4, #20]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d0f9      	beq.n	8011b7e <etharp_cleanup_netif+0xe>
 8011b8a:	68a3      	ldr	r3, [r4, #8]
 8011b8c:	42b3      	cmp	r3, r6
 8011b8e:	d1f6      	bne.n	8011b7e <etharp_cleanup_netif+0xe>
  if (arp_table[i].q != NULL) {
 8011b90:	6823      	ldr	r3, [r4, #0]
    free_etharp_q(arp_table[i].q);
 8011b92:	4618      	mov	r0, r3
  if (arp_table[i].q != NULL) {
 8011b94:	b113      	cbz	r3, 8011b9c <etharp_cleanup_netif+0x2c>
    free_etharp_q(arp_table[i].q);
 8011b96:	f7fb f8db 	bl	800cd50 <pbuf_free>
    arp_table[i].q = NULL;
 8011b9a:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011b9c:	7527      	strb	r7, [r4, #20]
 8011b9e:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011ba0:	42ac      	cmp	r4, r5
 8011ba2:	d1ef      	bne.n	8011b84 <etharp_cleanup_netif+0x14>
}
 8011ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ba6:	bf00      	nop
 8011ba8:	24014074 	.word	0x24014074

08011bac <etharp_input>:
{
 8011bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb0:	b087      	sub	sp, #28
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8011bb2:	2900      	cmp	r1, #0
 8011bb4:	f000 8093 	beq.w	8011cde <etharp_input+0x132>
  hdr = (struct etharp_hdr *)p->payload;
 8011bb8:	6845      	ldr	r5, [r0, #4]
 8011bba:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8011bbc:	882b      	ldrh	r3, [r5, #0]
 8011bbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011bc2:	d102      	bne.n	8011bca <etharp_input+0x1e>
 8011bc4:	792b      	ldrb	r3, [r5, #4]
 8011bc6:	2b06      	cmp	r3, #6
 8011bc8:	d00c      	beq.n	8011be4 <etharp_input+0x38>
    ETHARP_STATS_INC(etharp.proterr);
 8011bca:	4b56      	ldr	r3, [pc, #344]	; (8011d24 <etharp_input+0x178>)
    pbuf_free(p);
 8011bcc:	4620      	mov	r0, r4
    ETHARP_STATS_INC(etharp.proterr);
 8011bce:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 8011bd0:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 8011bd2:	3101      	adds	r1, #1
    ETHARP_STATS_INC(etharp.drop);
 8011bd4:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 8011bd6:	8519      	strh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 8011bd8:	83da      	strh	r2, [r3, #30]
    pbuf_free(p);
 8011bda:	f7fb f8b9 	bl	800cd50 <pbuf_free>
}
 8011bde:	b007      	add	sp, #28
 8011be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011be4:	796b      	ldrb	r3, [r5, #5]
 8011be6:	2b04      	cmp	r3, #4
 8011be8:	d1ef      	bne.n	8011bca <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011bea:	886b      	ldrh	r3, [r5, #2]
 8011bec:	2b08      	cmp	r3, #8
 8011bee:	d1ec      	bne.n	8011bca <etharp_input+0x1e>
  ETHARP_STATS_INC(etharp.recv);
 8011bf0:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8011d24 <etharp_input+0x178>
 8011bf4:	460e      	mov	r6, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011bf6:	684f      	ldr	r7, [r1, #4]
 8011bf8:	f105 0908 	add.w	r9, r5, #8
  ETHARP_STATS_INC(etharp.recv);
 8011bfc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8011c00:	3301      	adds	r3, #1
 8011c02:	f8a8 301a 	strh.w	r3, [r8, #26]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8011c06:	f8d5 000e 	ldr.w	r0, [r5, #14]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8011c0a:	69ab      	ldr	r3, [r5, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8011c0c:	9005      	str	r0, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011c0e:	2f00      	cmp	r7, #0
 8011c10:	d06f      	beq.n	8011cf2 <etharp_input+0x146>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011c12:	429f      	cmp	r7, r3
 8011c14:	f000 8082 	beq.w	8011d1c <etharp_input+0x170>
    for_us = 0;
 8011c18:	2700      	movs	r7, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011c1a:	f04f 0a02 	mov.w	sl, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8011c1e:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 8011c22:	2b06      	cmp	r3, #6
 8011c24:	d007      	beq.n	8011c36 <etharp_input+0x8a>
 8011c26:	4b40      	ldr	r3, [pc, #256]	; (8011d28 <etharp_input+0x17c>)
 8011c28:	f240 12a9 	movw	r2, #425	; 0x1a9
 8011c2c:	493f      	ldr	r1, [pc, #252]	; (8011d2c <etharp_input+0x180>)
 8011c2e:	4840      	ldr	r0, [pc, #256]	; (8011d30 <etharp_input+0x184>)
 8011c30:	f002 f83c 	bl	8013cac <iprintf>
 8011c34:	9805      	ldr	r0, [sp, #20]
  if (ip4_addr_isany(ipaddr) ||
 8011c36:	2800      	cmp	r0, #0
 8011c38:	d041      	beq.n	8011cbe <etharp_input+0x112>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011c3a:	4631      	mov	r1, r6
 8011c3c:	f000 fe5e 	bl	80128fc <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 8011c40:	4683      	mov	fp, r0
 8011c42:	2800      	cmp	r0, #0
 8011c44:	d13b      	bne.n	8011cbe <etharp_input+0x112>
      ip4_addr_ismulticast(ipaddr)) {
 8011c46:	9b05      	ldr	r3, [sp, #20]
 8011c48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011c4c:	2be0      	cmp	r3, #224	; 0xe0
 8011c4e:	d036      	beq.n	8011cbe <etharp_input+0x112>
  i = etharp_find_entry(ipaddr, flags, netif);
 8011c50:	4651      	mov	r1, sl
 8011c52:	4632      	mov	r2, r6
 8011c54:	a805      	add	r0, sp, #20
 8011c56:	f7ff fd8f 	bl	8011778 <etharp_find_entry>
  if (i < 0) {
 8011c5a:	2800      	cmp	r0, #0
 8011c5c:	db2f      	blt.n	8011cbe <etharp_input+0x112>
    arp_table[i].state = ETHARP_STATE_STABLE;
 8011c5e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8011c62:	4934      	ldr	r1, [pc, #208]	; (8011d34 <etharp_input+0x188>)
 8011c64:	f04f 0e02 	mov.w	lr, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8011c68:	f04f 0a18 	mov.w	sl, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 8011c6c:	00d2      	lsls	r2, r2, #3
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8011c6e:	230c      	movs	r3, #12
 8011c70:	fb10 330a 	smlabb	r3, r0, sl, r3
    arp_table[i].state = ETHARP_STATE_STABLE;
 8011c74:	eb01 0c02 	add.w	ip, r1, r2
 8011c78:	f88c e014 	strb.w	lr, [ip, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8011c7c:	eb01 0e03 	add.w	lr, r1, r3
  arp_table[i].netif = netif;
 8011c80:	f8cc 6008 	str.w	r6, [ip, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8011c84:	f8d9 0000 	ldr.w	r0, [r9]
 8011c88:	50c8      	str	r0, [r1, r3]
 8011c8a:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 8011c8e:	f8ae 3004 	strh.w	r3, [lr, #4]
  if (arp_table[i].q != NULL) {
 8011c92:	f851 a002 	ldr.w	sl, [r1, r2]
  arp_table[i].ctime = 0;
 8011c96:	f8ac b012 	strh.w	fp, [ip, #18]
  if (arp_table[i].q != NULL) {
 8011c9a:	f1ba 0f00 	cmp.w	sl, #0
 8011c9e:	d00e      	beq.n	8011cbe <etharp_input+0x112>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8011ca0:	f44f 6000 	mov.w	r0, #2048	; 0x800
    arp_table[i].q = NULL;
 8011ca4:	f841 b002 	str.w	fp, [r1, r2]
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8011ca8:	464b      	mov	r3, r9
 8011caa:	f106 022a 	add.w	r2, r6, #42	; 0x2a
 8011cae:	9000      	str	r0, [sp, #0]
 8011cb0:	4651      	mov	r1, sl
 8011cb2:	4630      	mov	r0, r6
 8011cb4:	f001 fb5c 	bl	8013370 <ethernet_output>
    pbuf_free(p);
 8011cb8:	4650      	mov	r0, sl
 8011cba:	f7fb f849 	bl	800cd50 <pbuf_free>
  switch (hdr->opcode) {
 8011cbe:	88eb      	ldrh	r3, [r5, #6]
 8011cc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011cc4:	d018      	beq.n	8011cf8 <etharp_input+0x14c>
 8011cc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011cca:	d004      	beq.n	8011cd6 <etharp_input+0x12a>
      ETHARP_STATS_INC(etharp.err);
 8011ccc:	f8b8 302c 	ldrh.w	r3, [r8, #44]	; 0x2c
 8011cd0:	3301      	adds	r3, #1
 8011cd2:	f8a8 302c 	strh.w	r3, [r8, #44]	; 0x2c
  pbuf_free(p);
 8011cd6:	4620      	mov	r0, r4
 8011cd8:	f7fb f83a 	bl	800cd50 <pbuf_free>
 8011cdc:	e77f      	b.n	8011bde <etharp_input+0x32>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8011cde:	4b12      	ldr	r3, [pc, #72]	; (8011d28 <etharp_input+0x17c>)
 8011ce0:	f240 228a 	movw	r2, #650	; 0x28a
 8011ce4:	4914      	ldr	r1, [pc, #80]	; (8011d38 <etharp_input+0x18c>)
 8011ce6:	4812      	ldr	r0, [pc, #72]	; (8011d30 <etharp_input+0x184>)
 8011ce8:	f001 ffe0 	bl	8013cac <iprintf>
}
 8011cec:	b007      	add	sp, #28
 8011cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011cf2:	f04f 0a02 	mov.w	sl, #2
 8011cf6:	e792      	b.n	8011c1e <etharp_input+0x72>
      if (for_us) {
 8011cf8:	2f00      	cmp	r7, #0
 8011cfa:	d0ec      	beq.n	8011cd6 <etharp_input+0x12a>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8011cfc:	f106 032a 	add.w	r3, r6, #42	; 0x2a
        etharp_raw(netif,
 8011d00:	2002      	movs	r0, #2
 8011d02:	af05      	add	r7, sp, #20
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8011d04:	1d35      	adds	r5, r6, #4
        etharp_raw(netif,
 8011d06:	9003      	str	r0, [sp, #12]
 8011d08:	464a      	mov	r2, r9
 8011d0a:	f8cd 9004 	str.w	r9, [sp, #4]
 8011d0e:	4619      	mov	r1, r3
 8011d10:	4630      	mov	r0, r6
 8011d12:	9702      	str	r7, [sp, #8]
 8011d14:	9500      	str	r5, [sp, #0]
 8011d16:	f7ff fde7 	bl	80118e8 <etharp_raw>
 8011d1a:	e7dc      	b.n	8011cd6 <etharp_input+0x12a>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8011d1c:	2701      	movs	r7, #1
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011d1e:	46ba      	mov	sl, r7
 8011d20:	e77d      	b.n	8011c1e <etharp_input+0x72>
 8011d22:	bf00      	nop
 8011d24:	2401bdf8 	.word	0x2401bdf8
 8011d28:	08016634 	.word	0x08016634
 8011d2c:	080166d0 	.word	0x080166d0
 8011d30:	08014afc 	.word	0x08014afc
 8011d34:	24014074 	.word	0x24014074
 8011d38:	08014aec 	.word	0x08014aec

08011d3c <etharp_query>:
{
 8011d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d40:	460f      	mov	r7, r1
 8011d42:	b085      	sub	sp, #20
 8011d44:	4604      	mov	r4, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011d46:	4601      	mov	r1, r0
 8011d48:	6838      	ldr	r0, [r7, #0]
{
 8011d4a:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011d4c:	f000 fdd6 	bl	80128fc <ip4_addr_isbroadcast_u32>
 8011d50:	2800      	cmp	r0, #0
 8011d52:	f040 80a0 	bne.w	8011e96 <etharp_query+0x15a>
      ip4_addr_ismulticast(ipaddr) ||
 8011d56:	683b      	ldr	r3, [r7, #0]
 8011d58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 8011d5c:	2ae0      	cmp	r2, #224	; 0xe0
 8011d5e:	f000 809a 	beq.w	8011e96 <etharp_query+0x15a>
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	f000 8097 	beq.w	8011e96 <etharp_query+0x15a>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8011d68:	4622      	mov	r2, r4
 8011d6a:	2101      	movs	r1, #1
 8011d6c:	4638      	mov	r0, r7
 8011d6e:	f7ff fd03 	bl	8011778 <etharp_find_entry>
  if (i_err < 0) {
 8011d72:	1e05      	subs	r5, r0, #0
 8011d74:	db4c      	blt.n	8011e10 <etharp_query+0xd4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8011d76:	2d7e      	cmp	r5, #126	; 0x7e
 8011d78:	dc53      	bgt.n	8011e22 <etharp_query+0xe6>
  i = (netif_addr_idx_t)i_err;
 8011d7a:	b2ed      	uxtb	r5, r5
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8011d7c:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8011eec <etharp_query+0x1b0>
 8011d80:	ea4f 0945 	mov.w	r9, r5, lsl #1
 8011d84:	eb09 0205 	add.w	r2, r9, r5
 8011d88:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 8011d8c:	7d13      	ldrb	r3, [r2, #20]
 8011d8e:	b18b      	cbz	r3, 8011db4 <etharp_query+0x78>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8011d90:	f104 0a2a 	add.w	sl, r4, #42	; 0x2a
  if (is_new_entry || (q == NULL)) {
 8011d94:	2e00      	cmp	r6, #0
 8011d96:	f000 8085 	beq.w	8011ea4 <etharp_query+0x168>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011d9a:	eb09 0305 	add.w	r3, r9, r5
  err_t result = ERR_MEM;
 8011d9e:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011da2:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 8011da6:	7d1b      	ldrb	r3, [r3, #20]
 8011da8:	2b01      	cmp	r3, #1
 8011daa:	d820      	bhi.n	8011dee <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8011dac:	d041      	beq.n	8011e32 <etharp_query+0xf6>
}
 8011dae:	b005      	add	sp, #20
 8011db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 8011db4:	f04f 0c01 	mov.w	ip, #1
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8011db8:	f104 0a2a 	add.w	sl, r4, #42	; 0x2a
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011dbc:	4944      	ldr	r1, [pc, #272]	; (8011ed0 <etharp_query+0x194>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011dbe:	1d20      	adds	r0, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011dc0:	9702      	str	r7, [sp, #8]
 8011dc2:	4653      	mov	r3, sl
 8011dc4:	9101      	str	r1, [sp, #4]
 8011dc6:	4651      	mov	r1, sl
 8011dc8:	9000      	str	r0, [sp, #0]
 8011dca:	4620      	mov	r0, r4
 8011dcc:	f8cd c00c 	str.w	ip, [sp, #12]
    arp_table[i].netif = netif;
 8011dd0:	6094      	str	r4, [r2, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8011dd2:	f882 c014 	strb.w	ip, [r2, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011dd6:	4a3f      	ldr	r2, [pc, #252]	; (8011ed4 <etharp_query+0x198>)
 8011dd8:	f7ff fd86 	bl	80118e8 <etharp_raw>
    if (q == NULL) {
 8011ddc:	2e00      	cmp	r6, #0
 8011dde:	d0e6      	beq.n	8011dae <etharp_query+0x72>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011de0:	eb09 0305 	add.w	r3, r9, r5
 8011de4:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 8011de8:	7d1b      	ldrb	r3, [r3, #20]
 8011dea:	2b01      	cmp	r3, #1
 8011dec:	d9de      	bls.n	8011dac <etharp_query+0x70>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011dee:	2318      	movs	r3, #24
 8011df0:	4631      	mov	r1, r6
 8011df2:	f44f 6700 	mov.w	r7, #2048	; 0x800
    ETHARP_SET_ADDRHINT(netif, i);
 8011df6:	4e38      	ldr	r6, [pc, #224]	; (8011ed8 <etharp_query+0x19c>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011df8:	fb03 8305 	mla	r3, r3, r5, r8
 8011dfc:	4652      	mov	r2, sl
 8011dfe:	9700      	str	r7, [sp, #0]
 8011e00:	4620      	mov	r0, r4
 8011e02:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 8011e04:	7035      	strb	r5, [r6, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011e06:	f001 fab3 	bl	8013370 <ethernet_output>
}
 8011e0a:	b005      	add	sp, #20
 8011e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (q) {
 8011e10:	b11e      	cbz	r6, 8011e1a <etharp_query+0xde>
      ETHARP_STATS_INC(etharp.memerr);
 8011e12:	4a32      	ldr	r2, [pc, #200]	; (8011edc <etharp_query+0x1a0>)
 8011e14:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8011e16:	3301      	adds	r3, #1
 8011e18:	8493      	strh	r3, [r2, #36]	; 0x24
    return (err_t)i_err;
 8011e1a:	b268      	sxtb	r0, r5
}
 8011e1c:	b005      	add	sp, #20
 8011e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8011e22:	4b2f      	ldr	r3, [pc, #188]	; (8011ee0 <etharp_query+0x1a4>)
 8011e24:	f240 32c1 	movw	r2, #961	; 0x3c1
 8011e28:	492e      	ldr	r1, [pc, #184]	; (8011ee4 <etharp_query+0x1a8>)
 8011e2a:	482f      	ldr	r0, [pc, #188]	; (8011ee8 <etharp_query+0x1ac>)
 8011e2c:	f001 ff3e 	bl	8013cac <iprintf>
 8011e30:	e7a3      	b.n	8011d7a <etharp_query+0x3e>
 8011e32:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8011e34:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 8011ee0 <etharp_query+0x1a4>
 8011e38:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 8011ef0 <etharp_query+0x1b4>
 8011e3c:	e004      	b.n	8011e48 <etharp_query+0x10c>
      if (PBUF_NEEDS_COPY(p)) {
 8011e3e:	7b23      	ldrb	r3, [r4, #12]
 8011e40:	065a      	lsls	r2, r3, #25
 8011e42:	d412      	bmi.n	8011e6a <etharp_query+0x12e>
      p = p->next;
 8011e44:	6824      	ldr	r4, [r4, #0]
    while (p) {
 8011e46:	b34c      	cbz	r4, 8011e9c <etharp_query+0x160>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8011e48:	8962      	ldrh	r2, [r4, #10]
 8011e4a:	8923      	ldrh	r3, [r4, #8]
 8011e4c:	429a      	cmp	r2, r3
 8011e4e:	d1f6      	bne.n	8011e3e <etharp_query+0x102>
 8011e50:	6827      	ldr	r7, [r4, #0]
 8011e52:	465b      	mov	r3, fp
 8011e54:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8011e58:	4651      	mov	r1, sl
 8011e5a:	4823      	ldr	r0, [pc, #140]	; (8011ee8 <etharp_query+0x1ac>)
 8011e5c:	b117      	cbz	r7, 8011e64 <etharp_query+0x128>
 8011e5e:	f001 ff25 	bl	8013cac <iprintf>
 8011e62:	e7ec      	b.n	8011e3e <etharp_query+0x102>
      if (PBUF_NEEDS_COPY(p)) {
 8011e64:	7b23      	ldrb	r3, [r4, #12]
 8011e66:	065b      	lsls	r3, r3, #25
 8011e68:	d518      	bpl.n	8011e9c <etharp_query+0x160>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8011e6a:	4632      	mov	r2, r6
 8011e6c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8011e70:	200e      	movs	r0, #14
 8011e72:	f7fb faf5 	bl	800d460 <pbuf_clone>
    if (p != NULL) {
 8011e76:	4606      	mov	r6, r0
 8011e78:	b310      	cbz	r0, 8011ec0 <etharp_query+0x184>
      if (arp_table[i].q != NULL) {
 8011e7a:	eb09 0305 	add.w	r3, r9, r5
 8011e7e:	f858 0033 	ldr.w	r0, [r8, r3, lsl #3]
 8011e82:	b108      	cbz	r0, 8011e88 <etharp_query+0x14c>
        pbuf_free(arp_table[i].q);
 8011e84:	f7fa ff64 	bl	800cd50 <pbuf_free>
      arp_table[i].q = p;
 8011e88:	444d      	add	r5, r9
      result = ERR_OK;
 8011e8a:	2000      	movs	r0, #0
      arp_table[i].q = p;
 8011e8c:	f848 6035 	str.w	r6, [r8, r5, lsl #3]
}
 8011e90:	b005      	add	sp, #20
 8011e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return ERR_ARG;
 8011e96:	f06f 000f 	mvn.w	r0, #15
 8011e9a:	e788      	b.n	8011dae <etharp_query+0x72>
      pbuf_ref(p);
 8011e9c:	4630      	mov	r0, r6
 8011e9e:	f7fb f8d7 	bl	800d050 <pbuf_ref>
 8011ea2:	e7ea      	b.n	8011e7a <etharp_query+0x13e>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011ea4:	1d22      	adds	r2, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011ea6:	2101      	movs	r1, #1
 8011ea8:	4b09      	ldr	r3, [pc, #36]	; (8011ed0 <etharp_query+0x194>)
 8011eaa:	4620      	mov	r0, r4
 8011eac:	9200      	str	r2, [sp, #0]
 8011eae:	9301      	str	r3, [sp, #4]
 8011eb0:	4653      	mov	r3, sl
 8011eb2:	4a08      	ldr	r2, [pc, #32]	; (8011ed4 <etharp_query+0x198>)
 8011eb4:	e9cd 7102 	strd	r7, r1, [sp, #8]
 8011eb8:	4651      	mov	r1, sl
 8011eba:	f7ff fd15 	bl	80118e8 <etharp_raw>
 8011ebe:	e776      	b.n	8011dae <etharp_query+0x72>
      ETHARP_STATS_INC(etharp.memerr);
 8011ec0:	4a06      	ldr	r2, [pc, #24]	; (8011edc <etharp_query+0x1a0>)
      result = ERR_MEM;
 8011ec2:	f04f 30ff 	mov.w	r0, #4294967295
      ETHARP_STATS_INC(etharp.memerr);
 8011ec6:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8011ec8:	3301      	adds	r3, #1
 8011eca:	8493      	strh	r3, [r2, #36]	; 0x24
 8011ecc:	e76f      	b.n	8011dae <etharp_query+0x72>
 8011ece:	bf00      	nop
 8011ed0:	08016b30 	.word	0x08016b30
 8011ed4:	08016abc 	.word	0x08016abc
 8011ed8:	24014164 	.word	0x24014164
 8011edc:	2401bdf8 	.word	0x2401bdf8
 8011ee0:	08016634 	.word	0x08016634
 8011ee4:	08016730 	.word	0x08016730
 8011ee8:	08014afc 	.word	0x08014afc
 8011eec:	24014074 	.word	0x24014074
 8011ef0:	08016740 	.word	0x08016740

08011ef4 <etharp_output>:
{
 8011ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011ef6:	460f      	mov	r7, r1
 8011ef8:	b085      	sub	sp, #20
 8011efa:	4615      	mov	r5, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011efc:	4604      	mov	r4, r0
 8011efe:	2800      	cmp	r0, #0
 8011f00:	d07e      	beq.n	8012000 <etharp_output+0x10c>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011f02:	2f00      	cmp	r7, #0
 8011f04:	d06b      	beq.n	8011fde <etharp_output+0xea>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8011f06:	2d00      	cmp	r5, #0
 8011f08:	d072      	beq.n	8011ff0 <etharp_output+0xfc>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8011f0a:	4621      	mov	r1, r4
 8011f0c:	6828      	ldr	r0, [r5, #0]
 8011f0e:	f000 fcf5 	bl	80128fc <ip4_addr_isbroadcast_u32>
 8011f12:	2800      	cmp	r0, #0
 8011f14:	d161      	bne.n	8011fda <etharp_output+0xe6>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8011f16:	682b      	ldr	r3, [r5, #0]
 8011f18:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8011f1c:	2ae0      	cmp	r2, #224	; 0xe0
 8011f1e:	d038      	beq.n	8011f92 <etharp_output+0x9e>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011f20:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8011f24:	405a      	eors	r2, r3
 8011f26:	420a      	tst	r2, r1
 8011f28:	d009      	beq.n	8011f3e <etharp_output+0x4a>
        !ip4_addr_islinklocal(ipaddr)) {
 8011f2a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011f2c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8011f30:	4293      	cmp	r3, r2
 8011f32:	d004      	beq.n	8011f3e <etharp_output+0x4a>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8011f34:	68e3      	ldr	r3, [r4, #12]
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d07a      	beq.n	8012030 <etharp_output+0x13c>
            dst_addr = netif_ip4_gw(netif);
 8011f3a:	f104 050c 	add.w	r5, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011f3e:	f8df c118 	ldr.w	ip, [pc, #280]	; 8012058 <etharp_output+0x164>
 8011f42:	4b3d      	ldr	r3, [pc, #244]	; (8012038 <etharp_output+0x144>)
 8011f44:	f89c 2000 	ldrb.w	r2, [ip]
 8011f48:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8011f4c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8011f50:	7d19      	ldrb	r1, [r3, #20]
 8011f52:	2901      	cmp	r1, #1
 8011f54:	d902      	bls.n	8011f5c <etharp_output+0x68>
 8011f56:	6899      	ldr	r1, [r3, #8]
 8011f58:	42a1      	cmp	r1, r4
 8011f5a:	d05c      	beq.n	8012016 <etharp_output+0x122>
 8011f5c:	4a36      	ldr	r2, [pc, #216]	; (8012038 <etharp_output+0x144>)
{
 8011f5e:	2300      	movs	r3, #0
 8011f60:	e003      	b.n	8011f6a <etharp_output+0x76>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011f62:	2b0a      	cmp	r3, #10
 8011f64:	f102 0218 	add.w	r2, r2, #24
 8011f68:	d030      	beq.n	8011fcc <etharp_output+0xd8>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011f6a:	7d11      	ldrb	r1, [r2, #20]
 8011f6c:	b2de      	uxtb	r6, r3
 8011f6e:	3301      	adds	r3, #1
 8011f70:	2901      	cmp	r1, #1
 8011f72:	d9f6      	bls.n	8011f62 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 8011f74:	6891      	ldr	r1, [r2, #8]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011f76:	42a1      	cmp	r1, r4
 8011f78:	d1f3      	bne.n	8011f62 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 8011f7a:	6828      	ldr	r0, [r5, #0]
 8011f7c:	6851      	ldr	r1, [r2, #4]
 8011f7e:	4288      	cmp	r0, r1
 8011f80:	d1ef      	bne.n	8011f62 <etharp_output+0x6e>
        return etharp_output_to_arp_index(netif, q, i);
 8011f82:	4639      	mov	r1, r7
 8011f84:	4620      	mov	r0, r4
 8011f86:	4632      	mov	r2, r6
        ETHARP_SET_ADDRHINT(netif, i);
 8011f88:	f88c 6000 	strb.w	r6, [ip]
        return etharp_output_to_arp_index(netif, q, i);
 8011f8c:	f7ff fd2e 	bl	80119ec <etharp_output_to_arp_index>
 8011f90:	e01a      	b.n	8011fc8 <etharp_output+0xd4>
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011f92:	786b      	ldrb	r3, [r5, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8011f94:	2601      	movs	r6, #1
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8011f96:	205e      	movs	r0, #94	; 0x5e
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8011f98:	78a9      	ldrb	r1, [r5, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011f9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8011f9e:	78ea      	ldrb	r2, [r5, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8011fa0:	f8ad 6008 	strh.w	r6, [sp, #8]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011fa4:	f88d 300b 	strb.w	r3, [sp, #11]
    dest = &mcastaddr;
 8011fa8:	ab02      	add	r3, sp, #8
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8011faa:	f88d 000a 	strb.w	r0, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8011fae:	f88d 100c 	strb.w	r1, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8011fb2:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8011fb6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8011fba:	4639      	mov	r1, r7
 8011fbc:	f104 022a 	add.w	r2, r4, #42	; 0x2a
 8011fc0:	9000      	str	r0, [sp, #0]
 8011fc2:	4620      	mov	r0, r4
 8011fc4:	f001 f9d4 	bl	8013370 <ethernet_output>
}
 8011fc8:	b005      	add	sp, #20
 8011fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return etharp_query(netif, dst_addr, q);
 8011fcc:	463a      	mov	r2, r7
 8011fce:	4629      	mov	r1, r5
 8011fd0:	4620      	mov	r0, r4
 8011fd2:	f7ff feb3 	bl	8011d3c <etharp_query>
}
 8011fd6:	b005      	add	sp, #20
 8011fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 8011fda:	4b18      	ldr	r3, [pc, #96]	; (801203c <etharp_output+0x148>)
 8011fdc:	e7eb      	b.n	8011fb6 <etharp_output+0xc2>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011fde:	4b18      	ldr	r3, [pc, #96]	; (8012040 <etharp_output+0x14c>)
 8011fe0:	f240 321f 	movw	r2, #799	; 0x31f
 8011fe4:	4917      	ldr	r1, [pc, #92]	; (8012044 <etharp_output+0x150>)
 8011fe6:	4818      	ldr	r0, [pc, #96]	; (8012048 <etharp_output+0x154>)
 8011fe8:	f001 fe60 	bl	8013cac <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8011fec:	2d00      	cmp	r5, #0
 8011fee:	d18c      	bne.n	8011f0a <etharp_output+0x16>
 8011ff0:	4b13      	ldr	r3, [pc, #76]	; (8012040 <etharp_output+0x14c>)
 8011ff2:	f44f 7248 	mov.w	r2, #800	; 0x320
 8011ff6:	4915      	ldr	r1, [pc, #84]	; (801204c <etharp_output+0x158>)
 8011ff8:	4813      	ldr	r0, [pc, #76]	; (8012048 <etharp_output+0x154>)
 8011ffa:	f001 fe57 	bl	8013cac <iprintf>
 8011ffe:	e784      	b.n	8011f0a <etharp_output+0x16>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012000:	4b0f      	ldr	r3, [pc, #60]	; (8012040 <etharp_output+0x14c>)
 8012002:	f240 321e 	movw	r2, #798	; 0x31e
 8012006:	4912      	ldr	r1, [pc, #72]	; (8012050 <etharp_output+0x15c>)
 8012008:	480f      	ldr	r0, [pc, #60]	; (8012048 <etharp_output+0x154>)
 801200a:	f001 fe4f 	bl	8013cac <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801200e:	2f00      	cmp	r7, #0
 8012010:	f47f af79 	bne.w	8011f06 <etharp_output+0x12>
 8012014:	e7e3      	b.n	8011fde <etharp_output+0xea>
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012016:	685b      	ldr	r3, [r3, #4]
 8012018:	6829      	ldr	r1, [r5, #0]
 801201a:	4299      	cmp	r1, r3
 801201c:	d19e      	bne.n	8011f5c <etharp_output+0x68>
          ETHARP_STATS_INC(etharp.cachehit);
 801201e:	4d0d      	ldr	r5, [pc, #52]	; (8012054 <etharp_output+0x160>)
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012020:	4639      	mov	r1, r7
 8012022:	4620      	mov	r0, r4
          ETHARP_STATS_INC(etharp.cachehit);
 8012024:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
 8012026:	3301      	adds	r3, #1
 8012028:	85eb      	strh	r3, [r5, #46]	; 0x2e
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801202a:	f7ff fcdf 	bl	80119ec <etharp_output_to_arp_index>
 801202e:	e7cb      	b.n	8011fc8 <etharp_output+0xd4>
            return ERR_RTE;
 8012030:	f06f 0003 	mvn.w	r0, #3
 8012034:	e7c8      	b.n	8011fc8 <etharp_output+0xd4>
 8012036:	bf00      	nop
 8012038:	24014074 	.word	0x24014074
 801203c:	08016abc 	.word	0x08016abc
 8012040:	08016634 	.word	0x08016634
 8012044:	080166f4 	.word	0x080166f4
 8012048:	08014afc 	.word	0x08014afc
 801204c:	080166b0 	.word	0x080166b0
 8012050:	08014aec 	.word	0x08014aec
 8012054:	2401bdf8 	.word	0x2401bdf8
 8012058:	24014164 	.word	0x24014164

0801205c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801205c:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801205e:	f100 032a 	add.w	r3, r0, #42	; 0x2a
{
 8012062:	b530      	push	{r4, r5, lr}
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8012064:	3204      	adds	r2, #4
{
 8012066:	b085      	sub	sp, #20
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012068:	2501      	movs	r5, #1
 801206a:	4c05      	ldr	r4, [pc, #20]	; (8012080 <etharp_request+0x24>)
 801206c:	9102      	str	r1, [sp, #8]
 801206e:	4619      	mov	r1, r3
 8012070:	9200      	str	r2, [sp, #0]
 8012072:	4a04      	ldr	r2, [pc, #16]	; (8012084 <etharp_request+0x28>)
 8012074:	9503      	str	r5, [sp, #12]
 8012076:	9401      	str	r4, [sp, #4]
 8012078:	f7ff fc36 	bl	80118e8 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 801207c:	b005      	add	sp, #20
 801207e:	bd30      	pop	{r4, r5, pc}
 8012080:	08016b30 	.word	0x08016b30
 8012084:	08016abc 	.word	0x08016abc

08012088 <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 8012088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct icmp_echo_hdr *icmphdr;
  ip4_addr_t iphdr_src;
  struct netif *netif;

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);
 801208c:	4f33      	ldr	r7, [pc, #204]	; (801215c <icmp_send_response.isra.0+0xd4>)
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 801208e:	b086      	sub	sp, #24
 8012090:	4604      	mov	r4, r0
 8012092:	4689      	mov	r9, r1
  MIB2_STATS_INC(mib2.icmpoutmsgs);
 8012094:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 8012098:	4690      	mov	r8, r2

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801209a:	2124      	movs	r1, #36	; 0x24
 801209c:	f44f 7220 	mov.w	r2, #640	; 0x280
  MIB2_STATS_INC(mib2.icmpoutmsgs);
 80120a0:	3301      	adds	r3, #1
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80120a2:	2022      	movs	r0, #34	; 0x22
  MIB2_STATS_INC(mib2.icmpoutmsgs);
 80120a4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80120a8:	f7fa fec6 	bl	800ce38 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 80120ac:	2800      	cmp	r0, #0
 80120ae:	d04c      	beq.n	801214a <icmp_send_response.isra.0+0xc2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80120b0:	8943      	ldrh	r3, [r0, #10]
 80120b2:	4606      	mov	r6, r0
 80120b4:	2b23      	cmp	r3, #35	; 0x23
 80120b6:	d940      	bls.n	801213a <icmp_send_response.isra.0+0xb2>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80120b8:	6823      	ldr	r3, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 80120ba:	2500      	movs	r5, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80120bc:	6874      	ldr	r4, [r6, #4]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80120be:	f10d 0a18 	add.w	sl, sp, #24
  icmphdr->type = type;
 80120c2:	f884 9000 	strb.w	r9, [r4]
  icmphdr->code = code;
 80120c6:	f884 8001 	strb.w	r8, [r4, #1]
  icmphdr->id = 0;
 80120ca:	7125      	strb	r5, [r4, #4]
 80120cc:	7165      	strb	r5, [r4, #5]
  icmphdr->seqno = 0;
 80120ce:	71a5      	strb	r5, [r4, #6]
 80120d0:	71e5      	strb	r5, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80120d2:	f8d3 c000 	ldr.w	ip, [r3]
 80120d6:	6858      	ldr	r0, [r3, #4]
 80120d8:	689a      	ldr	r2, [r3, #8]
 80120da:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80120de:	f8c4 c008 	str.w	ip, [r4, #8]
 80120e2:	60e0      	str	r0, [r4, #12]
 80120e4:	6122      	str	r2, [r4, #16]
 80120e6:	f8c4 e014 	str.w	lr, [r4, #20]
 80120ea:	6958      	ldr	r0, [r3, #20]
 80120ec:	f8d3 c010 	ldr.w	ip, [r3, #16]
 80120f0:	699a      	ldr	r2, [r3, #24]
 80120f2:	61e0      	str	r0, [r4, #28]
 80120f4:	f8c4 c018 	str.w	ip, [r4, #24]
 80120f8:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 80120fa:	68db      	ldr	r3, [r3, #12]
 80120fc:	f84a 3d04 	str.w	r3, [sl, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8012100:	4650      	mov	r0, sl
 8012102:	f000 f9b3 	bl	801246c <ip4_route>
#endif
  if (netif != NULL) {
 8012106:	b190      	cbz	r0, 801212e <icmp_send_response.isra.0+0xa6>
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
 8012108:	f8b7 c060 	ldrh.w	ip, [r7, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801210c:	f04f 0e01 	mov.w	lr, #1
    icmphdr->chksum = 0;
 8012110:	70a5      	strb	r5, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8012112:	4652      	mov	r2, sl
    ICMP_STATS_INC(icmp.xmit);
 8012114:	44f4      	add	ip, lr
    icmphdr->chksum = 0;
 8012116:	70e5      	strb	r5, [r4, #3]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8012118:	4629      	mov	r1, r5
 801211a:	9002      	str	r0, [sp, #8]
 801211c:	9500      	str	r5, [sp, #0]
 801211e:	23ff      	movs	r3, #255	; 0xff
 8012120:	f8cd e004 	str.w	lr, [sp, #4]
 8012124:	4630      	mov	r0, r6
    ICMP_STATS_INC(icmp.xmit);
 8012126:	f8a7 c060 	strh.w	ip, [r7, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801212a:	f000 fbd5 	bl	80128d8 <ip4_output_if>
  }
  pbuf_free(q);
 801212e:	4630      	mov	r0, r6
 8012130:	f7fa fe0e 	bl	800cd50 <pbuf_free>
}
 8012134:	b006      	add	sp, #24
 8012136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801213a:	4b09      	ldr	r3, [pc, #36]	; (8012160 <icmp_send_response.isra.0+0xd8>)
 801213c:	f240 1269 	movw	r2, #361	; 0x169
 8012140:	4908      	ldr	r1, [pc, #32]	; (8012164 <icmp_send_response.isra.0+0xdc>)
 8012142:	4809      	ldr	r0, [pc, #36]	; (8012168 <icmp_send_response.isra.0+0xe0>)
 8012144:	f001 fdb2 	bl	8013cac <iprintf>
 8012148:	e7b6      	b.n	80120b8 <icmp_send_response.isra.0+0x30>
    MIB2_STATS_INC(mib2.icmpouterrors);
 801214a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 801214e:	3301      	adds	r3, #1
 8012150:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
}
 8012154:	b006      	add	sp, #24
 8012156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801215a:	bf00      	nop
 801215c:	2401bdf8 	.word	0x2401bdf8
 8012160:	08016840 	.word	0x08016840
 8012164:	08016878 	.word	0x08016878
 8012168:	08014afc 	.word	0x08014afc

0801216c <icmp_input>:
{
 801216c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ICMP_STATS_INC(icmp.recv);
 8012170:	4c9d      	ldr	r4, [pc, #628]	; (80123e8 <icmp_input+0x27c>)
{
 8012172:	b085      	sub	sp, #20
  iphdr_in = ip4_current_header();
 8012174:	4f9d      	ldr	r7, [pc, #628]	; (80123ec <icmp_input+0x280>)
{
 8012176:	4606      	mov	r6, r0
  ICMP_STATS_INC(icmp.recv);
 8012178:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
  MIB2_STATS_INC(mib2.icmpinmsgs);
 801217c:	f8d4 3174 	ldr.w	r3, [r4, #372]	; 0x174
  ICMP_STATS_INC(icmp.recv);
 8012180:	3201      	adds	r2, #1
  iphdr_in = ip4_current_header();
 8012182:	f8d7 9008 	ldr.w	r9, [r7, #8]
  MIB2_STATS_INC(mib2.icmpinmsgs);
 8012186:	3301      	adds	r3, #1
  ICMP_STATS_INC(icmp.recv);
 8012188:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62
  MIB2_STATS_INC(mib2.icmpinmsgs);
 801218c:	f8c4 3174 	str.w	r3, [r4, #372]	; 0x174
  hlen = IPH_HL_BYTES(iphdr_in);
 8012190:	f899 5000 	ldrb.w	r5, [r9]
 8012194:	f005 050f 	and.w	r5, r5, #15
 8012198:	00ad      	lsls	r5, r5, #2
  if (hlen < IP_HLEN) {
 801219a:	2d13      	cmp	r5, #19
 801219c:	d921      	bls.n	80121e2 <icmp_input+0x76>
  if (p->len < sizeof(u16_t) * 2) {
 801219e:	8943      	ldrh	r3, [r0, #10]
 80121a0:	2b03      	cmp	r3, #3
 80121a2:	d91e      	bls.n	80121e2 <icmp_input+0x76>
  type = *((u8_t *)p->payload);
 80121a4:	6843      	ldr	r3, [r0, #4]
 80121a6:	781b      	ldrb	r3, [r3, #0]
  switch (type) {
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d056      	beq.n	801225a <icmp_input+0xee>
 80121ac:	2b08      	cmp	r3, #8
 80121ae:	d128      	bne.n	8012202 <icmp_input+0x96>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80121b0:	6978      	ldr	r0, [r7, #20]
 80121b2:	4688      	mov	r8, r1
      MIB2_STATS_INC(mib2.icmpinechos);
 80121b4:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80121b8:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
      MIB2_STATS_INC(mib2.icmpinechos);
 80121bc:	3301      	adds	r3, #1
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80121be:	2ae0      	cmp	r2, #224	; 0xe0
      MIB2_STATS_INC(mib2.icmpinechos);
 80121c0:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
        src = netif_ip4_addr(inp);
 80121c4:	bf08      	it	eq
 80121c6:	f101 0a04 	addeq.w	sl, r1, #4
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80121ca:	6839      	ldr	r1, [r7, #0]
      src = ip4_current_dest_addr();
 80121cc:	bf18      	it	ne
 80121ce:	f107 0a14 	addne.w	sl, r7, #20
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80121d2:	f000 fb93 	bl	80128fc <ip4_addr_isbroadcast_u32>
 80121d6:	b108      	cbz	r0, 80121dc <icmp_input+0x70>
        src = netif_ip4_addr(inp);
 80121d8:	f108 0a04 	add.w	sl, r8, #4
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80121dc:	8933      	ldrh	r3, [r6, #8]
 80121de:	2b07      	cmp	r3, #7
 80121e0:	d846      	bhi.n	8012270 <icmp_input+0x104>
  pbuf_free(p);
 80121e2:	4630      	mov	r0, r6
 80121e4:	f7fa fdb4 	bl	800cd50 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
 80121e8:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
  MIB2_STATS_INC(mib2.icmpinerrors);
 80121ec:	f8d4 3178 	ldr.w	r3, [r4, #376]	; 0x178
  ICMP_STATS_INC(icmp.lenerr);
 80121f0:	3201      	adds	r2, #1
  MIB2_STATS_INC(mib2.icmpinerrors);
 80121f2:	3301      	adds	r3, #1
  ICMP_STATS_INC(icmp.lenerr);
 80121f4:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
  MIB2_STATS_INC(mib2.icmpinerrors);
 80121f8:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
}
 80121fc:	b005      	add	sp, #20
 80121fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (type == ICMP_DUR) {
 8012202:	2b03      	cmp	r3, #3
 8012204:	d054      	beq.n	80122b0 <icmp_input+0x144>
      } else if (type == ICMP_TE) {
 8012206:	2b0b      	cmp	r3, #11
 8012208:	d058      	beq.n	80122bc <icmp_input+0x150>
      } else if (type == ICMP_PP) {
 801220a:	2b0c      	cmp	r3, #12
 801220c:	d04a      	beq.n	80122a4 <icmp_input+0x138>
      } else if (type == ICMP_SQ) {
 801220e:	2b04      	cmp	r3, #4
 8012210:	f000 8096 	beq.w	8012340 <icmp_input+0x1d4>
      } else if (type == ICMP_RD) {
 8012214:	2b05      	cmp	r3, #5
 8012216:	f000 80ba 	beq.w	801238e <icmp_input+0x222>
      } else if (type == ICMP_TS) {
 801221a:	2b0d      	cmp	r3, #13
 801221c:	f000 80bd 	beq.w	801239a <icmp_input+0x22e>
      } else if (type == ICMP_TSR) {
 8012220:	2b0e      	cmp	r3, #14
 8012222:	f000 80d0 	beq.w	80123c6 <icmp_input+0x25a>
      } else if (type == ICMP_AM) {
 8012226:	2b11      	cmp	r3, #17
 8012228:	f000 80d3 	beq.w	80123d2 <icmp_input+0x266>
      } else if (type == ICMP_AMR) {
 801222c:	2b12      	cmp	r3, #18
 801222e:	d104      	bne.n	801223a <icmp_input+0xce>
        MIB2_STATS_INC(mib2.icmpinaddrmaskreps);
 8012230:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
 8012234:	3301      	adds	r3, #1
 8012236:	f8c4 31a4 	str.w	r3, [r4, #420]	; 0x1a4
      ICMP_STATS_INC(icmp.proterr);
 801223a:	f8b4 2070 	ldrh.w	r2, [r4, #112]	; 0x70
  pbuf_free(p);
 801223e:	4630      	mov	r0, r6
      ICMP_STATS_INC(icmp.drop);
 8012240:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
      ICMP_STATS_INC(icmp.proterr);
 8012244:	3201      	adds	r2, #1
      ICMP_STATS_INC(icmp.drop);
 8012246:	3301      	adds	r3, #1
      ICMP_STATS_INC(icmp.proterr);
 8012248:	f8a4 2070 	strh.w	r2, [r4, #112]	; 0x70
      ICMP_STATS_INC(icmp.drop);
 801224c:	f8a4 3066 	strh.w	r3, [r4, #102]	; 0x66
}
 8012250:	b005      	add	sp, #20
 8012252:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8012256:	f7fa bd7b 	b.w	800cd50 <pbuf_free>
      MIB2_STATS_INC(mib2.icmpinechoreps);
 801225a:	f8d4 3194 	ldr.w	r3, [r4, #404]	; 0x194
 801225e:	3301      	adds	r3, #1
 8012260:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
  pbuf_free(p);
 8012264:	4630      	mov	r0, r6
}
 8012266:	b005      	add	sp, #20
 8012268:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801226c:	f7fa bd70 	b.w	800cd50 <pbuf_free>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8012270:	f105 0b0e 	add.w	fp, r5, #14
 8012274:	4630      	mov	r0, r6
 8012276:	4659      	mov	r1, fp
 8012278:	f7fa fd2a 	bl	800ccd0 <pbuf_add_header>
 801227c:	b320      	cbz	r0, 80122c8 <icmp_input+0x15c>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801227e:	8933      	ldrh	r3, [r6, #8]
 8012280:	1959      	adds	r1, r3, r5
 8012282:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 8012284:	428b      	cmp	r3, r1
 8012286:	d961      	bls.n	801234c <icmp_input+0x1e0>
  pbuf_free(p);
 8012288:	4630      	mov	r0, r6
 801228a:	f7fa fd61 	bl	800cd50 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
 801228e:	f8b4 2074 	ldrh.w	r2, [r4, #116]	; 0x74
  MIB2_STATS_INC(mib2.icmpinerrors);
 8012292:	f8d4 3178 	ldr.w	r3, [r4, #376]	; 0x178
  ICMP_STATS_INC(icmp.err);
 8012296:	3201      	adds	r2, #1
  MIB2_STATS_INC(mib2.icmpinerrors);
 8012298:	3301      	adds	r3, #1
  ICMP_STATS_INC(icmp.err);
 801229a:	f8a4 2074 	strh.w	r2, [r4, #116]	; 0x74
  MIB2_STATS_INC(mib2.icmpinerrors);
 801229e:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
  return;
 80122a2:	e7ab      	b.n	80121fc <icmp_input+0x90>
        MIB2_STATS_INC(mib2.icmpinparmprobs);
 80122a4:	f8d4 3184 	ldr.w	r3, [r4, #388]	; 0x184
 80122a8:	3301      	adds	r3, #1
 80122aa:	f8c4 3184 	str.w	r3, [r4, #388]	; 0x184
 80122ae:	e7c4      	b.n	801223a <icmp_input+0xce>
        MIB2_STATS_INC(mib2.icmpindestunreachs);
 80122b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80122b4:	3301      	adds	r3, #1
 80122b6:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
 80122ba:	e7be      	b.n	801223a <icmp_input+0xce>
        MIB2_STATS_INC(mib2.icmpintimeexcds);
 80122bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80122c0:	3301      	adds	r3, #1
 80122c2:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
 80122c6:	e7b8      	b.n	801223a <icmp_input+0xce>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80122c8:	4659      	mov	r1, fp
 80122ca:	4630      	mov	r0, r6
 80122cc:	f7fa fd04 	bl	800ccd8 <pbuf_remove_header>
 80122d0:	2800      	cmp	r0, #0
 80122d2:	d168      	bne.n	80123a6 <icmp_input+0x23a>
      if (pbuf_add_header(p, hlen)) {
 80122d4:	4629      	mov	r1, r5
 80122d6:	4630      	mov	r0, r6
      iecho = (struct icmp_echo_hdr *)p->payload;
 80122d8:	f8d6 9004 	ldr.w	r9, [r6, #4]
      if (pbuf_add_header(p, hlen)) {
 80122dc:	f7fa fcf8 	bl	800ccd0 <pbuf_add_header>
 80122e0:	4605      	mov	r5, r0
 80122e2:	2800      	cmp	r0, #0
 80122e4:	d1be      	bne.n	8012264 <icmp_input+0xf8>
        ip4_addr_copy(iphdr->src, *src);
 80122e6:	f8da 3000 	ldr.w	r3, [sl]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80122ea:	20ff      	movs	r0, #255	; 0xff
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80122ec:	693a      	ldr	r2, [r7, #16]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80122ee:	f04f 0e01 	mov.w	lr, #1
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80122f2:	6877      	ldr	r7, [r6, #4]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80122f4:	4651      	mov	r1, sl
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80122f6:	613a      	str	r2, [r7, #16]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80122f8:	462a      	mov	r2, r5
        ip4_addr_copy(iphdr->src, *src);
 80122fa:	60fb      	str	r3, [r7, #12]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80122fc:	4603      	mov	r3, r0
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80122fe:	f889 5000 	strb.w	r5, [r9]
        iecho->chksum = 0;
 8012302:	f889 5002 	strb.w	r5, [r9, #2]
 8012306:	f889 5003 	strb.w	r5, [r9, #3]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801230a:	7238      	strb	r0, [r7, #8]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801230c:	4630      	mov	r0, r6
        ICMP_STATS_INC(icmp.xmit);
 801230e:	f8b4 9060 	ldrh.w	r9, [r4, #96]	; 0x60
        MIB2_STATS_INC(mib2.icmpoutmsgs);
 8012312:	f8d4 c1a8 	ldr.w	ip, [r4, #424]	; 0x1a8
        IPH_CHKSUM_SET(iphdr, 0);
 8012316:	72bd      	strb	r5, [r7, #10]
        ICMP_STATS_INC(icmp.xmit);
 8012318:	44f1      	add	r9, lr
        IPH_CHKSUM_SET(iphdr, 0);
 801231a:	72fd      	strb	r5, [r7, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
 801231c:	44f4      	add	ip, lr
        MIB2_STATS_INC(mib2.icmpoutechoreps);
 801231e:	f8d4 71bc 	ldr.w	r7, [r4, #444]	; 0x1bc
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8012322:	f8cd 8008 	str.w	r8, [sp, #8]
        MIB2_STATS_INC(mib2.icmpoutechoreps);
 8012326:	4477      	add	r7, lr
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8012328:	9500      	str	r5, [sp, #0]
 801232a:	f8cd e004 	str.w	lr, [sp, #4]
        ICMP_STATS_INC(icmp.xmit);
 801232e:	f8a4 9060 	strh.w	r9, [r4, #96]	; 0x60
        MIB2_STATS_INC(mib2.icmpoutmsgs);
 8012332:	f8c4 c1a8 	str.w	ip, [r4, #424]	; 0x1a8
        MIB2_STATS_INC(mib2.icmpoutechoreps);
 8012336:	f8c4 71bc 	str.w	r7, [r4, #444]	; 0x1bc
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801233a:	f000 facd 	bl	80128d8 <ip4_output_if>
 801233e:	e791      	b.n	8012264 <icmp_input+0xf8>
        MIB2_STATS_INC(mib2.icmpinsrcquenchs);
 8012340:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8012344:	3301      	adds	r3, #1
 8012346:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 801234a:	e776      	b.n	801223a <icmp_input+0xce>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801234c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012350:	200e      	movs	r0, #14
 8012352:	f7fa fd71 	bl	800ce38 <pbuf_alloc>
        if (r == NULL) {
 8012356:	4683      	mov	fp, r0
 8012358:	2800      	cmp	r0, #0
 801235a:	d095      	beq.n	8012288 <icmp_input+0x11c>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801235c:	8942      	ldrh	r2, [r0, #10]
 801235e:	f105 0308 	add.w	r3, r5, #8
 8012362:	429a      	cmp	r2, r3
 8012364:	d32c      	bcc.n	80123c0 <icmp_input+0x254>
        MEMCPY(r->payload, iphdr_in, hlen);
 8012366:	4649      	mov	r1, r9
 8012368:	462a      	mov	r2, r5
 801236a:	6840      	ldr	r0, [r0, #4]
 801236c:	f001 fbe3 	bl	8013b36 <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 8012370:	4629      	mov	r1, r5
 8012372:	4658      	mov	r0, fp
 8012374:	f7fa fcb0 	bl	800ccd8 <pbuf_remove_header>
 8012378:	b1e0      	cbz	r0, 80123b4 <icmp_input+0x248>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801237a:	4b1d      	ldr	r3, [pc, #116]	; (80123f0 <icmp_input+0x284>)
 801237c:	22b6      	movs	r2, #182	; 0xb6
 801237e:	491d      	ldr	r1, [pc, #116]	; (80123f4 <icmp_input+0x288>)
 8012380:	481d      	ldr	r0, [pc, #116]	; (80123f8 <icmp_input+0x28c>)
 8012382:	f001 fc93 	bl	8013cac <iprintf>
          pbuf_free(r);
 8012386:	4658      	mov	r0, fp
 8012388:	f7fa fce2 	bl	800cd50 <pbuf_free>
          goto icmperr;
 801238c:	e77c      	b.n	8012288 <icmp_input+0x11c>
        MIB2_STATS_INC(mib2.icmpinredirects);
 801238e:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 8012392:	3301      	adds	r3, #1
 8012394:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 8012398:	e74f      	b.n	801223a <icmp_input+0xce>
        MIB2_STATS_INC(mib2.icmpintimestamps);
 801239a:	f8d4 3198 	ldr.w	r3, [r4, #408]	; 0x198
 801239e:	3301      	adds	r3, #1
 80123a0:	f8c4 3198 	str.w	r3, [r4, #408]	; 0x198
 80123a4:	e749      	b.n	801223a <icmp_input+0xce>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80123a6:	4b12      	ldr	r3, [pc, #72]	; (80123f0 <icmp_input+0x284>)
 80123a8:	22c7      	movs	r2, #199	; 0xc7
 80123aa:	4914      	ldr	r1, [pc, #80]	; (80123fc <icmp_input+0x290>)
 80123ac:	4812      	ldr	r0, [pc, #72]	; (80123f8 <icmp_input+0x28c>)
 80123ae:	f001 fc7d 	bl	8013cac <iprintf>
          goto icmperr;
 80123b2:	e769      	b.n	8012288 <icmp_input+0x11c>
        if (pbuf_copy(r, p) != ERR_OK) {
 80123b4:	4631      	mov	r1, r6
 80123b6:	4658      	mov	r0, fp
 80123b8:	f7fa feb6 	bl	800d128 <pbuf_copy>
 80123bc:	b178      	cbz	r0, 80123de <icmp_input+0x272>
          pbuf_free(r);
 80123be:	4658      	mov	r0, fp
 80123c0:	f7fa fcc6 	bl	800cd50 <pbuf_free>
          goto icmperr;
 80123c4:	e760      	b.n	8012288 <icmp_input+0x11c>
        MIB2_STATS_INC(mib2.icmpintimestampreps);
 80123c6:	f8d4 319c 	ldr.w	r3, [r4, #412]	; 0x19c
 80123ca:	3301      	adds	r3, #1
 80123cc:	f8c4 319c 	str.w	r3, [r4, #412]	; 0x19c
 80123d0:	e733      	b.n	801223a <icmp_input+0xce>
        MIB2_STATS_INC(mib2.icmpinaddrmasks);
 80123d2:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
 80123d6:	3301      	adds	r3, #1
 80123d8:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
 80123dc:	e72d      	b.n	801223a <icmp_input+0xce>
        pbuf_free(p);
 80123de:	4630      	mov	r0, r6
 80123e0:	465e      	mov	r6, fp
 80123e2:	f7fa fcb5 	bl	800cd50 <pbuf_free>
 80123e6:	e775      	b.n	80122d4 <icmp_input+0x168>
 80123e8:	2401bdf8 	.word	0x2401bdf8
 80123ec:	24014fec 	.word	0x24014fec
 80123f0:	08016840 	.word	0x08016840
 80123f4:	080167d4 	.word	0x080167d4
 80123f8:	08014afc 	.word	0x08014afc
 80123fc:	0801680c 	.word	0x0801680c

08012400 <icmp_dest_unreach>:
{
 8012400:	b410      	push	{r4}
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
 8012402:	4c06      	ldr	r4, [pc, #24]	; (801241c <icmp_dest_unreach+0x1c>)
  icmp_send_response(p, ICMP_DUR, t);
 8012404:	460a      	mov	r2, r1
 8012406:	3004      	adds	r0, #4
 8012408:	2103      	movs	r1, #3
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
 801240a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 801240e:	3301      	adds	r3, #1
 8012410:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
}
 8012414:	f85d 4b04 	ldr.w	r4, [sp], #4
  icmp_send_response(p, ICMP_DUR, t);
 8012418:	f7ff be36 	b.w	8012088 <icmp_send_response.isra.0>
 801241c:	2401bdf8 	.word	0x2401bdf8

08012420 <icmp_time_exceeded>:
{
 8012420:	b410      	push	{r4}
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
 8012422:	4c06      	ldr	r4, [pc, #24]	; (801243c <icmp_time_exceeded+0x1c>)
  icmp_send_response(p, ICMP_TE, t);
 8012424:	460a      	mov	r2, r1
 8012426:	3004      	adds	r0, #4
 8012428:	210b      	movs	r1, #11
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
 801242a:	f8d4 31b4 	ldr.w	r3, [r4, #436]	; 0x1b4
 801242e:	3301      	adds	r3, #1
 8012430:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
}
 8012434:	f85d 4b04 	ldr.w	r4, [sp], #4
  icmp_send_response(p, ICMP_TE, t);
 8012438:	f7ff be26 	b.w	8012088 <icmp_send_response.isra.0>
 801243c:	2401bdf8 	.word	0x2401bdf8

08012440 <ip4_input_accept.part.0>:
}
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
 8012440:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012442:	6843      	ldr	r3, [r0, #4]
 8012444:	b16b      	cbz	r3, 8012462 <ip4_input_accept.part.0+0x22>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012446:	4a08      	ldr	r2, [pc, #32]	; (8012468 <ip4_input_accept.part.0+0x28>)
 8012448:	6952      	ldr	r2, [r2, #20]
 801244a:	4293      	cmp	r3, r2
 801244c:	d007      	beq.n	801245e <ip4_input_accept.part.0+0x1e>
 801244e:	4601      	mov	r1, r0
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8012450:	4610      	mov	r0, r2
 8012452:	f000 fa53 	bl	80128fc <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012456:	3000      	adds	r0, #0
 8012458:	bf18      	it	ne
 801245a:	2001      	movne	r0, #1
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
}
 801245c:	bd08      	pop	{r3, pc}
      return 1;
 801245e:	2001      	movs	r0, #1
}
 8012460:	bd08      	pop	{r3, pc}
  return 0;
 8012462:	4618      	mov	r0, r3
}
 8012464:	bd08      	pop	{r3, pc}
 8012466:	bf00      	nop
 8012468:	24014fec 	.word	0x24014fec

0801246c <ip4_route>:
  NETIF_FOREACH(netif) {
 801246c:	4b1b      	ldr	r3, [pc, #108]	; (80124dc <ip4_route+0x70>)
{
 801246e:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	b1ab      	cbz	r3, 80124a0 <ip4_route+0x34>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012474:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8012478:	07d4      	lsls	r4, r2, #31
 801247a:	d5f9      	bpl.n	8012470 <ip4_route+0x4>
 801247c:	0751      	lsls	r1, r2, #29
 801247e:	d5f7      	bpl.n	8012470 <ip4_route+0x4>
 8012480:	6859      	ldr	r1, [r3, #4]
 8012482:	2900      	cmp	r1, #0
 8012484:	d0f4      	beq.n	8012470 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8012486:	6804      	ldr	r4, [r0, #0]
 8012488:	689d      	ldr	r5, [r3, #8]
 801248a:	4061      	eors	r1, r4
 801248c:	4229      	tst	r1, r5
 801248e:	d004      	beq.n	801249a <ip4_route+0x2e>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8012490:	0792      	lsls	r2, r2, #30
 8012492:	d4ed      	bmi.n	8012470 <ip4_route+0x4>
 8012494:	68da      	ldr	r2, [r3, #12]
 8012496:	4294      	cmp	r4, r2
 8012498:	d1ea      	bne.n	8012470 <ip4_route+0x4>
}
 801249a:	4618      	mov	r0, r3
 801249c:	bc30      	pop	{r4, r5}
 801249e:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80124a0:	4b0f      	ldr	r3, [pc, #60]	; (80124e0 <ip4_route+0x74>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	b153      	cbz	r3, 80124bc <ip4_route+0x50>
 80124a6:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80124aa:	f002 0205 	and.w	r2, r2, #5
 80124ae:	2a05      	cmp	r2, #5
 80124b0:	d104      	bne.n	80124bc <ip4_route+0x50>
 80124b2:	685a      	ldr	r2, [r3, #4]
 80124b4:	b112      	cbz	r2, 80124bc <ip4_route+0x50>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80124b6:	7802      	ldrb	r2, [r0, #0]
 80124b8:	2a7f      	cmp	r2, #127	; 0x7f
 80124ba:	d1ee      	bne.n	801249a <ip4_route+0x2e>
    IP_STATS_INC(ip.rterr);
 80124bc:	4a09      	ldr	r2, [pc, #36]	; (80124e4 <ip4_route+0x78>)
    return NULL;
 80124be:	2300      	movs	r3, #0
    IP_STATS_INC(ip.rterr);
 80124c0:	f8b2 0056 	ldrh.w	r0, [r2, #86]	; 0x56
    MIB2_STATS_INC(mib2.ipoutnoroutes);
 80124c4:	f8d2 111c 	ldr.w	r1, [r2, #284]	; 0x11c
    IP_STATS_INC(ip.rterr);
 80124c8:	3001      	adds	r0, #1
    MIB2_STATS_INC(mib2.ipoutnoroutes);
 80124ca:	3101      	adds	r1, #1
    IP_STATS_INC(ip.rterr);
 80124cc:	f8a2 0056 	strh.w	r0, [r2, #86]	; 0x56
}
 80124d0:	4618      	mov	r0, r3
    MIB2_STATS_INC(mib2.ipoutnoroutes);
 80124d2:	f8c2 111c 	str.w	r1, [r2, #284]	; 0x11c
}
 80124d6:	bc30      	pop	{r4, r5}
 80124d8:	4770      	bx	lr
 80124da:	bf00      	nop
 80124dc:	2401bdec 	.word	0x2401bdec
 80124e0:	2401bdf0 	.word	0x2401bdf0
 80124e4:	2401bdf8 	.word	0x2401bdf8

080124e8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80124e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();

  IP_STATS_INC(ip.recv);
 80124ec:	4caa      	ldr	r4, [pc, #680]	; (8012798 <ip4_input+0x2b0>)
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80124ee:	f8d0 8004 	ldr.w	r8, [r0, #4]
  IP_STATS_INC(ip.recv);
 80124f2:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
  MIB2_STATS_INC(mib2.ipinreceives);
 80124f6:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
  IP_STATS_INC(ip.recv);
 80124fa:	3201      	adds	r2, #1
  MIB2_STATS_INC(mib2.ipinreceives);
 80124fc:	3301      	adds	r3, #1
  IP_STATS_INC(ip.recv);
 80124fe:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
  MIB2_STATS_INC(mib2.ipinreceives);
 8012502:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
  if (IPH_V(iphdr) != 4) {
 8012506:	f898 3000 	ldrb.w	r3, [r8]
 801250a:	091a      	lsrs	r2, r3, #4
 801250c:	2a04      	cmp	r2, #4
 801250e:	d013      	beq.n	8012538 <ip4_input+0x50>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8012510:	f7fa fc1e 	bl	800cd50 <pbuf_free>
    IP_STATS_INC(ip.err);
 8012514:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 8012518:	f8b4 204e 	ldrh.w	r2, [r4, #78]	; 0x4e
    MIB2_STATS_INC(mib2.ipinhdrerrors);
 801251c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    IP_STATS_INC(ip.err);
 8012520:	3101      	adds	r1, #1
    IP_STATS_INC(ip.drop);
 8012522:	3201      	adds	r2, #1
    MIB2_STATS_INC(mib2.ipinhdrerrors);
 8012524:	3301      	adds	r3, #1
    IP_STATS_INC(ip.err);
 8012526:	f8a4 105c 	strh.w	r1, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801252a:	f8a4 204e 	strh.w	r2, [r4, #78]	; 0x4e
    MIB2_STATS_INC(mib2.ipinhdrerrors);
 801252e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 8012532:	2000      	movs	r0, #0
 8012534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8012538:	f003 030f 	and.w	r3, r3, #15
 801253c:	4606      	mov	r6, r0
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801253e:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 8012542:	460f      	mov	r7, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8012544:	009d      	lsls	r5, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8012546:	f7f9 fb63 	bl	800bc10 <lwip_htons>
  if (iphdr_len < p->tot_len) {
 801254a:	8933      	ldrh	r3, [r6, #8]
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801254c:	4681      	mov	r9, r0
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801254e:	fa1f fa85 	uxth.w	sl, r5
  if (iphdr_len < p->tot_len) {
 8012552:	4283      	cmp	r3, r0
 8012554:	f200 80bc 	bhi.w	80126d0 <ip4_input+0x1e8>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8012558:	8973      	ldrh	r3, [r6, #10]
 801255a:	4553      	cmp	r3, sl
 801255c:	f0c0 80a3 	bcc.w	80126a6 <ip4_input+0x1be>
 8012560:	8933      	ldrh	r3, [r6, #8]
 8012562:	454b      	cmp	r3, r9
 8012564:	f0c0 809f 	bcc.w	80126a6 <ip4_input+0x1be>
 8012568:	f1ba 0f13 	cmp.w	sl, #19
 801256c:	f240 809b 	bls.w	80126a6 <ip4_input+0x1be>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8012570:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8012574:	f8df a228 	ldr.w	sl, [pc, #552]	; 80127a0 <ip4_input+0x2b8>
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012578:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 801257c:	f897 9031 	ldrb.w	r9, [r7, #49]	; 0x31
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8012580:	f8ca 3014 	str.w	r3, [sl, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012584:	29e0      	cmp	r1, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8012586:	f8d8 000c 	ldr.w	r0, [r8, #12]
 801258a:	f009 0201 	and.w	r2, r9, #1
 801258e:	f8ca 0010 	str.w	r0, [sl, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012592:	f000 80bd 	beq.w	8012710 <ip4_input+0x228>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012596:	2a00      	cmp	r2, #0
 8012598:	f040 809f 	bne.w	80126da <ip4_input+0x1f2>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801259c:	b2db      	uxtb	r3, r3
 801259e:	2b7f      	cmp	r3, #127	; 0x7f
 80125a0:	f000 80be 	beq.w	8012720 <ip4_input+0x238>
        NETIF_FOREACH(netif) {
 80125a4:	4b7d      	ldr	r3, [pc, #500]	; (801279c <ip4_input+0x2b4>)
 80125a6:	f8d3 9000 	ldr.w	r9, [r3]
 80125aa:	f1b9 0f00 	cmp.w	r9, #0
 80125ae:	d105      	bne.n	80125bc <ip4_input+0xd4>
 80125b0:	e0b6      	b.n	8012720 <ip4_input+0x238>
 80125b2:	f8d9 9000 	ldr.w	r9, [r9]
 80125b6:	f1b9 0f00 	cmp.w	r9, #0
 80125ba:	d00a      	beq.n	80125d2 <ip4_input+0xea>
          if (netif == inp) {
 80125bc:	454f      	cmp	r7, r9
 80125be:	d0f8      	beq.n	80125b2 <ip4_input+0xca>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80125c0:	f899 3031 	ldrb.w	r3, [r9, #49]	; 0x31
 80125c4:	07db      	lsls	r3, r3, #31
 80125c6:	d5f4      	bpl.n	80125b2 <ip4_input+0xca>
 80125c8:	4648      	mov	r0, r9
 80125ca:	f7ff ff39 	bl	8012440 <ip4_input_accept.part.0>
          if (ip4_input_accept(netif)) {
 80125ce:	2800      	cmp	r0, #0
 80125d0:	d0ef      	beq.n	80125b2 <ip4_input+0xca>
 80125d2:	f8da 0010 	ldr.w	r0, [sl, #16]
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80125d6:	4639      	mov	r1, r7
 80125d8:	f000 f990 	bl	80128fc <ip4_addr_isbroadcast_u32>
 80125dc:	2800      	cmp	r0, #0
 80125de:	f040 8084 	bne.w	80126ea <ip4_input+0x202>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80125e2:	f8da 3010 	ldr.w	r3, [sl, #16]
 80125e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80125ea:	2be0      	cmp	r3, #224	; 0xe0
 80125ec:	d07d      	beq.n	80126ea <ip4_input+0x202>
  if (netif == NULL) {
 80125ee:	f1b9 0f00 	cmp.w	r9, #0
 80125f2:	f000 80bd 	beq.w	8012770 <ip4_input+0x288>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80125f6:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 80125fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80125fe:	b13b      	cbz	r3, 8012610 <ip4_input+0x128>
    p = ip4_reass(p);
 8012600:	4630      	mov	r0, r6
 8012602:	f000 fad5 	bl	8012bb0 <ip4_reass>
    if (p == NULL) {
 8012606:	4606      	mov	r6, r0
 8012608:	2800      	cmp	r0, #0
 801260a:	d092      	beq.n	8012532 <ip4_input+0x4a>
    iphdr = (const struct ip_hdr *)p->payload;
 801260c:	f8d0 8004 	ldr.w	r8, [r0, #4]
  ip_data.current_netif = netif;
 8012610:	f8ca 9000 	str.w	r9, [sl]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8012614:	4629      	mov	r1, r5
  ip_data.current_input_netif = inp;
 8012616:	f8ca 7004 	str.w	r7, [sl, #4]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801261a:	4630      	mov	r0, r6
  ip_data.current_ip4_header = iphdr;
 801261c:	f8ca 8008 	str.w	r8, [sl, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8012620:	f898 3000 	ldrb.w	r3, [r8]
 8012624:	f003 030f 	and.w	r3, r3, #15
 8012628:	009b      	lsls	r3, r3, #2
 801262a:	f8aa 300c 	strh.w	r3, [sl, #12]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801262e:	f7fa fb53 	bl	800ccd8 <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 8012632:	f898 3009 	ldrb.w	r3, [r8, #9]
 8012636:	2b06      	cmp	r3, #6
 8012638:	f000 8090 	beq.w	801275c <ip4_input+0x274>
 801263c:	2b11      	cmp	r3, #17
 801263e:	f000 8083 	beq.w	8012748 <ip4_input+0x260>
 8012642:	2b01      	cmp	r3, #1
 8012644:	d076      	beq.n	8012734 <ip4_input+0x24c>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012646:	4649      	mov	r1, r9
 8012648:	f8da 0014 	ldr.w	r0, [sl, #20]
 801264c:	f000 f956 	bl	80128fc <ip4_addr_isbroadcast_u32>
 8012650:	b968      	cbnz	r0, 801266e <ip4_input+0x186>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012652:	f8da 3014 	ldr.w	r3, [sl, #20]
 8012656:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801265a:	2be0      	cmp	r3, #224	; 0xe0
 801265c:	d007      	beq.n	801266e <ip4_input+0x186>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801265e:	4629      	mov	r1, r5
 8012660:	4630      	mov	r0, r6
 8012662:	f7fa fb6d 	bl	800cd40 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8012666:	2102      	movs	r1, #2
 8012668:	4630      	mov	r0, r6
 801266a:	f7ff fec9 	bl	8012400 <icmp_dest_unreach>
          IP_STATS_INC(ip.proterr);
 801266e:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
        pbuf_free(p);
 8012672:	4630      	mov	r0, r6
          IP_STATS_INC(ip.drop);
 8012674:	f8b4 204e 	ldrh.w	r2, [r4, #78]	; 0x4e
          MIB2_STATS_INC(mib2.ipinunknownprotos);
 8012678:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
          IP_STATS_INC(ip.proterr);
 801267c:	3101      	adds	r1, #1
          IP_STATS_INC(ip.drop);
 801267e:	3201      	adds	r2, #1
          MIB2_STATS_INC(mib2.ipinunknownprotos);
 8012680:	3301      	adds	r3, #1
          IP_STATS_INC(ip.proterr);
 8012682:	f8a4 1058 	strh.w	r1, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 8012686:	f8a4 204e 	strh.w	r2, [r4, #78]	; 0x4e
          MIB2_STATS_INC(mib2.ipinunknownprotos);
 801268a:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
        pbuf_free(p);
 801268e:	f7fa fb5f 	bl	800cd50 <pbuf_free>
  ip_data.current_netif = NULL;
 8012692:	2300      	movs	r3, #0
  ip_data.current_input_netif = NULL;
 8012694:	e9ca 3300 	strd	r3, r3, [sl]
  ip_data.current_ip4_header = NULL;
 8012698:	f8ca 3008 	str.w	r3, [sl, #8]
  ip_data.current_ip_header_tot_len = 0;
 801269c:	f8aa 300c 	strh.w	r3, [sl, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 80126a0:	e9ca 3304 	strd	r3, r3, [sl, #16]
  return ERR_OK;
 80126a4:	e745      	b.n	8012532 <ip4_input+0x4a>
    pbuf_free(p);
 80126a6:	4630      	mov	r0, r6
 80126a8:	f7fa fb52 	bl	800cd50 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
 80126ac:	f8b4 1052 	ldrh.w	r1, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 80126b0:	f8b4 204e 	ldrh.w	r2, [r4, #78]	; 0x4e
}
 80126b4:	2000      	movs	r0, #0
    MIB2_STATS_INC(mib2.ipindiscards);
 80126b6:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    IP_STATS_INC(ip.lenerr);
 80126ba:	3101      	adds	r1, #1
    IP_STATS_INC(ip.drop);
 80126bc:	3201      	adds	r2, #1
    MIB2_STATS_INC(mib2.ipindiscards);
 80126be:	3301      	adds	r3, #1
    IP_STATS_INC(ip.lenerr);
 80126c0:	f8a4 1052 	strh.w	r1, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 80126c4:	f8a4 204e 	strh.w	r2, [r4, #78]	; 0x4e
    MIB2_STATS_INC(mib2.ipindiscards);
 80126c8:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
}
 80126cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_realloc(p, iphdr_len);
 80126d0:	4601      	mov	r1, r0
 80126d2:	4630      	mov	r0, r6
 80126d4:	f7fa fc54 	bl	800cf80 <pbuf_realloc>
 80126d8:	e73e      	b.n	8012558 <ip4_input+0x70>
 80126da:	4638      	mov	r0, r7
 80126dc:	f7ff feb0 	bl	8012440 <ip4_input_accept.part.0>
    if (ip4_input_accept(inp)) {
 80126e0:	b328      	cbz	r0, 801272e <ip4_input+0x246>
 80126e2:	f8da 0010 	ldr.w	r0, [sl, #16]
 80126e6:	46b9      	mov	r9, r7
 80126e8:	e775      	b.n	80125d6 <ip4_input+0xee>
      pbuf_free(p);
 80126ea:	4630      	mov	r0, r6
 80126ec:	f7fa fb30 	bl	800cd50 <pbuf_free>
      IP_STATS_INC(ip.drop);
 80126f0:	f8b4 104e 	ldrh.w	r1, [r4, #78]	; 0x4e
      MIB2_STATS_INC(mib2.ipinaddrerrors);
 80126f4:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
      MIB2_STATS_INC(mib2.ipindiscards);
 80126f8:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
      IP_STATS_INC(ip.drop);
 80126fc:	3101      	adds	r1, #1
      MIB2_STATS_INC(mib2.ipinaddrerrors);
 80126fe:	3201      	adds	r2, #1
      MIB2_STATS_INC(mib2.ipindiscards);
 8012700:	3301      	adds	r3, #1
      IP_STATS_INC(ip.drop);
 8012702:	f8a4 104e 	strh.w	r1, [r4, #78]	; 0x4e
      MIB2_STATS_INC(mib2.ipinaddrerrors);
 8012706:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
      MIB2_STATS_INC(mib2.ipindiscards);
 801270a:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
      return ERR_OK;
 801270e:	e710      	b.n	8012532 <ip4_input+0x4a>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8012710:	b15a      	cbz	r2, 801272a <ip4_input+0x242>
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	2b00      	cmp	r3, #0
 8012716:	bf14      	ite	ne
 8012718:	46b9      	movne	r9, r7
 801271a:	f04f 0900 	moveq.w	r9, #0
 801271e:	e75a      	b.n	80125d6 <ip4_input+0xee>
 8012720:	f8da 0010 	ldr.w	r0, [sl, #16]
      netif = NULL;
 8012724:	f04f 0900 	mov.w	r9, #0
 8012728:	e755      	b.n	80125d6 <ip4_input+0xee>
      netif = NULL;
 801272a:	4691      	mov	r9, r2
 801272c:	e753      	b.n	80125d6 <ip4_input+0xee>
 801272e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8012732:	e733      	b.n	801259c <ip4_input+0xb4>
        MIB2_STATS_INC(mib2.ipindelivers);
 8012734:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
        icmp_input(p, inp);
 8012738:	4639      	mov	r1, r7
 801273a:	4630      	mov	r0, r6
        MIB2_STATS_INC(mib2.ipindelivers);
 801273c:	3301      	adds	r3, #1
 801273e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
        icmp_input(p, inp);
 8012742:	f7ff fd13 	bl	801216c <icmp_input>
        break;
 8012746:	e7a4      	b.n	8012692 <ip4_input+0x1aa>
        MIB2_STATS_INC(mib2.ipindelivers);
 8012748:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
        udp_input(p, inp);
 801274c:	4639      	mov	r1, r7
 801274e:	4630      	mov	r0, r6
        MIB2_STATS_INC(mib2.ipindelivers);
 8012750:	3301      	adds	r3, #1
 8012752:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
        udp_input(p, inp);
 8012756:	f7fe fc9d 	bl	8011094 <udp_input>
        break;
 801275a:	e79a      	b.n	8012692 <ip4_input+0x1aa>
        MIB2_STATS_INC(mib2.ipindelivers);
 801275c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
        tcp_input(p, inp);
 8012760:	4639      	mov	r1, r7
 8012762:	4630      	mov	r0, r6
        MIB2_STATS_INC(mib2.ipindelivers);
 8012764:	3301      	adds	r3, #1
 8012766:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
        tcp_input(p, inp);
 801276a:	f7fc fd67 	bl	800f23c <tcp_input>
        break;
 801276e:	e790      	b.n	8012692 <ip4_input+0x1aa>
      IP_STATS_INC(ip.drop);
 8012770:	f8b4 104e 	ldrh.w	r1, [r4, #78]	; 0x4e
    pbuf_free(p);
 8012774:	4630      	mov	r0, r6
      MIB2_STATS_INC(mib2.ipinaddrerrors);
 8012776:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
      MIB2_STATS_INC(mib2.ipindiscards);
 801277a:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
      IP_STATS_INC(ip.drop);
 801277e:	3101      	adds	r1, #1
      MIB2_STATS_INC(mib2.ipinaddrerrors);
 8012780:	3201      	adds	r2, #1
      MIB2_STATS_INC(mib2.ipindiscards);
 8012782:	3301      	adds	r3, #1
      IP_STATS_INC(ip.drop);
 8012784:	f8a4 104e 	strh.w	r1, [r4, #78]	; 0x4e
      MIB2_STATS_INC(mib2.ipinaddrerrors);
 8012788:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
      MIB2_STATS_INC(mib2.ipindiscards);
 801278c:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
    pbuf_free(p);
 8012790:	f7fa fade 	bl	800cd50 <pbuf_free>
    return ERR_OK;
 8012794:	e6cd      	b.n	8012532 <ip4_input+0x4a>
 8012796:	bf00      	nop
 8012798:	2401bdf8 	.word	0x2401bdf8
 801279c:	2401bdec 	.word	0x2401bdec
 80127a0:	24014fec 	.word	0x24014fec

080127a4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80127a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127a8:	469b      	mov	fp, r3
 80127aa:	b085      	sub	sp, #20
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80127ac:	7b83      	ldrb	r3, [r0, #14]
{
 80127ae:	4617      	mov	r7, r2
 80127b0:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 80127b4:	4605      	mov	r5, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80127b6:	2b01      	cmp	r3, #1
{
 80127b8:	4689      	mov	r9, r1
 80127ba:	9201      	str	r2, [sp, #4]
 80127bc:	f89d a03c 	ldrb.w	sl, [sp, #60]	; 0x3c
 80127c0:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80127c4:	d006      	beq.n	80127d4 <ip4_output_if_src+0x30>
 80127c6:	4b3d      	ldr	r3, [pc, #244]	; (80128bc <ip4_output_if_src+0x118>)
 80127c8:	f44f 7255 	mov.w	r2, #852	; 0x354
 80127cc:	493c      	ldr	r1, [pc, #240]	; (80128c0 <ip4_output_if_src+0x11c>)
 80127ce:	483d      	ldr	r0, [pc, #244]	; (80128c4 <ip4_output_if_src+0x120>)
 80127d0:	f001 fa6c 	bl	8013cac <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);
 80127d4:	4e3c      	ldr	r6, [pc, #240]	; (80128c8 <ip4_output_if_src+0x124>)
 80127d6:	f8d6 3114 	ldr.w	r3, [r6, #276]	; 0x114
 80127da:	3301      	adds	r3, #1
 80127dc:	f8c6 3114 	str.w	r3, [r6, #276]	; 0x114

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80127e0:	2f00      	cmp	r7, #0
 80127e2:	d040      	beq.n	8012866 <ip4_output_if_src+0xc2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80127e4:	2114      	movs	r1, #20
 80127e6:	4628      	mov	r0, r5
 80127e8:	f7fa fa72 	bl	800ccd0 <pbuf_add_header>
 80127ec:	2800      	cmp	r0, #0
 80127ee:	d158      	bne.n	80128a2 <ip4_output_if_src+0xfe>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80127f0:	896b      	ldrh	r3, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
 80127f2:	686c      	ldr	r4, [r5, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80127f4:	2b13      	cmp	r3, #19
 80127f6:	d93f      	bls.n	8012878 <ip4_output_if_src+0xd4>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
    IPH_PROTO_SET(iphdr, proto);
 80127f8:	f884 a009 	strb.w	sl, [r4, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80127fc:	2345      	movs	r3, #69	; 0x45
    IPH_TTL_SET(iphdr, ttl);
 80127fe:	f884 b008 	strb.w	fp, [r4, #8]
    ip4_addr_copy(iphdr->dest, *dest);
 8012802:	683a      	ldr	r2, [r7, #0]
    IPH_TOS_SET(iphdr, tos);
 8012804:	9901      	ldr	r1, [sp, #4]
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8012806:	7023      	strb	r3, [r4, #0]
    IPH_TOS_SET(iphdr, tos);
 8012808:	7061      	strb	r1, [r4, #1]
    ip4_addr_copy(iphdr->dest, *dest);
 801280a:	6122      	str	r2, [r4, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801280c:	8928      	ldrh	r0, [r5, #8]
 801280e:	f7f9 f9ff 	bl	800bc10 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8012812:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 80128d4 <ip4_output_if_src+0x130>
    IPH_OFFSET_SET(iphdr, 0);
 8012816:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8012818:	8060      	strh	r0, [r4, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801281a:	f8ba 0000 	ldrh.w	r0, [sl]
    IPH_OFFSET_SET(iphdr, 0);
 801281e:	71a3      	strb	r3, [r4, #6]
 8012820:	71e3      	strb	r3, [r4, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8012822:	f7f9 f9f5 	bl	800bc10 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8012826:	f8ba 3000 	ldrh.w	r3, [sl]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801282a:	80a0      	strh	r0, [r4, #4]
    ++ip_id;
 801282c:	3301      	adds	r3, #1
 801282e:	f8aa 3000 	strh.w	r3, [sl]

    if (src == NULL) {
 8012832:	f1b9 0f00 	cmp.w	r9, #0
 8012836:	d027      	beq.n	8012888 <ip4_output_if_src+0xe4>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8012838:	f8d9 3000 	ldr.w	r3, [r9]
 801283c:	60e3      	str	r3, [r4, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801283e:	2300      	movs	r3, #0
 8012840:	72a3      	strb	r3, [r4, #10]
 8012842:	72e3      	strb	r3, [r4, #11]
    iphdr = (struct ip_hdr *)p->payload;
    ip4_addr_copy(dest_addr, iphdr->dest);
    dest = &dest_addr;
  }

  IP_STATS_INC(ip.xmit);
 8012844:	f8b6 3048 	ldrh.w	r3, [r6, #72]	; 0x48
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012848:	f8b8 2028 	ldrh.w	r2, [r8, #40]	; 0x28
  IP_STATS_INC(ip.xmit);
 801284c:	3301      	adds	r3, #1
 801284e:	f8a6 3048 	strh.w	r3, [r6, #72]	; 0x48
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012852:	b9ea      	cbnz	r2, 8012890 <ip4_output_if_src+0xec>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8012854:	463a      	mov	r2, r7
 8012856:	4629      	mov	r1, r5
 8012858:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801285c:	4640      	mov	r0, r8
 801285e:	4798      	blx	r3
}
 8012860:	b005      	add	sp, #20
 8012862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p->len < IP_HLEN) {
 8012866:	896b      	ldrh	r3, [r5, #10]
 8012868:	2b13      	cmp	r3, #19
 801286a:	d91a      	bls.n	80128a2 <ip4_output_if_src+0xfe>
    ip4_addr_copy(dest_addr, iphdr->dest);
 801286c:	686b      	ldr	r3, [r5, #4]
 801286e:	af04      	add	r7, sp, #16
 8012870:	691b      	ldr	r3, [r3, #16]
 8012872:	f847 3d04 	str.w	r3, [r7, #-4]!
 8012876:	e7e5      	b.n	8012844 <ip4_output_if_src+0xa0>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8012878:	4b10      	ldr	r3, [pc, #64]	; (80128bc <ip4_output_if_src+0x118>)
 801287a:	f240 3289 	movw	r2, #905	; 0x389
 801287e:	4913      	ldr	r1, [pc, #76]	; (80128cc <ip4_output_if_src+0x128>)
 8012880:	4810      	ldr	r0, [pc, #64]	; (80128c4 <ip4_output_if_src+0x120>)
 8012882:	f001 fa13 	bl	8013cac <iprintf>
 8012886:	e7b7      	b.n	80127f8 <ip4_output_if_src+0x54>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8012888:	4b11      	ldr	r3, [pc, #68]	; (80128d0 <ip4_output_if_src+0x12c>)
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	60e3      	str	r3, [r4, #12]
 801288e:	e7d6      	b.n	801283e <ip4_output_if_src+0x9a>
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012890:	892b      	ldrh	r3, [r5, #8]
 8012892:	4293      	cmp	r3, r2
 8012894:	d9de      	bls.n	8012854 <ip4_output_if_src+0xb0>
    return ip4_frag(p, netif, dest);
 8012896:	463a      	mov	r2, r7
 8012898:	4641      	mov	r1, r8
 801289a:	4628      	mov	r0, r5
 801289c:	f000 fbda 	bl	8013054 <ip4_frag>
 80128a0:	e7de      	b.n	8012860 <ip4_output_if_src+0xbc>
      IP_STATS_INC(ip.err);
 80128a2:	f8b6 205c 	ldrh.w	r2, [r6, #92]	; 0x5c
      return ERR_BUF;
 80128a6:	f06f 0001 	mvn.w	r0, #1
      MIB2_STATS_INC(mib2.ipoutdiscards);
 80128aa:	f8d6 3118 	ldr.w	r3, [r6, #280]	; 0x118
      IP_STATS_INC(ip.err);
 80128ae:	3201      	adds	r2, #1
      MIB2_STATS_INC(mib2.ipoutdiscards);
 80128b0:	3301      	adds	r3, #1
      IP_STATS_INC(ip.err);
 80128b2:	f8a6 205c 	strh.w	r2, [r6, #92]	; 0x5c
      MIB2_STATS_INC(mib2.ipoutdiscards);
 80128b6:	f8c6 3118 	str.w	r3, [r6, #280]	; 0x118
      return ERR_BUF;
 80128ba:	e7d1      	b.n	8012860 <ip4_output_if_src+0xbc>
 80128bc:	080168a4 	.word	0x080168a4
 80128c0:	080168d8 	.word	0x080168d8
 80128c4:	08014afc 	.word	0x08014afc
 80128c8:	2401bdf8 	.word	0x2401bdf8
 80128cc:	080168e4 	.word	0x080168e4
 80128d0:	08016914 	.word	0x08016914
 80128d4:	24014166 	.word	0x24014166

080128d8 <ip4_output_if>:
{
 80128d8:	b4f0      	push	{r4, r5, r6, r7}
 80128da:	9c06      	ldr	r4, [sp, #24]
 80128dc:	f89d 5010 	ldrb.w	r5, [sp, #16]
 80128e0:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80128e4:	b11a      	cbz	r2, 80128ee <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 80128e6:	b109      	cbz	r1, 80128ec <ip4_output_if+0x14>
 80128e8:	680f      	ldr	r7, [r1, #0]
 80128ea:	b907      	cbnz	r7, 80128ee <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 80128ec:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80128ee:	9504      	str	r5, [sp, #16]
 80128f0:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 80128f4:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80128f6:	f7ff bf55 	b.w	80127a4 <ip4_output_if_src>
 80128fa:	bf00      	nop

080128fc <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80128fc:	1e43      	subs	r3, r0, #1
 80128fe:	3303      	adds	r3, #3
 8012900:	d814      	bhi.n	801292c <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8012902:	f891 3031 	ldrb.w	r3, [r1, #49]	; 0x31
 8012906:	f013 0302 	ands.w	r3, r3, #2
 801290a:	d00d      	beq.n	8012928 <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801290c:	684b      	ldr	r3, [r1, #4]
 801290e:	4283      	cmp	r3, r0
 8012910:	d00a      	beq.n	8012928 <ip4_addr_isbroadcast_u32+0x2c>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8012912:	688a      	ldr	r2, [r1, #8]
 8012914:	4043      	eors	r3, r0
 8012916:	4213      	tst	r3, r2
 8012918:	d106      	bne.n	8012928 <ip4_addr_isbroadcast_u32+0x2c>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801291a:	43d2      	mvns	r2, r2
 801291c:	ea32 0300 	bics.w	r3, r2, r0
    return 1;
 8012920:	bf0c      	ite	eq
 8012922:	2001      	moveq	r0, #1
 8012924:	2000      	movne	r0, #0
 8012926:	4770      	bx	lr
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 8012928:	2000      	movs	r0, #0
  }
}
 801292a:	4770      	bx	lr
    return 1;
 801292c:	2001      	movs	r0, #1
 801292e:	4770      	bx	lr

08012930 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012930:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8012932:	4b0f      	ldr	r3, [pc, #60]	; (8012970 <ip_reass_dequeue_datagram+0x40>)
{
 8012934:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 8012936:	681a      	ldr	r2, [r3, #0]
 8012938:	4282      	cmp	r2, r0
 801293a:	d009      	beq.n	8012950 <ip_reass_dequeue_datagram+0x20>
 801293c:	460d      	mov	r5, r1
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801293e:	b179      	cbz	r1, 8012960 <ip_reass_dequeue_datagram+0x30>
    prev->next = ipr->next;
 8012940:	6823      	ldr	r3, [r4, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8012942:	4621      	mov	r1, r4
 8012944:	2004      	movs	r0, #4
    prev->next = ipr->next;
 8012946:	602b      	str	r3, [r5, #0]
}
 8012948:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801294c:	f7f9 bf1e 	b.w	800c78c <memp_free>
    reassdatagrams = ipr->next;
 8012950:	6802      	ldr	r2, [r0, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8012952:	4621      	mov	r1, r4
 8012954:	2004      	movs	r0, #4
    reassdatagrams = ipr->next;
 8012956:	601a      	str	r2, [r3, #0]
}
 8012958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801295c:	f7f9 bf16 	b.w	800c78c <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8012960:	4b04      	ldr	r3, [pc, #16]	; (8012974 <ip_reass_dequeue_datagram+0x44>)
 8012962:	f240 1245 	movw	r2, #325	; 0x145
 8012966:	4904      	ldr	r1, [pc, #16]	; (8012978 <ip_reass_dequeue_datagram+0x48>)
 8012968:	4804      	ldr	r0, [pc, #16]	; (801297c <ip_reass_dequeue_datagram+0x4c>)
 801296a:	f001 f99f 	bl	8013cac <iprintf>
 801296e:	e7e7      	b.n	8012940 <ip_reass_dequeue_datagram+0x10>
 8012970:	2401416c 	.word	0x2401416c
 8012974:	080169f4 	.word	0x080169f4
 8012978:	08016a30 	.word	0x08016a30
 801297c:	08014afc 	.word	0x08014afc

08012980 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8012980:	4281      	cmp	r1, r0
{
 8012982:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012986:	4606      	mov	r6, r0
 8012988:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801298a:	d071      	beq.n	8012a70 <ip_reass_free_complete_datagram+0xf0>
  if (prev != NULL) {
 801298c:	b147      	cbz	r7, 80129a0 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801298e:	683b      	ldr	r3, [r7, #0]
 8012990:	42b3      	cmp	r3, r6
 8012992:	d005      	beq.n	80129a0 <ip_reass_free_complete_datagram+0x20>
 8012994:	4b3a      	ldr	r3, [pc, #232]	; (8012a80 <ip_reass_free_complete_datagram+0x100>)
 8012996:	22ad      	movs	r2, #173	; 0xad
 8012998:	493a      	ldr	r1, [pc, #232]	; (8012a84 <ip_reass_free_complete_datagram+0x104>)
 801299a:	483b      	ldr	r0, [pc, #236]	; (8012a88 <ip_reass_free_complete_datagram+0x108>)
 801299c:	f001 f986 	bl	8013cac <iprintf>
  MIB2_STATS_INC(mib2.ipreasmfails);
 80129a0:	493a      	ldr	r1, [pc, #232]	; (8012a8c <ip_reass_free_complete_datagram+0x10c>)
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80129a2:	6874      	ldr	r4, [r6, #4]
  MIB2_STATS_INC(mib2.ipreasmfails);
 80129a4:	f8d1 3124 	ldr.w	r3, [r1, #292]	; 0x124
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80129a8:	6862      	ldr	r2, [r4, #4]
  MIB2_STATS_INC(mib2.ipreasmfails);
 80129aa:	3301      	adds	r3, #1
 80129ac:	f8c1 3124 	str.w	r3, [r1, #292]	; 0x124
  if (iprh->start == 0) {
 80129b0:	8893      	ldrh	r3, [r2, #4]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d039      	beq.n	8012a2a <ip_reass_free_complete_datagram+0xaa>
  u16_t pbufs_freed = 0;
 80129b6:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80129ba:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8012a80 <ip_reass_free_complete_datagram+0x100>
 80129be:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8012a9c <ip_reass_free_complete_datagram+0x11c>
 80129c2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8012a88 <ip_reass_free_complete_datagram+0x108>
 80129c6:	e004      	b.n	80129d2 <ip_reass_free_complete_datagram+0x52>
    pbuf_free(pcur);
 80129c8:	4620      	mov	r0, r4
  while (p != NULL) {
 80129ca:	462c      	mov	r4, r5
    pbuf_free(pcur);
 80129cc:	f7fa f9c0 	bl	800cd50 <pbuf_free>
  while (p != NULL) {
 80129d0:	b1b5      	cbz	r5, 8012a00 <ip_reass_free_complete_datagram+0x80>
    iprh = (struct ip_reass_helper *)p->payload;
 80129d2:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 80129d4:	4620      	mov	r0, r4
    p = iprh->next_pbuf;
 80129d6:	681d      	ldr	r5, [r3, #0]
    clen = pbuf_clen(pcur);
 80129d8:	f7fa fb2e 	bl	800d038 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80129dc:	4483      	add	fp, r0
 80129de:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80129e2:	fa1f fb8b 	uxth.w	fp, fp
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80129e6:	dbef      	blt.n	80129c8 <ip_reass_free_complete_datagram+0x48>
 80129e8:	4653      	mov	r3, sl
 80129ea:	22cc      	movs	r2, #204	; 0xcc
 80129ec:	4649      	mov	r1, r9
 80129ee:	4640      	mov	r0, r8
 80129f0:	f001 f95c 	bl	8013cac <iprintf>
    pbuf_free(pcur);
 80129f4:	4620      	mov	r0, r4
  while (p != NULL) {
 80129f6:	462c      	mov	r4, r5
    pbuf_free(pcur);
 80129f8:	f7fa f9aa 	bl	800cd50 <pbuf_free>
  while (p != NULL) {
 80129fc:	2d00      	cmp	r5, #0
 80129fe:	d1e8      	bne.n	80129d2 <ip_reass_free_complete_datagram+0x52>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8012a00:	4c23      	ldr	r4, [pc, #140]	; (8012a90 <ip_reass_free_complete_datagram+0x110>)
  ip_reass_dequeue_datagram(ipr, prev);
 8012a02:	4639      	mov	r1, r7
 8012a04:	4630      	mov	r0, r6
 8012a06:	f7ff ff93 	bl	8012930 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8012a0a:	8823      	ldrh	r3, [r4, #0]
 8012a0c:	455b      	cmp	r3, fp
 8012a0e:	d206      	bcs.n	8012a1e <ip_reass_free_complete_datagram+0x9e>
 8012a10:	4b1b      	ldr	r3, [pc, #108]	; (8012a80 <ip_reass_free_complete_datagram+0x100>)
 8012a12:	22d2      	movs	r2, #210	; 0xd2
 8012a14:	491f      	ldr	r1, [pc, #124]	; (8012a94 <ip_reass_free_complete_datagram+0x114>)
 8012a16:	481c      	ldr	r0, [pc, #112]	; (8012a88 <ip_reass_free_complete_datagram+0x108>)
 8012a18:	f001 f948 	bl	8013cac <iprintf>
 8012a1c:	8823      	ldrh	r3, [r4, #0]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8012a1e:	eba3 030b 	sub.w	r3, r3, fp
}
 8012a22:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8012a24:	8023      	strh	r3, [r4, #0]
}
 8012a26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8012a2a:	4633      	mov	r3, r6
    ipr->p = iprh->next_pbuf;
 8012a2c:	6810      	ldr	r0, [r2, #0]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8012a2e:	2101      	movs	r1, #1
    ipr->p = iprh->next_pbuf;
 8012a30:	6070      	str	r0, [r6, #4]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8012a32:	4620      	mov	r0, r4
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8012a34:	f853 5f08 	ldr.w	r5, [r3, #8]!
 8012a38:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8012a3c:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8012a40:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8012a44:	6015      	str	r5, [r2, #0]
 8012a46:	f8c2 8004 	str.w	r8, [r2, #4]
 8012a4a:	f8c2 e008 	str.w	lr, [r2, #8]
 8012a4e:	f8c2 c00c 	str.w	ip, [r2, #12]
 8012a52:	691d      	ldr	r5, [r3, #16]
 8012a54:	6115      	str	r5, [r2, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8012a56:	f7ff fce3 	bl	8012420 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8012a5a:	4620      	mov	r0, r4
 8012a5c:	f7fa faec 	bl	800d038 <pbuf_clen>
 8012a60:	4683      	mov	fp, r0
    pbuf_free(p);
 8012a62:	4620      	mov	r0, r4
 8012a64:	f7fa f974 	bl	800cd50 <pbuf_free>
 8012a68:	6874      	ldr	r4, [r6, #4]
  while (p != NULL) {
 8012a6a:	2c00      	cmp	r4, #0
 8012a6c:	d1a5      	bne.n	80129ba <ip_reass_free_complete_datagram+0x3a>
 8012a6e:	e7c7      	b.n	8012a00 <ip_reass_free_complete_datagram+0x80>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8012a70:	4b03      	ldr	r3, [pc, #12]	; (8012a80 <ip_reass_free_complete_datagram+0x100>)
 8012a72:	22ab      	movs	r2, #171	; 0xab
 8012a74:	4908      	ldr	r1, [pc, #32]	; (8012a98 <ip_reass_free_complete_datagram+0x118>)
 8012a76:	4804      	ldr	r0, [pc, #16]	; (8012a88 <ip_reass_free_complete_datagram+0x108>)
 8012a78:	f001 f918 	bl	8013cac <iprintf>
 8012a7c:	e786      	b.n	801298c <ip_reass_free_complete_datagram+0xc>
 8012a7e:	bf00      	nop
 8012a80:	080169f4 	.word	0x080169f4
 8012a84:	08016a58 	.word	0x08016a58
 8012a88:	08014afc 	.word	0x08014afc
 8012a8c:	2401bdf8 	.word	0x2401bdf8
 8012a90:	24014168 	.word	0x24014168
 8012a94:	08016a8c 	.word	0x08016a8c
 8012a98:	08016a4c 	.word	0x08016a4c
 8012a9c:	08016a6c 	.word	0x08016a6c

08012aa0 <ip_reass_remove_oldest_datagram>:
{
 8012aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012aa4:	4605      	mov	r5, r0
 8012aa6:	460e      	mov	r6, r1
  int pbufs_freed = 0, pbufs_freed_current;
 8012aa8:	2700      	movs	r7, #0
 8012aaa:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8012b10 <ip_reass_remove_oldest_datagram+0x70>
    r = reassdatagrams;
 8012aae:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 8012ab2:	b1f3      	cbz	r3, 8012af2 <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 8012ab4:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8012ab6:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 8012aba:	4621      	mov	r1, r4
    prev = NULL;
 8012abc:	46a4      	mov	ip, r4
    oldest = NULL;
 8012abe:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8012ac0:	695a      	ldr	r2, [r3, #20]
 8012ac2:	4572      	cmp	r2, lr
 8012ac4:	d018      	beq.n	8012af8 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 8012ac6:	3401      	adds	r4, #1
        if (oldest == NULL) {
 8012ac8:	b120      	cbz	r0, 8012ad4 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 8012aca:	f893 901f 	ldrb.w	r9, [r3, #31]
 8012ace:	7fc2      	ldrb	r2, [r0, #31]
 8012ad0:	4591      	cmp	r9, r2
 8012ad2:	d801      	bhi.n	8012ad8 <ip_reass_remove_oldest_datagram+0x38>
 8012ad4:	4661      	mov	r1, ip
 8012ad6:	4618      	mov	r0, r3
      if (r->next != NULL) {
 8012ad8:	681a      	ldr	r2, [r3, #0]
 8012ada:	469c      	mov	ip, r3
 8012adc:	4613      	mov	r3, r2
 8012ade:	2a00      	cmp	r2, #0
 8012ae0:	d1ee      	bne.n	8012ac0 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 8012ae2:	b110      	cbz	r0, 8012aea <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8012ae4:	f7ff ff4c 	bl	8012980 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 8012ae8:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8012aea:	42b7      	cmp	r7, r6
 8012aec:	da01      	bge.n	8012af2 <ip_reass_remove_oldest_datagram+0x52>
 8012aee:	2c01      	cmp	r4, #1
 8012af0:	dcdd      	bgt.n	8012aae <ip_reass_remove_oldest_datagram+0xe>
}
 8012af2:	4638      	mov	r0, r7
 8012af4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8012af8:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8012afc:	699a      	ldr	r2, [r3, #24]
 8012afe:	454a      	cmp	r2, r9
 8012b00:	d1e1      	bne.n	8012ac6 <ip_reass_remove_oldest_datagram+0x26>
 8012b02:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 8012b06:	88aa      	ldrh	r2, [r5, #4]
 8012b08:	4591      	cmp	r9, r2
 8012b0a:	d1dc      	bne.n	8012ac6 <ip_reass_remove_oldest_datagram+0x26>
 8012b0c:	e7e4      	b.n	8012ad8 <ip_reass_remove_oldest_datagram+0x38>
 8012b0e:	bf00      	nop
 8012b10:	2401416c 	.word	0x2401416c

08012b14 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8012b14:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 8012b16:	4604      	mov	r4, r0
 8012b18:	b128      	cbz	r0, 8012b26 <ip_frag_free_pbuf_custom_ref+0x12>
  memp_free(MEMP_FRAG_PBUF, p);
 8012b1a:	4621      	mov	r1, r4
 8012b1c:	2005      	movs	r0, #5
}
 8012b1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8012b22:	f7f9 be33 	b.w	800c78c <memp_free>
  LWIP_ASSERT("p != NULL", p != NULL);
 8012b26:	4906      	ldr	r1, [pc, #24]	; (8012b40 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8012b28:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8012b2c:	4b05      	ldr	r3, [pc, #20]	; (8012b44 <ip_frag_free_pbuf_custom_ref+0x30>)
 8012b2e:	4806      	ldr	r0, [pc, #24]	; (8012b48 <ip_frag_free_pbuf_custom_ref+0x34>)
 8012b30:	f001 f8bc 	bl	8013cac <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012b34:	4621      	mov	r1, r4
 8012b36:	2005      	movs	r0, #5
}
 8012b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8012b3c:	f7f9 be26 	b.w	800c78c <memp_free>
 8012b40:	08015240 	.word	0x08015240
 8012b44:	080169f4 	.word	0x080169f4
 8012b48:	08014afc 	.word	0x08014afc

08012b4c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8012b4c:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012b4e:	4604      	mov	r4, r0
 8012b50:	b140      	cbz	r0, 8012b64 <ipfrag_free_pbuf_custom+0x18>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8012b52:	6960      	ldr	r0, [r4, #20]
 8012b54:	b108      	cbz	r0, 8012b5a <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8012b56:	f7fa f8fb 	bl	800cd50 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8012b5a:	4620      	mov	r0, r4
}
 8012b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 8012b60:	f7ff bfd8 	b.w	8012b14 <ip_frag_free_pbuf_custom_ref>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012b64:	4b03      	ldr	r3, [pc, #12]	; (8012b74 <ipfrag_free_pbuf_custom+0x28>)
 8012b66:	f240 22ce 	movw	r2, #718	; 0x2ce
 8012b6a:	4903      	ldr	r1, [pc, #12]	; (8012b78 <ipfrag_free_pbuf_custom+0x2c>)
 8012b6c:	4803      	ldr	r0, [pc, #12]	; (8012b7c <ipfrag_free_pbuf_custom+0x30>)
 8012b6e:	f001 f89d 	bl	8013cac <iprintf>
 8012b72:	e7ee      	b.n	8012b52 <ipfrag_free_pbuf_custom+0x6>
 8012b74:	080169f4 	.word	0x080169f4
 8012b78:	08016ab0 	.word	0x08016ab0
 8012b7c:	08014afc 	.word	0x08014afc

08012b80 <ip_reass_tmr>:
{
 8012b80:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 8012b82:	4b0a      	ldr	r3, [pc, #40]	; (8012bac <ip_reass_tmr+0x2c>)
 8012b84:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 8012b86:	b180      	cbz	r0, 8012baa <ip_reass_tmr+0x2a>
  struct ip_reassdata *r, *prev = NULL;
 8012b88:	2500      	movs	r5, #0
 8012b8a:	e003      	b.n	8012b94 <ip_reass_tmr+0x14>
 8012b8c:	4605      	mov	r5, r0
      r->timer--;
 8012b8e:	77c2      	strb	r2, [r0, #31]
  while (r != NULL) {
 8012b90:	4620      	mov	r0, r4
 8012b92:	b154      	cbz	r4, 8012baa <ip_reass_tmr+0x2a>
    if (r->timer > 0) {
 8012b94:	7fc3      	ldrb	r3, [r0, #31]
 8012b96:	6804      	ldr	r4, [r0, #0]
      r->timer--;
 8012b98:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d1f6      	bne.n	8012b8c <ip_reass_tmr+0xc>
      ip_reass_free_complete_datagram(tmp, prev);
 8012b9e:	4629      	mov	r1, r5
 8012ba0:	f7ff feee 	bl	8012980 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8012ba4:	4620      	mov	r0, r4
 8012ba6:	2c00      	cmp	r4, #0
 8012ba8:	d1f4      	bne.n	8012b94 <ip_reass_tmr+0x14>
}
 8012baa:	bd38      	pop	{r3, r4, r5, pc}
 8012bac:	2401416c 	.word	0x2401416c

08012bb0 <ip4_reass>:
{
 8012bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  IPFRAG_STATS_INC(ip_frag.recv);
 8012bb4:	4eb6      	ldr	r6, [pc, #728]	; (8012e90 <ip4_reass+0x2e0>)
{
 8012bb6:	b085      	sub	sp, #20
  fraghdr = (struct ip_hdr *)p->payload;
 8012bb8:	6845      	ldr	r5, [r0, #4]
{
 8012bba:	4680      	mov	r8, r0
  IPFRAG_STATS_INC(ip_frag.recv);
 8012bbc:	8e72      	ldrh	r2, [r6, #50]	; 0x32
  MIB2_STATS_INC(mib2.ipreasmreqds);
 8012bbe:	f8d6 3134 	ldr.w	r3, [r6, #308]	; 0x134
  IPFRAG_STATS_INC(ip_frag.recv);
 8012bc2:	3201      	adds	r2, #1
  MIB2_STATS_INC(mib2.ipreasmreqds);
 8012bc4:	3301      	adds	r3, #1
  IPFRAG_STATS_INC(ip_frag.recv);
 8012bc6:	8672      	strh	r2, [r6, #50]	; 0x32
  MIB2_STATS_INC(mib2.ipreasmreqds);
 8012bc8:	f8c6 3134 	str.w	r3, [r6, #308]	; 0x134
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8012bcc:	782b      	ldrb	r3, [r5, #0]
 8012bce:	f003 030f 	and.w	r3, r3, #15
 8012bd2:	2b05      	cmp	r3, #5
 8012bd4:	f040 80f4 	bne.w	8012dc0 <ip4_reass+0x210>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8012bd8:	88e8      	ldrh	r0, [r5, #6]
 8012bda:	f7f9 f819 	bl	800bc10 <lwip_htons>
 8012bde:	f3c0 030c 	ubfx	r3, r0, #0, #13
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012be2:	8868      	ldrh	r0, [r5, #2]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8012be4:	00db      	lsls	r3, r3, #3
 8012be6:	9301      	str	r3, [sp, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012be8:	f7f9 f812 	bl	800bc10 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8012bec:	782b      	ldrb	r3, [r5, #0]
 8012bee:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 8012bf2:	009b      	lsls	r3, r3, #2
 8012bf4:	4283      	cmp	r3, r0
 8012bf6:	f200 80d8 	bhi.w	8012daa <ip4_reass+0x1fa>
  len = (u16_t)(len - hlen);
 8012bfa:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012bfc:	f8df a2a4 	ldr.w	sl, [pc, #676]	; 8012ea4 <ip4_reass+0x2f4>
  clen = pbuf_clen(p);
 8012c00:	4640      	mov	r0, r8
  len = (u16_t)(len - hlen);
 8012c02:	b29b      	uxth	r3, r3
 8012c04:	9302      	str	r3, [sp, #8]
  clen = pbuf_clen(p);
 8012c06:	f7fa fa17 	bl	800d038 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012c0a:	f8ba 3000 	ldrh.w	r3, [sl]
  clen = pbuf_clen(p);
 8012c0e:	4683      	mov	fp, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012c10:	4403      	add	r3, r0
 8012c12:	2b0a      	cmp	r3, #10
 8012c14:	f300 80da 	bgt.w	8012dcc <ip4_reass+0x21c>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012c18:	4b9e      	ldr	r3, [pc, #632]	; (8012e94 <ip4_reass+0x2e4>)
 8012c1a:	681c      	ldr	r4, [r3, #0]
 8012c1c:	2c00      	cmp	r4, #0
 8012c1e:	f000 8093 	beq.w	8012d48 <ip4_reass+0x198>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012c22:	68ea      	ldr	r2, [r5, #12]
 8012c24:	e003      	b.n	8012c2e <ip4_reass+0x7e>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012c26:	6824      	ldr	r4, [r4, #0]
 8012c28:	2c00      	cmp	r4, #0
 8012c2a:	f000 808d 	beq.w	8012d48 <ip4_reass+0x198>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012c2e:	6963      	ldr	r3, [r4, #20]
 8012c30:	4293      	cmp	r3, r2
 8012c32:	d1f8      	bne.n	8012c26 <ip4_reass+0x76>
 8012c34:	692b      	ldr	r3, [r5, #16]
 8012c36:	69a1      	ldr	r1, [r4, #24]
 8012c38:	4299      	cmp	r1, r3
 8012c3a:	d1f4      	bne.n	8012c26 <ip4_reass+0x76>
 8012c3c:	89a1      	ldrh	r1, [r4, #12]
 8012c3e:	88ab      	ldrh	r3, [r5, #4]
 8012c40:	4299      	cmp	r1, r3
 8012c42:	d1f0      	bne.n	8012c26 <ip4_reass+0x76>
      IPFRAG_STATS_INC(ip_frag.cachehit);
 8012c44:	f8b6 3046 	ldrh.w	r3, [r6, #70]	; 0x46
 8012c48:	3301      	adds	r3, #1
 8012c4a:	f8a6 3046 	strh.w	r3, [r6, #70]	; 0x46
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012c4e:	88e8      	ldrh	r0, [r5, #6]
 8012c50:	f7f8 ffde 	bl	800bc10 <lwip_htons>
 8012c54:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8012c58:	2800      	cmp	r0, #0
 8012c5a:	f000 8105 	beq.w	8012e68 <ip4_reass+0x2b8>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8012c5e:	88eb      	ldrh	r3, [r5, #6]
  if (is_last) {
 8012c60:	f013 0320 	ands.w	r3, r3, #32
 8012c64:	9303      	str	r3, [sp, #12]
 8012c66:	d10b      	bne.n	8012c80 <ip4_reass+0xd0>
    u16_t datagram_len = (u16_t)(offset + len);
 8012c68:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8012c6c:	18d3      	adds	r3, r2, r3
 8012c6e:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8012c70:	429a      	cmp	r2, r3
 8012c72:	f200 8089 	bhi.w	8012d88 <ip4_reass+0x1d8>
 8012c76:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8012c7a:	4293      	cmp	r3, r2
 8012c7c:	f200 8084 	bhi.w	8012d88 <ip4_reass+0x1d8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 8012c80:	f8d8 5004 	ldr.w	r5, [r8, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012c84:	8868      	ldrh	r0, [r5, #2]
 8012c86:	f7f8 ffc3 	bl	800bc10 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8012c8a:	782b      	ldrb	r3, [r5, #0]
 8012c8c:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 8012c90:	009b      	lsls	r3, r3, #2
 8012c92:	4298      	cmp	r0, r3
 8012c94:	d378      	bcc.n	8012d88 <ip4_reass+0x1d8>
  len = (u16_t)(len - hlen);
 8012c96:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8012c98:	88e8      	ldrh	r0, [r5, #6]
  len = (u16_t)(len - hlen);
 8012c9a:	b29d      	uxth	r5, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8012c9c:	f7f8 ffb8 	bl	800bc10 <lwip_htons>
 8012ca0:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 8012ca4:	f8d8 9004 	ldr.w	r9, [r8, #4]
  iprh->next_pbuf = NULL;
 8012ca8:	2200      	movs	r2, #0
  offset = IPH_OFFSET_BYTES(fraghdr);
 8012caa:	00c0      	lsls	r0, r0, #3
  iprh->next_pbuf = NULL;
 8012cac:	f889 2000 	strb.w	r2, [r9]
  iprh->end = (u16_t)(offset + len);
 8012cb0:	eb05 0c00 	add.w	ip, r5, r0
  iprh->next_pbuf = NULL;
 8012cb4:	f889 2001 	strb.w	r2, [r9, #1]
 8012cb8:	f889 2002 	strb.w	r2, [r9, #2]
  iprh->end = (u16_t)(offset + len);
 8012cbc:	fa1f fc8c 	uxth.w	ip, ip
  iprh->next_pbuf = NULL;
 8012cc0:	f889 2003 	strb.w	r2, [r9, #3]
  iprh->start = offset;
 8012cc4:	f8a9 0004 	strh.w	r0, [r9, #4]
  if (iprh->end < offset) {
 8012cc8:	4560      	cmp	r0, ip
  iprh->end = (u16_t)(offset + len);
 8012cca:	f8a9 c006 	strh.w	ip, [r9, #6]
 8012cce:	6863      	ldr	r3, [r4, #4]
  if (iprh->end < offset) {
 8012cd0:	d85b      	bhi.n	8012d8a <ip4_reass+0x1da>
  for (q = ipr->p; q != NULL;) {
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	f000 818a 	beq.w	8012fec <ip4_reass+0x43c>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8012cd8:	685d      	ldr	r5, [r3, #4]
    if (iprh->start < iprh_tmp->start) {
 8012cda:	88aa      	ldrh	r2, [r5, #4]
 8012cdc:	4290      	cmp	r0, r2
 8012cde:	f0c0 80b1 	bcc.w	8012e44 <ip4_reass+0x294>
    } else if (iprh->start == iprh_tmp->start) {
 8012ce2:	d062      	beq.n	8012daa <ip4_reass+0x1fa>
    } else if (iprh->start < iprh_tmp->end) {
 8012ce4:	88eb      	ldrh	r3, [r5, #6]
 8012ce6:	4283      	cmp	r3, r0
 8012ce8:	d85f      	bhi.n	8012daa <ip4_reass+0x1fa>
    q = iprh_tmp->next_pbuf;
 8012cea:	682a      	ldr	r2, [r5, #0]
  int valid = 1;
 8012cec:	2701      	movs	r7, #1
  for (q = ipr->p; q != NULL;) {
 8012cee:	b182      	cbz	r2, 8012d12 <ip4_reass+0x162>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8012cf0:	6853      	ldr	r3, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 8012cf2:	8899      	ldrh	r1, [r3, #4]
 8012cf4:	4288      	cmp	r0, r1
 8012cf6:	f0c0 8085 	bcc.w	8012e04 <ip4_reass+0x254>
    } else if (iprh->start == iprh_tmp->start) {
 8012cfa:	d056      	beq.n	8012daa <ip4_reass+0x1fa>
    } else if (iprh->start < iprh_tmp->end) {
 8012cfc:	88da      	ldrh	r2, [r3, #6]
 8012cfe:	4282      	cmp	r2, r0
 8012d00:	d853      	bhi.n	8012daa <ip4_reass+0x1fa>
        if (iprh_prev->end != iprh_tmp->start) {
 8012d02:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 8012d04:	461d      	mov	r5, r3
 8012d06:	428a      	cmp	r2, r1
 8012d08:	bf18      	it	ne
 8012d0a:	2700      	movne	r7, #0
    q = iprh_tmp->next_pbuf;
 8012d0c:	682a      	ldr	r2, [r5, #0]
  for (q = ipr->p; q != NULL;) {
 8012d0e:	2a00      	cmp	r2, #0
 8012d10:	d1ee      	bne.n	8012cf0 <ip4_reass+0x140>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8012d12:	88eb      	ldrh	r3, [r5, #6]
 8012d14:	4298      	cmp	r0, r3
 8012d16:	f0c0 8177 	bcc.w	8013008 <ip4_reass+0x458>
      if (iprh_prev->end != iprh->start) {
 8012d1a:	4298      	cmp	r0, r3
      iprh_prev->next_pbuf = new_p;
 8012d1c:	f8c5 8000 	str.w	r8, [r5]
      if (iprh_prev->end != iprh->start) {
 8012d20:	d07a      	beq.n	8012e18 <ip4_reass+0x268>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012d22:	9b03      	ldr	r3, [sp, #12]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	f040 8134 	bne.w	8012f92 <ip4_reass+0x3e2>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012d2a:	f8ba 3000 	ldrh.w	r3, [sl]
 8012d2e:	449b      	add	fp, r3
 8012d30:	f8aa b000 	strh.w	fp, [sl]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012d34:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8012d36:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012d3a:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8012d3e:	440a      	add	r2, r1
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012d40:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8012d42:	83a2      	strh	r2, [r4, #28]
  return NULL;
 8012d44:	2700      	movs	r7, #0
 8012d46:	e037      	b.n	8012db8 <ip4_reass+0x208>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012d48:	2004      	movs	r0, #4
 8012d4a:	f7f9 fceb 	bl	800c724 <memp_malloc>
  if (ipr == NULL) {
 8012d4e:	4604      	mov	r4, r0
 8012d50:	2800      	cmp	r0, #0
 8012d52:	d04a      	beq.n	8012dea <ip4_reass+0x23a>
  ipr->next = reassdatagrams;
 8012d54:	494f      	ldr	r1, [pc, #316]	; (8012e94 <ip4_reass+0x2e4>)
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8012d56:	2200      	movs	r2, #0
  ipr->timer = IP_REASS_MAXAGE;
 8012d58:	270f      	movs	r7, #15
  ipr->next = reassdatagrams;
 8012d5a:	6809      	ldr	r1, [r1, #0]
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8012d5c:	60a2      	str	r2, [r4, #8]
 8012d5e:	60e2      	str	r2, [r4, #12]
 8012d60:	6122      	str	r2, [r4, #16]
 8012d62:	6162      	str	r2, [r4, #20]
 8012d64:	61a2      	str	r2, [r4, #24]
 8012d66:	61e2      	str	r2, [r4, #28]
 8012d68:	6062      	str	r2, [r4, #4]
  ipr->timer = IP_REASS_MAXAGE;
 8012d6a:	77e7      	strb	r7, [r4, #31]
  ipr->next = reassdatagrams;
 8012d6c:	6021      	str	r1, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012d6e:	682b      	ldr	r3, [r5, #0]
 8012d70:	68a9      	ldr	r1, [r5, #8]
 8012d72:	686f      	ldr	r7, [r5, #4]
 8012d74:	68ea      	ldr	r2, [r5, #12]
 8012d76:	6121      	str	r1, [r4, #16]
 8012d78:	60a3      	str	r3, [r4, #8]
 8012d7a:	60e7      	str	r7, [r4, #12]
 8012d7c:	6162      	str	r2, [r4, #20]
  reassdatagrams = ipr;
 8012d7e:	4945      	ldr	r1, [pc, #276]	; (8012e94 <ip4_reass+0x2e4>)
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012d80:	692b      	ldr	r3, [r5, #16]
  reassdatagrams = ipr;
 8012d82:	600c      	str	r4, [r1, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012d84:	61a3      	str	r3, [r4, #24]
 8012d86:	e76a      	b.n	8012c5e <ip4_reass+0xae>
 8012d88:	6863      	ldr	r3, [r4, #4]
  if (ipr->p == NULL) {
 8012d8a:	b973      	cbnz	r3, 8012daa <ip4_reass+0x1fa>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8012d8c:	4b41      	ldr	r3, [pc, #260]	; (8012e94 <ip4_reass+0x2e4>)
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	42a3      	cmp	r3, r4
 8012d92:	d006      	beq.n	8012da2 <ip4_reass+0x1f2>
 8012d94:	4b40      	ldr	r3, [pc, #256]	; (8012e98 <ip4_reass+0x2e8>)
 8012d96:	f240 22ab 	movw	r2, #683	; 0x2ab
 8012d9a:	4940      	ldr	r1, [pc, #256]	; (8012e9c <ip4_reass+0x2ec>)
 8012d9c:	4840      	ldr	r0, [pc, #256]	; (8012ea0 <ip4_reass+0x2f0>)
 8012d9e:	f000 ff85 	bl	8013cac <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8012da2:	4620      	mov	r0, r4
 8012da4:	2100      	movs	r1, #0
 8012da6:	f7ff fdc3 	bl	8012930 <ip_reass_dequeue_datagram>
  IPFRAG_STATS_INC(ip_frag.drop);
 8012daa:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 8012dac:	4640      	mov	r0, r8
  return NULL;
 8012dae:	2700      	movs	r7, #0
  IPFRAG_STATS_INC(ip_frag.drop);
 8012db0:	3301      	adds	r3, #1
 8012db2:	86f3      	strh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 8012db4:	f7f9 ffcc 	bl	800cd50 <pbuf_free>
}
 8012db8:	4638      	mov	r0, r7
 8012dba:	b005      	add	sp, #20
 8012dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    IPFRAG_STATS_INC(ip_frag.err);
 8012dc0:	f8b6 3044 	ldrh.w	r3, [r6, #68]	; 0x44
 8012dc4:	3301      	adds	r3, #1
 8012dc6:	f8a6 3044 	strh.w	r3, [r6, #68]	; 0x44
    goto nullreturn;
 8012dca:	e7ee      	b.n	8012daa <ip4_reass+0x1fa>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012dcc:	4601      	mov	r1, r0
 8012dce:	4628      	mov	r0, r5
 8012dd0:	f7ff fe66 	bl	8012aa0 <ip_reass_remove_oldest_datagram>
 8012dd4:	b128      	cbz	r0, 8012de2 <ip4_reass+0x232>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8012dd6:	f8ba 3000 	ldrh.w	r3, [sl]
 8012dda:	445b      	add	r3, fp
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012ddc:	2b0a      	cmp	r3, #10
 8012dde:	f77f af1b 	ble.w	8012c18 <ip4_reass+0x68>
      IPFRAG_STATS_INC(ip_frag.memerr);
 8012de2:	8fb3      	ldrh	r3, [r6, #60]	; 0x3c
 8012de4:	3301      	adds	r3, #1
 8012de6:	87b3      	strh	r3, [r6, #60]	; 0x3c
 8012de8:	e7df      	b.n	8012daa <ip4_reass+0x1fa>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8012dea:	4659      	mov	r1, fp
 8012dec:	4628      	mov	r0, r5
 8012dee:	f7ff fe57 	bl	8012aa0 <ip_reass_remove_oldest_datagram>
 8012df2:	4583      	cmp	fp, r0
 8012df4:	dcf5      	bgt.n	8012de2 <ip4_reass+0x232>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012df6:	2004      	movs	r0, #4
 8012df8:	f7f9 fc94 	bl	800c724 <memp_malloc>
    if (ipr == NULL)
 8012dfc:	4604      	mov	r4, r0
 8012dfe:	2800      	cmp	r0, #0
 8012e00:	d1a8      	bne.n	8012d54 <ip4_reass+0x1a4>
 8012e02:	e7ee      	b.n	8012de2 <ip4_reass+0x232>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8012e04:	458c      	cmp	ip, r1
      iprh->next_pbuf = q;
 8012e06:	f8c9 2000 	str.w	r2, [r9]
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8012e0a:	88eb      	ldrh	r3, [r5, #6]
 8012e0c:	d8cd      	bhi.n	8012daa <ip4_reass+0x1fa>
 8012e0e:	4298      	cmp	r0, r3
 8012e10:	d3cb      	bcc.n	8012daa <ip4_reass+0x1fa>
        iprh_prev->next_pbuf = new_p;
 8012e12:	f8c5 8000 	str.w	r8, [r5]
        if (iprh_prev->end != iprh->start) {
 8012e16:	d184      	bne.n	8012d22 <ip4_reass+0x172>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012e18:	9b03      	ldr	r3, [sp, #12]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d044      	beq.n	8012ea8 <ip4_reass+0x2f8>
 8012e1e:	7fa3      	ldrb	r3, [r4, #30]
 8012e20:	07d9      	lsls	r1, r3, #31
 8012e22:	d51a      	bpl.n	8012e5a <ip4_reass+0x2aa>
    if (valid) {
 8012e24:	2f00      	cmp	r7, #0
 8012e26:	f000 80b8 	beq.w	8012f9a <ip4_reass+0x3ea>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8012e2a:	6863      	ldr	r3, [r4, #4]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d142      	bne.n	8012eb6 <ip4_reass+0x306>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012e30:	f8ba 3000 	ldrh.w	r3, [sl]
 8012e34:	449b      	add	fp, r3
  if (is_last) {
 8012e36:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012e38:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	f43f af79 	beq.w	8012d34 <ip4_reass+0x184>
 8012e42:	e77f      	b.n	8012d44 <ip4_reass+0x194>
        if (iprh->end > iprh_tmp->start) {
 8012e44:	4594      	cmp	ip, r2
      iprh->next_pbuf = q;
 8012e46:	f8c9 3000 	str.w	r3, [r9]
        if (iprh->end > iprh_tmp->start) {
 8012e4a:	d8ae      	bhi.n	8012daa <ip4_reass+0x1fa>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012e4c:	9b03      	ldr	r3, [sp, #12]
        ipr->p = new_p;
 8012e4e:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012e52:	b363      	cbz	r3, 8012eae <ip4_reass+0x2fe>
 8012e54:	7fa3      	ldrb	r3, [r4, #30]
 8012e56:	07db      	lsls	r3, r3, #31
 8012e58:	d4e7      	bmi.n	8012e2a <ip4_reass+0x27a>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012e5a:	f8ba 3000 	ldrh.w	r3, [sl]
  return NULL;
 8012e5e:	2700      	movs	r7, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012e60:	449b      	add	fp, r3
 8012e62:	f8aa b000 	strh.w	fp, [sl]
 8012e66:	e7a7      	b.n	8012db8 <ip4_reass+0x208>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8012e68:	89e0      	ldrh	r0, [r4, #14]
 8012e6a:	f7f8 fed1 	bl	800bc10 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012e6e:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8012e72:	2800      	cmp	r0, #0
 8012e74:	f43f aef3 	beq.w	8012c5e <ip4_reass+0xae>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8012e78:	682a      	ldr	r2, [r5, #0]
 8012e7a:	686f      	ldr	r7, [r5, #4]
 8012e7c:	68a8      	ldr	r0, [r5, #8]
 8012e7e:	68e9      	ldr	r1, [r5, #12]
 8012e80:	60a2      	str	r2, [r4, #8]
 8012e82:	60e7      	str	r7, [r4, #12]
 8012e84:	6120      	str	r0, [r4, #16]
 8012e86:	6161      	str	r1, [r4, #20]
 8012e88:	692a      	ldr	r2, [r5, #16]
 8012e8a:	61a2      	str	r2, [r4, #24]
 8012e8c:	e6e7      	b.n	8012c5e <ip4_reass+0xae>
 8012e8e:	bf00      	nop
 8012e90:	2401bdf8 	.word	0x2401bdf8
 8012e94:	2401416c 	.word	0x2401416c
 8012e98:	080169f4 	.word	0x080169f4
 8012e9c:	080169d4 	.word	0x080169d4
 8012ea0:	08014afc 	.word	0x08014afc
 8012ea4:	24014168 	.word	0x24014168
    if (valid) {
 8012ea8:	2f00      	cmp	r7, #0
 8012eaa:	f43f af3e 	beq.w	8012d2a <ip4_reass+0x17a>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8012eae:	6863      	ldr	r3, [r4, #4]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	f43f af3a 	beq.w	8012d2a <ip4_reass+0x17a>
 8012eb6:	6858      	ldr	r0, [r3, #4]
 8012eb8:	8883      	ldrh	r3, [r0, #4]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d1b8      	bne.n	8012e30 <ip4_reass+0x280>
        q = iprh->next_pbuf;
 8012ebe:	f8d9 3000 	ldr.w	r3, [r9]
        while (q != NULL) {
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	f000 80ab 	beq.w	801301e <ip4_reass+0x46e>
          iprh = (struct ip_reass_helper *)q->payload;
 8012ec8:	685d      	ldr	r5, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8012eca:	f8b9 3006 	ldrh.w	r3, [r9, #6]
 8012ece:	88aa      	ldrh	r2, [r5, #4]
 8012ed0:	429a      	cmp	r2, r3
 8012ed2:	d006      	beq.n	8012ee2 <ip4_reass+0x332>
 8012ed4:	e7ac      	b.n	8012e30 <ip4_reass+0x280>
          iprh = (struct ip_reass_helper *)q->payload;
 8012ed6:	685b      	ldr	r3, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8012ed8:	88e9      	ldrh	r1, [r5, #6]
 8012eda:	889a      	ldrh	r2, [r3, #4]
 8012edc:	461d      	mov	r5, r3
 8012ede:	4291      	cmp	r1, r2
 8012ee0:	d1a6      	bne.n	8012e30 <ip4_reass+0x280>
          q = iprh->next_pbuf;
 8012ee2:	682b      	ldr	r3, [r5, #0]
        while (q != NULL) {
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d1f6      	bne.n	8012ed6 <ip4_reass+0x326>
          LWIP_ASSERT("sanity check",
 8012ee8:	4285      	cmp	r5, r0
 8012eea:	d10f      	bne.n	8012f0c <ip4_reass+0x35c>
 8012eec:	4b52      	ldr	r3, [pc, #328]	; (8013038 <ip4_reass+0x488>)
 8012eee:	f240 12e1 	movw	r2, #481	; 0x1e1
 8012ef2:	4952      	ldr	r1, [pc, #328]	; (801303c <ip4_reass+0x48c>)
 8012ef4:	4852      	ldr	r0, [pc, #328]	; (8013040 <ip4_reass+0x490>)
 8012ef6:	f000 fed9 	bl	8013cac <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8012efa:	682b      	ldr	r3, [r5, #0]
 8012efc:	b133      	cbz	r3, 8012f0c <ip4_reass+0x35c>
 8012efe:	4b4e      	ldr	r3, [pc, #312]	; (8013038 <ip4_reass+0x488>)
 8012f00:	f240 12e3 	movw	r2, #483	; 0x1e3
 8012f04:	494f      	ldr	r1, [pc, #316]	; (8013044 <ip4_reass+0x494>)
 8012f06:	484e      	ldr	r0, [pc, #312]	; (8013040 <ip4_reass+0x490>)
 8012f08:	f000 fed0 	bl	8013cac <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012f0c:	f8ba 3000 	ldrh.w	r3, [sl]
 8012f10:	449b      	add	fp, r3
  if (is_last) {
 8012f12:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012f14:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	f000 8082 	beq.w	8013022 <ip4_reass+0x472>
 8012f1e:	8ba0      	ldrh	r0, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8012f20:	4623      	mov	r3, r4
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8012f22:	6861      	ldr	r1, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8012f24:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8012f26:	f853 2f08 	ldr.w	r2, [r3, #8]!
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8012f2a:	684f      	ldr	r7, [r1, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8012f2c:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8012f2e:	689d      	ldr	r5, [r3, #8]
 8012f30:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8012f34:	68d9      	ldr	r1, [r3, #12]
 8012f36:	60bd      	str	r5, [r7, #8]
 8012f38:	f8c7 c004 	str.w	ip, [r7, #4]
 8012f3c:	60f9      	str	r1, [r7, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8012f3e:	683d      	ldr	r5, [r7, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8012f40:	603a      	str	r2, [r7, #0]
 8012f42:	691a      	ldr	r2, [r3, #16]
 8012f44:	613a      	str	r2, [r7, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8012f46:	f7f8 fe63 	bl	800bc10 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 8012f4a:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8012f4c:	8078      	strh	r0, [r7, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8012f4e:	71bb      	strb	r3, [r7, #6]
 8012f50:	71fb      	strb	r3, [r7, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8012f52:	72bb      	strb	r3, [r7, #10]
 8012f54:	72fb      	strb	r3, [r7, #11]
    p = ipr->p;
 8012f56:	6867      	ldr	r7, [r4, #4]
    while (r != NULL) {
 8012f58:	b16d      	cbz	r5, 8012f76 <ip4_reass+0x3c6>
 8012f5a:	46a0      	mov	r8, r4
      iprh = (struct ip_reass_helper *)r->payload;
 8012f5c:	686c      	ldr	r4, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 8012f5e:	2114      	movs	r1, #20
 8012f60:	4628      	mov	r0, r5
 8012f62:	f7f9 feb9 	bl	800ccd8 <pbuf_remove_header>
      pbuf_cat(p, r);
 8012f66:	4629      	mov	r1, r5
 8012f68:	4638      	mov	r0, r7
 8012f6a:	f7fa f88f 	bl	800d08c <pbuf_cat>
      r = iprh->next_pbuf;
 8012f6e:	6825      	ldr	r5, [r4, #0]
    while (r != NULL) {
 8012f70:	2d00      	cmp	r5, #0
 8012f72:	d1f3      	bne.n	8012f5c <ip4_reass+0x3ac>
 8012f74:	4644      	mov	r4, r8
    if (ipr == reassdatagrams) {
 8012f76:	4b34      	ldr	r3, [pc, #208]	; (8013048 <ip4_reass+0x498>)
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	42a3      	cmp	r3, r4
 8012f7c:	d034      	beq.n	8012fe8 <ip4_reass+0x438>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012f7e:	b193      	cbz	r3, 8012fa6 <ip4_reass+0x3f6>
        if (ipr_prev->next == ipr) {
 8012f80:	6819      	ldr	r1, [r3, #0]
 8012f82:	428c      	cmp	r4, r1
 8012f84:	d00f      	beq.n	8012fa6 <ip4_reass+0x3f6>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012f86:	b179      	cbz	r1, 8012fa8 <ip4_reass+0x3f8>
        if (ipr_prev->next == ipr) {
 8012f88:	680b      	ldr	r3, [r1, #0]
 8012f8a:	42a3      	cmp	r3, r4
 8012f8c:	d00c      	beq.n	8012fa8 <ip4_reass+0x3f8>
 8012f8e:	4619      	mov	r1, r3
 8012f90:	e7f9      	b.n	8012f86 <ip4_reass+0x3d6>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012f92:	7fa3      	ldrb	r3, [r4, #30]
 8012f94:	07da      	lsls	r2, r3, #31
 8012f96:	f57f af60 	bpl.w	8012e5a <ip4_reass+0x2aa>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012f9a:	f8ba 3000 	ldrh.w	r3, [sl]
 8012f9e:	449b      	add	fp, r3
 8012fa0:	f8aa b000 	strh.w	fp, [sl]
 8012fa4:	e6ce      	b.n	8012d44 <ip4_reass+0x194>
        if (ipr_prev->next == ipr) {
 8012fa6:	4619      	mov	r1, r3
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8012fa8:	4620      	mov	r0, r4
 8012faa:	f7ff fcc1 	bl	8012930 <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 8012fae:	4638      	mov	r0, r7
 8012fb0:	f7fa f842 	bl	800d038 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8012fb4:	f8ba 3000 	ldrh.w	r3, [sl]
    clen = pbuf_clen(p);
 8012fb8:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8012fba:	4283      	cmp	r3, r0
 8012fbc:	d208      	bcs.n	8012fd0 <ip4_reass+0x420>
 8012fbe:	4b1e      	ldr	r3, [pc, #120]	; (8013038 <ip4_reass+0x488>)
 8012fc0:	f240 229b 	movw	r2, #667	; 0x29b
 8012fc4:	4921      	ldr	r1, [pc, #132]	; (801304c <ip4_reass+0x49c>)
 8012fc6:	481e      	ldr	r0, [pc, #120]	; (8013040 <ip4_reass+0x490>)
 8012fc8:	f000 fe70 	bl	8013cac <iprintf>
 8012fcc:	f8ba 3000 	ldrh.w	r3, [sl]
    MIB2_STATS_INC(mib2.ipreasmoks);
 8012fd0:	f8d6 2120 	ldr.w	r2, [r6, #288]	; 0x120
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8012fd4:	1b1b      	subs	r3, r3, r4
}
 8012fd6:	4638      	mov	r0, r7
    MIB2_STATS_INC(mib2.ipreasmoks);
 8012fd8:	3201      	adds	r2, #1
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8012fda:	f8aa 3000 	strh.w	r3, [sl]
    MIB2_STATS_INC(mib2.ipreasmoks);
 8012fde:	f8c6 2120 	str.w	r2, [r6, #288]	; 0x120
}
 8012fe2:	b005      	add	sp, #20
 8012fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ipr_prev = NULL;
 8012fe8:	2100      	movs	r1, #0
 8012fea:	e7dd      	b.n	8012fa8 <ip4_reass+0x3f8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012fec:	9b03      	ldr	r3, [sp, #12]
      ipr->p = new_p;
 8012fee:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	f43f af5b 	beq.w	8012eae <ip4_reass+0x2fe>
 8012ff8:	7fa3      	ldrb	r3, [r4, #30]
 8012ffa:	07d8      	lsls	r0, r3, #31
 8012ffc:	f57f af2d 	bpl.w	8012e5a <ip4_reass+0x2aa>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8013000:	4643      	mov	r3, r8
 8013002:	2b00      	cmp	r3, #0
 8013004:	d0c9      	beq.n	8012f9a <ip4_reass+0x3ea>
 8013006:	e756      	b.n	8012eb6 <ip4_reass+0x306>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8013008:	4b0b      	ldr	r3, [pc, #44]	; (8013038 <ip4_reass+0x488>)
 801300a:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801300e:	4910      	ldr	r1, [pc, #64]	; (8013050 <ip4_reass+0x4a0>)
 8013010:	480b      	ldr	r0, [pc, #44]	; (8013040 <ip4_reass+0x490>)
 8013012:	f000 fe4b 	bl	8013cac <iprintf>
 8013016:	88eb      	ldrh	r3, [r5, #6]
 8013018:	f8b9 0004 	ldrh.w	r0, [r9, #4]
 801301c:	e67d      	b.n	8012d1a <ip4_reass+0x16a>
        while (q != NULL) {
 801301e:	464d      	mov	r5, r9
 8013020:	e762      	b.n	8012ee8 <ip4_reass+0x338>
    u16_t datagram_len = (u16_t)(offset + len);
 8013022:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 8013026:	4413      	add	r3, r2
 8013028:	4618      	mov	r0, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801302a:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801302c:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801302e:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 8013032:	83a0      	strh	r0, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8013034:	77a3      	strb	r3, [r4, #30]
 8013036:	e773      	b.n	8012f20 <ip4_reass+0x370>
 8013038:	080169f4 	.word	0x080169f4
 801303c:	08016984 	.word	0x08016984
 8013040:	08014afc 	.word	0x08014afc
 8013044:	08016994 	.word	0x08016994
 8013048:	2401416c 	.word	0x2401416c
 801304c:	080169b8 	.word	0x080169b8
 8013050:	08016964 	.word	0x08016964

08013054 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8013054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8013058:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
{
 801305a:	b08d      	sub	sp, #52	; 0x34
 801305c:	4605      	mov	r5, r0
 801305e:	920a      	str	r2, [sp, #40]	; 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8013060:	f1b3 0214 	subs.w	r2, r3, #20
{
 8013064:	9106      	str	r1, [sp, #24]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8013066:	bf48      	it	mi
 8013068:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801306c:	6843      	ldr	r3, [r0, #4]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801306e:	781c      	ldrb	r4, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8013070:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  original_iphdr = (struct ip_hdr *)p->payload;
 8013074:	461e      	mov	r6, r3
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8013076:	f004 040f 	and.w	r4, r4, #15
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801307a:	9205      	str	r2, [sp, #20]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801307c:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 8013080:	f1ba 0f14 	cmp.w	sl, #20
 8013084:	f040 80e5 	bne.w	8013252 <ip4_frag+0x1fe>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8013088:	8943      	ldrh	r3, [r0, #10]
 801308a:	2b13      	cmp	r3, #19
 801308c:	f240 80e7 	bls.w	801325e <ip4_frag+0x20a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8013090:	88f0      	ldrh	r0, [r6, #6]
 8013092:	f7f8 fdbd 	bl	800bc10 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 8013096:	f8b5 9008 	ldrh.w	r9, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 801309a:	f3c0 030c 	ubfx	r3, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 801309e:	f1a9 0914 	sub.w	r9, r9, #20
  ofo = tmp & IP_OFFMASK;
 80130a2:	9304      	str	r3, [sp, #16]
 80130a4:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 80130a8:	fa1f f989 	uxth.w	r9, r9
 80130ac:	930b      	str	r3, [sp, #44]	; 0x2c

  while (left) {
 80130ae:	f1b9 0f00 	cmp.w	r9, #0
 80130b2:	f000 80d1 	beq.w	8013258 <ip4_frag+0x204>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80130b6:	9b05      	ldr	r3, [sp, #20]
  u16_t newpbuflen = 0;
 80130b8:	2400      	movs	r4, #0
 80130ba:	4a6e      	ldr	r2, [pc, #440]	; (8013274 <ip4_frag+0x220>)
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80130bc:	00db      	lsls	r3, r3, #3
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80130be:	f8cd 900c 	str.w	r9, [sp, #12]
 80130c2:	46b1      	mov	r9, r6
 80130c4:	9207      	str	r2, [sp, #28]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80130c6:	b29b      	uxth	r3, r3
 80130c8:	9308      	str	r3, [sp, #32]
 80130ca:	9b08      	ldr	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80130cc:	f44f 7220 	mov.w	r2, #640	; 0x280
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80130d0:	9e03      	ldr	r6, [sp, #12]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80130d2:	2114      	movs	r1, #20
 80130d4:	200e      	movs	r0, #14
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80130d6:	42b3      	cmp	r3, r6
 80130d8:	bf28      	it	cs
 80130da:	4633      	movcs	r3, r6
 80130dc:	9302      	str	r3, [sp, #8]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80130de:	f7f9 feab 	bl	800ce38 <pbuf_alloc>
    if (rambuf == NULL) {
 80130e2:	4683      	mov	fp, r0
 80130e4:	2800      	cmp	r0, #0
 80130e6:	f000 809e 	beq.w	8013226 <ip4_frag+0x1d2>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80130ea:	8943      	ldrh	r3, [r0, #10]
 80130ec:	2b13      	cmp	r3, #19
 80130ee:	f240 80a5 	bls.w	801323c <ip4_frag+0x1e8>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80130f2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80130f6:	f8d9 2000 	ldr.w	r2, [r9]
 80130fa:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80130fe:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8013102:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8013106:	601a      	str	r2, [r3, #0]
 8013108:	605e      	str	r6, [r3, #4]
 801310a:	6098      	str	r0, [r3, #8]
 801310c:	60d9      	str	r1, [r3, #12]
 801310e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8013112:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8013114:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013118:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 801311a:	9b02      	ldr	r3, [sp, #8]
 801311c:	b373      	cbz	r3, 801317c <ip4_frag+0x128>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801311e:	896b      	ldrh	r3, [r5, #10]
    while (left_to_copy) {
 8013120:	9f02      	ldr	r7, [sp, #8]
      u16_t plen = (u16_t)(p->len - poff);
 8013122:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8013126:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 8013128:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801312a:	d36e      	bcc.n	801320a <ip4_frag+0x1b6>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801312c:	42bc      	cmp	r4, r7
 801312e:	bf28      	it	cs
 8013130:	463c      	movcs	r4, r7
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8013132:	2c00      	cmp	r4, #0
 8013134:	d060      	beq.n	80131f8 <ip4_frag+0x1a4>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8013136:	2005      	movs	r0, #5
 8013138:	f7f9 faf4 	bl	800c724 <memp_malloc>
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801313c:	2241      	movs	r2, #65	; 0x41
      if (pcr == NULL) {
 801313e:	4680      	mov	r8, r0
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013140:	4621      	mov	r1, r4
 8013142:	4603      	mov	r3, r0
      if (pcr == NULL) {
 8013144:	2800      	cmp	r0, #0
 8013146:	d06b      	beq.n	8013220 <ip4_frag+0x1cc>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013148:	9401      	str	r4, [sp, #4]
 801314a:	2000      	movs	r0, #0
 801314c:	686e      	ldr	r6, [r5, #4]
 801314e:	4456      	add	r6, sl
 8013150:	9600      	str	r6, [sp, #0]
 8013152:	f7f9 fda1 	bl	800cc98 <pbuf_alloced_custom>
                                    (u8_t *)p->payload + poff, newpbuflen);
      if (newpbuf == NULL) {
 8013156:	4606      	mov	r6, r0
 8013158:	2800      	cmp	r0, #0
 801315a:	d05e      	beq.n	801321a <ip4_frag+0x1c6>
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 801315c:	4628      	mov	r0, r5

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801315e:	1b3f      	subs	r7, r7, r4
      pbuf_ref(p);
 8013160:	f7f9 ff76 	bl	800d050 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8013164:	4b44      	ldr	r3, [pc, #272]	; (8013278 <ip4_frag+0x224>)
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8013166:	b2bf      	uxth	r7, r7
      pcr->original = p;
 8013168:	f8c8 5014 	str.w	r5, [r8, #20]
      pbuf_cat(rambuf, newpbuf);
 801316c:	4631      	mov	r1, r6
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801316e:	f8c8 3010 	str.w	r3, [r8, #16]
      pbuf_cat(rambuf, newpbuf);
 8013172:	4658      	mov	r0, fp
 8013174:	f7f9 ff8a 	bl	800d08c <pbuf_cat>
      if (left_to_copy) {
 8013178:	2f00      	cmp	r7, #0
 801317a:	d13d      	bne.n	80131f8 <ip4_frag+0x1a4>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801317c:	9b06      	ldr	r3, [sp, #24]
    poff = (u16_t)(poff + newpbuflen);
 801317e:	44a2      	add	sl, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8013180:	9a04      	ldr	r2, [sp, #16]
    last = (left <= netif->mtu - IP_HLEN);
 8013182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    poff = (u16_t)(poff + newpbuflen);
 8013184:	fa1f fa8a 	uxth.w	sl, sl
    tmp = (IP_OFFMASK & (ofo));
 8013188:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 801318c:	9a03      	ldr	r2, [sp, #12]
    last = (left <= netif->mtu - IP_HLEN);
 801318e:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8013190:	4293      	cmp	r3, r2
 8013192:	dd5b      	ble.n	801324c <ip4_frag+0x1f8>
 8013194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013196:	2b00      	cmp	r3, #0
 8013198:	d158      	bne.n	801324c <ip4_frag+0x1f8>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801319a:	f7f8 fd39 	bl	800bc10 <lwip_htons>
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801319e:	9f02      	ldr	r7, [sp, #8]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80131a0:	9e09      	ldr	r6, [sp, #36]	; 0x24
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80131a2:	463b      	mov	r3, r7
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80131a4:	80f0      	strh	r0, [r6, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80131a6:	3314      	adds	r3, #20
 80131a8:	b298      	uxth	r0, r3
 80131aa:	f7f8 fd31 	bl	800bc10 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 80131ae:	2300      	movs	r3, #0
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80131b0:	4659      	mov	r1, fp
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80131b2:	8070      	strh	r0, [r6, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80131b4:	72b3      	strb	r3, [r6, #10]
 80131b6:	72f3      	strb	r3, [r6, #11]
    netif->output(netif, rambuf, dest);
 80131b8:	9b06      	ldr	r3, [sp, #24]
 80131ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80131bc:	4618      	mov	r0, r3
 80131be:	695b      	ldr	r3, [r3, #20]
 80131c0:	4798      	blx	r3
    IPFRAG_STATS_INC(ip_frag.xmit);
 80131c2:	9a07      	ldr	r2, [sp, #28]
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80131c4:	4658      	mov	r0, fp
    IPFRAG_STATS_INC(ip_frag.xmit);
 80131c6:	8e13      	ldrh	r3, [r2, #48]	; 0x30
 80131c8:	3301      	adds	r3, #1
 80131ca:	8613      	strh	r3, [r2, #48]	; 0x30
    pbuf_free(rambuf);
 80131cc:	f7f9 fdc0 	bl	800cd50 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80131d0:	9b03      	ldr	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 80131d2:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
    left = (u16_t)(left - fragsize);
 80131d6:	1bdb      	subs	r3, r3, r7
    ofo = (u16_t)(ofo + nfb);
 80131d8:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 80131da:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 80131dc:	b292      	uxth	r2, r2
    left = (u16_t)(left - fragsize);
 80131de:	9303      	str	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 80131e0:	9204      	str	r2, [sp, #16]
  while (left) {
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	f47f af71 	bne.w	80130ca <ip4_frag+0x76>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
 80131e8:	9a07      	ldr	r2, [sp, #28]
  return ERR_OK;
 80131ea:	2000      	movs	r0, #0
  MIB2_STATS_INC(mib2.ipfragoks);
 80131ec:	f8d2 3128 	ldr.w	r3, [r2, #296]	; 0x128
 80131f0:	3301      	adds	r3, #1
 80131f2:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
  return ERR_OK;
 80131f6:	e01e      	b.n	8013236 <ip4_frag+0x1e2>
        p = p->next;
 80131f8:	682d      	ldr	r5, [r5, #0]
 80131fa:	f04f 0a00 	mov.w	sl, #0
      u16_t plen = (u16_t)(p->len - poff);
 80131fe:	896b      	ldrh	r3, [r5, #10]
 8013200:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8013204:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 8013206:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8013208:	d290      	bcs.n	801312c <ip4_frag+0xd8>
 801320a:	4b1c      	ldr	r3, [pc, #112]	; (801327c <ip4_frag+0x228>)
 801320c:	f240 322d 	movw	r2, #813	; 0x32d
 8013210:	491b      	ldr	r1, [pc, #108]	; (8013280 <ip4_frag+0x22c>)
 8013212:	481c      	ldr	r0, [pc, #112]	; (8013284 <ip4_frag+0x230>)
 8013214:	f000 fd4a 	bl	8013cac <iprintf>
 8013218:	e788      	b.n	801312c <ip4_frag+0xd8>
        ip_frag_free_pbuf_custom_ref(pcr);
 801321a:	4640      	mov	r0, r8
 801321c:	f7ff fc7a 	bl	8012b14 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8013220:	4658      	mov	r0, fp
 8013222:	f7f9 fd95 	bl	800cd50 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
 8013226:	9a07      	ldr	r2, [sp, #28]
  return ERR_MEM;
 8013228:	f04f 30ff 	mov.w	r0, #4294967295
  MIB2_STATS_INC(mib2.ipfragfails);
 801322c:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
 8013230:	3301      	adds	r3, #1
 8013232:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
}
 8013236:	b00d      	add	sp, #52	; 0x34
 8013238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801323c:	4b0f      	ldr	r3, [pc, #60]	; (801327c <ip4_frag+0x228>)
 801323e:	f240 3225 	movw	r2, #805	; 0x325
 8013242:	4911      	ldr	r1, [pc, #68]	; (8013288 <ip4_frag+0x234>)
 8013244:	480f      	ldr	r0, [pc, #60]	; (8013284 <ip4_frag+0x230>)
 8013246:	f000 fd31 	bl	8013cac <iprintf>
 801324a:	e752      	b.n	80130f2 <ip4_frag+0x9e>
      tmp = tmp | IP_MF;
 801324c:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8013250:	e7a3      	b.n	801319a <ip4_frag+0x146>
    return ERR_VAL;
 8013252:	f06f 0005 	mvn.w	r0, #5
 8013256:	e7ee      	b.n	8013236 <ip4_frag+0x1e2>
 8013258:	4b06      	ldr	r3, [pc, #24]	; (8013274 <ip4_frag+0x220>)
 801325a:	9307      	str	r3, [sp, #28]
 801325c:	e7c4      	b.n	80131e8 <ip4_frag+0x194>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801325e:	4b07      	ldr	r3, [pc, #28]	; (801327c <ip4_frag+0x228>)
 8013260:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8013264:	4909      	ldr	r1, [pc, #36]	; (801328c <ip4_frag+0x238>)
 8013266:	4807      	ldr	r0, [pc, #28]	; (8013284 <ip4_frag+0x230>)
 8013268:	f000 fd20 	bl	8013cac <iprintf>
 801326c:	f06f 0005 	mvn.w	r0, #5
 8013270:	e7e1      	b.n	8013236 <ip4_frag+0x1e2>
 8013272:	bf00      	nop
 8013274:	2401bdf8 	.word	0x2401bdf8
 8013278:	08012b4d 	.word	0x08012b4d
 801327c:	080169f4 	.word	0x080169f4
 8013280:	08016954 	.word	0x08016954
 8013284:	08014afc 	.word	0x08014afc
 8013288:	08016934 	.word	0x08016934
 801328c:	08016918 	.word	0x08016918

08013290 <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8013290:	8943      	ldrh	r3, [r0, #10]
 8013292:	2b0e      	cmp	r3, #14
{
 8013294:	b570      	push	{r4, r5, r6, lr}
 8013296:	4604      	mov	r4, r0
 8013298:	460d      	mov	r5, r1
  if (p->len <= SIZEOF_ETH_HDR) {
 801329a:	d80e      	bhi.n	80132ba <ethernet_input+0x2a>
    /* a packet with only an ethernet header (or less) is not valid for us */
    ETHARP_STATS_INC(etharp.proterr);
 801329c:	4b32      	ldr	r3, [pc, #200]	; (8013368 <ethernet_input+0xd8>)
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
 801329e:	6d08      	ldr	r0, [r1, #80]	; 0x50
    ETHARP_STATS_INC(etharp.drop);
 80132a0:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 80132a2:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
 80132a4:	3001      	adds	r0, #1
    ETHARP_STATS_INC(etharp.drop);
 80132a6:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 80132a8:	3101      	adds	r1, #1
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
 80132aa:	6528      	str	r0, [r5, #80]	; 0x50
    ETHARP_STATS_INC(etharp.drop);
 80132ac:	83da      	strh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 80132ae:	8519      	strh	r1, [r3, #40]	; 0x28
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 80132b0:	4620      	mov	r0, r4
 80132b2:	f7f9 fd4d 	bl	800cd50 <pbuf_free>
  return ERR_OK;
}
 80132b6:	2000      	movs	r0, #0
 80132b8:	bd70      	pop	{r4, r5, r6, pc}
  if (p->if_idx == NETIF_NO_INDEX) {
 80132ba:	7bc3      	ldrb	r3, [r0, #15]
 80132bc:	b91b      	cbnz	r3, 80132c6 <ethernet_input+0x36>
    p->if_idx = netif_get_index(netif);
 80132be:	f891 3034 	ldrb.w	r3, [r1, #52]	; 0x34
 80132c2:	3301      	adds	r3, #1
 80132c4:	73c3      	strb	r3, [r0, #15]
  ethhdr = (struct eth_hdr *)p->payload;
 80132c6:	6860      	ldr	r0, [r4, #4]
  if (ethhdr->dest.addr[0] & 1) {
 80132c8:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 80132ca:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 80132cc:	07d9      	lsls	r1, r3, #31
 80132ce:	d50a      	bpl.n	80132e6 <ethernet_input+0x56>
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80132d0:	2b01      	cmp	r3, #1
 80132d2:	d039      	beq.n	8013348 <ethernet_input+0xb8>
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80132d4:	2206      	movs	r2, #6
 80132d6:	4925      	ldr	r1, [pc, #148]	; (801336c <ethernet_input+0xdc>)
 80132d8:	f000 fc1e 	bl	8013b18 <memcmp>
 80132dc:	b918      	cbnz	r0, 80132e6 <ethernet_input+0x56>
      p->flags |= PBUF_FLAG_LLBCAST;
 80132de:	7b63      	ldrb	r3, [r4, #13]
 80132e0:	f043 0308 	orr.w	r3, r3, #8
 80132e4:	7363      	strb	r3, [r4, #13]
  switch (type) {
 80132e6:	2e08      	cmp	r6, #8
 80132e8:	d01f      	beq.n	801332a <ethernet_input+0x9a>
 80132ea:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 80132ee:	d111      	bne.n	8013314 <ethernet_input+0x84>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80132f0:	f895 3031 	ldrb.w	r3, [r5, #49]	; 0x31
 80132f4:	071b      	lsls	r3, r3, #28
 80132f6:	d5db      	bpl.n	80132b0 <ethernet_input+0x20>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80132f8:	210e      	movs	r1, #14
 80132fa:	4620      	mov	r0, r4
 80132fc:	f7f9 fcec 	bl	800ccd8 <pbuf_remove_header>
 8013300:	2800      	cmp	r0, #0
 8013302:	d02c      	beq.n	801335e <ethernet_input+0xce>
        ETHARP_STATS_INC(etharp.lenerr);
 8013304:	4b18      	ldr	r3, [pc, #96]	; (8013368 <ethernet_input+0xd8>)
 8013306:	8c59      	ldrh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 8013308:	8bda      	ldrh	r2, [r3, #30]
        ETHARP_STATS_INC(etharp.lenerr);
 801330a:	3101      	adds	r1, #1
        ETHARP_STATS_INC(etharp.drop);
 801330c:	3201      	adds	r2, #1
        ETHARP_STATS_INC(etharp.lenerr);
 801330e:	8459      	strh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 8013310:	83da      	strh	r2, [r3, #30]
        goto free_and_return;
 8013312:	e7cd      	b.n	80132b0 <ethernet_input+0x20>
      ETHARP_STATS_INC(etharp.proterr);
 8013314:	4b14      	ldr	r3, [pc, #80]	; (8013368 <ethernet_input+0xd8>)
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
 8013316:	6d68      	ldr	r0, [r5, #84]	; 0x54
      ETHARP_STATS_INC(etharp.proterr);
 8013318:	8d19      	ldrh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801331a:	8bda      	ldrh	r2, [r3, #30]
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
 801331c:	3001      	adds	r0, #1
      ETHARP_STATS_INC(etharp.proterr);
 801331e:	3101      	adds	r1, #1
      ETHARP_STATS_INC(etharp.drop);
 8013320:	3201      	adds	r2, #1
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
 8013322:	6568      	str	r0, [r5, #84]	; 0x54
      ETHARP_STATS_INC(etharp.proterr);
 8013324:	8519      	strh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 8013326:	83da      	strh	r2, [r3, #30]
      goto free_and_return;
 8013328:	e7c2      	b.n	80132b0 <ethernet_input+0x20>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801332a:	f895 3031 	ldrb.w	r3, [r5, #49]	; 0x31
 801332e:	071a      	lsls	r2, r3, #28
 8013330:	d5be      	bpl.n	80132b0 <ethernet_input+0x20>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8013332:	210e      	movs	r1, #14
 8013334:	4620      	mov	r0, r4
 8013336:	f7f9 fccf 	bl	800ccd8 <pbuf_remove_header>
 801333a:	2800      	cmp	r0, #0
 801333c:	d1b8      	bne.n	80132b0 <ethernet_input+0x20>
        ip4_input(p, netif);
 801333e:	4629      	mov	r1, r5
 8013340:	4620      	mov	r0, r4
 8013342:	f7ff f8d1 	bl	80124e8 <ip4_input>
      break;
 8013346:	e7b6      	b.n	80132b6 <ethernet_input+0x26>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013348:	7843      	ldrb	r3, [r0, #1]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d1cb      	bne.n	80132e6 <ethernet_input+0x56>
 801334e:	7883      	ldrb	r3, [r0, #2]
 8013350:	2b5e      	cmp	r3, #94	; 0x5e
 8013352:	d1c8      	bne.n	80132e6 <ethernet_input+0x56>
        p->flags |= PBUF_FLAG_LLMCAST;
 8013354:	7b63      	ldrb	r3, [r4, #13]
 8013356:	f043 0310 	orr.w	r3, r3, #16
 801335a:	7363      	strb	r3, [r4, #13]
 801335c:	e7c3      	b.n	80132e6 <ethernet_input+0x56>
        etharp_input(p, netif);
 801335e:	4629      	mov	r1, r5
 8013360:	4620      	mov	r0, r4
 8013362:	f7fe fc23 	bl	8011bac <etharp_input>
      break;
 8013366:	e7a6      	b.n	80132b6 <ethernet_input+0x26>
 8013368:	2401bdf8 	.word	0x2401bdf8
 801336c:	08016abc 	.word	0x08016abc

08013370 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8013370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013374:	460c      	mov	r4, r1
 8013376:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8013378:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 801337c:	4616      	mov	r6, r2
 801337e:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8013380:	f7f8 fc46 	bl	800bc10 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8013384:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8013386:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8013388:	4620      	mov	r0, r4
 801338a:	f7f9 fca1 	bl	800ccd0 <pbuf_add_header>
 801338e:	b9e0      	cbnz	r0, 80133ca <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8013390:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8013392:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8013396:	683b      	ldr	r3, [r7, #0]
 8013398:	600b      	str	r3, [r1, #0]
 801339a:	88bb      	ldrh	r3, [r7, #4]
 801339c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801339e:	6833      	ldr	r3, [r6, #0]
 80133a0:	f8c1 3006 	str.w	r3, [r1, #6]
 80133a4:	88b3      	ldrh	r3, [r6, #4]
 80133a6:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80133a8:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 80133ac:	2b06      	cmp	r3, #6
 80133ae:	d006      	beq.n	80133be <ethernet_output+0x4e>
 80133b0:	4b0a      	ldr	r3, [pc, #40]	; (80133dc <ethernet_output+0x6c>)
 80133b2:	f240 1233 	movw	r2, #307	; 0x133
 80133b6:	490a      	ldr	r1, [pc, #40]	; (80133e0 <ethernet_output+0x70>)
 80133b8:	480a      	ldr	r0, [pc, #40]	; (80133e4 <ethernet_output+0x74>)
 80133ba:	f000 fc77 	bl	8013cac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80133be:	4621      	mov	r1, r4
 80133c0:	69ab      	ldr	r3, [r5, #24]
 80133c2:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 80133c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 80133c8:	4718      	bx	r3
  LINK_STATS_INC(link.lenerr);
 80133ca:	4a07      	ldr	r2, [pc, #28]	; (80133e8 <ethernet_output+0x78>)
}
 80133cc:	f06f 0001 	mvn.w	r0, #1
  LINK_STATS_INC(link.lenerr);
 80133d0:	8953      	ldrh	r3, [r2, #10]
 80133d2:	3301      	adds	r3, #1
 80133d4:	8153      	strh	r3, [r2, #10]
}
 80133d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133da:	bf00      	nop
 80133dc:	08016ac4 	.word	0x08016ac4
 80133e0:	08016afc 	.word	0x08016afc
 80133e4:	08014afc 	.word	0x08014afc
 80133e8:	2401bdf8 	.word	0x2401bdf8

080133ec <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 80133ec:	460b      	mov	r3, r1
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 80133ee:	2200      	movs	r2, #0
 80133f0:	2104      	movs	r1, #4
{
 80133f2:	b510      	push	{r4, lr}
 80133f4:	4604      	mov	r4, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 80133f6:	4618      	mov	r0, r3
 80133f8:	f7f6 f95c 	bl	80096b4 <osMessageQueueNew>
#endif
#if SYS_STATS
  ++lwip_stats.sys.mbox.used;
 80133fc:	4a09      	ldr	r2, [pc, #36]	; (8013424 <sys_mbox_new+0x38>)
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 80133fe:	6020      	str	r0, [r4, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8013400:	fab0 f080 	clz	r0, r0
  ++lwip_stats.sys.mbox.used;
 8013404:	f8b2 30f8 	ldrh.w	r3, [r2, #248]	; 0xf8
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 8013408:	f8b2 10fa 	ldrh.w	r1, [r2, #250]	; 0xfa
  if(*mbox == NULL)
 801340c:	0940      	lsrs	r0, r0, #5
  ++lwip_stats.sys.mbox.used;
 801340e:	3301      	adds	r3, #1
    return ERR_MEM;

  return ERR_OK;
}
 8013410:	4240      	negs	r0, r0
  ++lwip_stats.sys.mbox.used;
 8013412:	b29b      	uxth	r3, r3
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 8013414:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mbox.used;
 8013416:	f8a2 30f8 	strh.w	r3, [r2, #248]	; 0xf8
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
 801341a:	bf38      	it	cc
 801341c:	f8a2 30fa 	strhcc.w	r3, [r2, #250]	; 0xfa
}
 8013420:	bd10      	pop	{r4, pc}
 8013422:	bf00      	nop
 8013424:	2401bdf8 	.word	0x2401bdf8

08013428 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8013428:	b510      	push	{r4, lr}
 801342a:	b082      	sub	sp, #8
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801342c:	2300      	movs	r3, #0
 801342e:	6800      	ldr	r0, [r0, #0]
{
 8013430:	ac02      	add	r4, sp, #8
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8013432:	461a      	mov	r2, r3
{
 8013434:	f844 1d04 	str.w	r1, [r4, #-4]!
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8013438:	4621      	mov	r1, r4
 801343a:	f7f6 f977 	bl	800972c <osMessageQueuePut>
 801343e:	b908      	cbnz	r0, 8013444 <sys_mbox_trypost+0x1c>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8013440:	b002      	add	sp, #8
 8013442:	bd10      	pop	{r4, pc}
    lwip_stats.sys.mbox.err++;
 8013444:	4a04      	ldr	r2, [pc, #16]	; (8013458 <sys_mbox_trypost+0x30>)
 8013446:	f04f 30ff 	mov.w	r0, #4294967295
 801344a:	f8b2 30fc 	ldrh.w	r3, [r2, #252]	; 0xfc
 801344e:	3301      	adds	r3, #1
 8013450:	f8a2 30fc 	strh.w	r3, [r2, #252]	; 0xfc
 8013454:	e7f4      	b.n	8013440 <sys_mbox_trypost+0x18>
 8013456:	bf00      	nop
 8013458:	2401bdf8 	.word	0x2401bdf8

0801345c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801345c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801345e:	4615      	mov	r5, r2
 8013460:	4606      	mov	r6, r0
 8013462:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8013464:	f7f5 ff98 	bl	8009398 <osKernelGetTickCount>
 8013468:	4604      	mov	r4, r0
#endif
  if(timeout != 0)
 801346a:	b155      	cbz	r5, 8013482 <sys_arch_mbox_fetch+0x26>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801346c:	462b      	mov	r3, r5
 801346e:	4639      	mov	r1, r7
 8013470:	6830      	ldr	r0, [r6, #0]
 8013472:	2200      	movs	r2, #0
 8013474:	f7f6 f998 	bl	80097a8 <osMessageQueueGet>
    if (status == osOK)
 8013478:	b970      	cbnz	r0, 8013498 <sys_arch_mbox_fetch+0x3c>
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
 801347a:	f7f5 ff8d 	bl	8009398 <osKernelGetTickCount>
 801347e:	1b00      	subs	r0, r0, r4
#endif
  }
}
 8013480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8013482:	462a      	mov	r2, r5
 8013484:	4639      	mov	r1, r7
 8013486:	f04f 33ff 	mov.w	r3, #4294967295
 801348a:	6830      	ldr	r0, [r6, #0]
 801348c:	f7f6 f98c 	bl	80097a8 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8013490:	f7f5 ff82 	bl	8009398 <osKernelGetTickCount>
 8013494:	1b00      	subs	r0, r0, r4
 8013496:	e7f3      	b.n	8013480 <sys_arch_mbox_fetch+0x24>
      return SYS_ARCH_TIMEOUT;
 8013498:	f04f 30ff 	mov.w	r0, #4294967295
}
 801349c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801349e:	bf00      	nop

080134a0 <sys_mbox_valid>:
 80134a0:	6800      	ldr	r0, [r0, #0]
 80134a2:	3000      	adds	r0, #0
 80134a4:	bf18      	it	ne
 80134a6:	2001      	movne	r0, #1
 80134a8:	4770      	bx	lr
 80134aa:	bf00      	nop

080134ac <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 80134ac:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 80134ae:	2000      	movs	r0, #0
 80134b0:	f7f5 ffcc 	bl	800944c <osMutexNew>
 80134b4:	4b01      	ldr	r3, [pc, #4]	; (80134bc <sys_init+0x10>)
 80134b6:	6018      	str	r0, [r3, #0]
#endif
}
 80134b8:	bd08      	pop	{r3, pc}
 80134ba:	bf00      	nop
 80134bc:	2401bfdc 	.word	0x2401bfdc

080134c0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 80134c0:	b510      	push	{r4, lr}
 80134c2:	4604      	mov	r4, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 80134c4:	2000      	movs	r0, #0
 80134c6:	f7f5 ffc1 	bl	800944c <osMutexNew>
#endif

  if(*mutex == NULL)
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
 80134ca:	4a0c      	ldr	r2, [pc, #48]	; (80134fc <sys_mutex_new+0x3c>)
  *mutex = osMutexNew(NULL);
 80134cc:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 80134ce:	b168      	cbz	r0, 80134ec <sys_mutex_new+0x2c>
#endif /* SYS_STATS */
    return ERR_MEM;
  }

#if SYS_STATS
  ++lwip_stats.sys.mutex.used;
 80134d0:	f8b2 30f2 	ldrh.w	r3, [r2, #242]	; 0xf2
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80134d4:	2000      	movs	r0, #0
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 80134d6:	f8b2 10f4 	ldrh.w	r1, [r2, #244]	; 0xf4
  ++lwip_stats.sys.mutex.used;
 80134da:	3301      	adds	r3, #1
 80134dc:	b29b      	uxth	r3, r3
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 80134de:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mutex.used;
 80134e0:	f8a2 30f2 	strh.w	r3, [r2, #242]	; 0xf2
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
 80134e4:	bf38      	it	cc
 80134e6:	f8a2 30f4 	strhcc.w	r3, [r2, #244]	; 0xf4
}
 80134ea:	bd10      	pop	{r4, pc}
    ++lwip_stats.sys.mutex.err;
 80134ec:	f8b2 30f6 	ldrh.w	r3, [r2, #246]	; 0xf6
    return ERR_MEM;
 80134f0:	f04f 30ff 	mov.w	r0, #4294967295
    ++lwip_stats.sys.mutex.err;
 80134f4:	3301      	adds	r3, #1
 80134f6:	f8a2 30f6 	strh.w	r3, [r2, #246]	; 0xf6
}
 80134fa:	bd10      	pop	{r4, pc}
 80134fc:	2401bdf8 	.word	0x2401bdf8

08013500 <sys_mutex_lock>:
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8013500:	6800      	ldr	r0, [r0, #0]
 8013502:	f04f 31ff 	mov.w	r1, #4294967295
 8013506:	f7f5 bfdf 	b.w	80094c8 <osMutexAcquire>
 801350a:	bf00      	nop

0801350c <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 801350c:	6800      	ldr	r0, [r0, #0]
 801350e:	f7f5 bfff 	b.w	8009510 <osMutexRelease>
 8013512:	bf00      	nop

08013514 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8013514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013518:	b08a      	sub	sp, #40	; 0x28
 801351a:	4690      	mov	r8, r2
 801351c:	460f      	mov	r7, r1
 801351e:	4606      	mov	r6, r0
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8013520:	2220      	movs	r2, #32
 8013522:	2100      	movs	r1, #0
 8013524:	a802      	add	r0, sp, #8
{
 8013526:	461d      	mov	r5, r3
 8013528:	9c10      	ldr	r4, [sp, #64]	; 0x40
  const osThreadAttr_t attributes = {
 801352a:	f000 fb0f 	bl	8013b4c <memset>
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801352e:	4641      	mov	r1, r8
 8013530:	aa01      	add	r2, sp, #4
 8013532:	4638      	mov	r0, r7
  const osThreadAttr_t attributes = {
 8013534:	9601      	str	r6, [sp, #4]
 8013536:	e9cd 5406 	strd	r5, r4, [sp, #24]
  return osThreadNew(thread, arg, &attributes);
 801353a:	f7f5 ff35 	bl	80093a8 <osThreadNew>
#endif
}
 801353e:	b00a      	add	sp, #40	; 0x28
 8013540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013544 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8013544:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8013546:	4b04      	ldr	r3, [pc, #16]	; (8013558 <sys_arch_protect+0x14>)
 8013548:	f04f 31ff 	mov.w	r1, #4294967295
 801354c:	6818      	ldr	r0, [r3, #0]
 801354e:	f7f5 ffbb 	bl	80094c8 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
}
 8013552:	2001      	movs	r0, #1
 8013554:	bd08      	pop	{r3, pc}
 8013556:	bf00      	nop
 8013558:	2401bfdc 	.word	0x2401bfdc

0801355c <sys_arch_unprotect>:
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801355c:	4b01      	ldr	r3, [pc, #4]	; (8013564 <sys_arch_unprotect+0x8>)
 801355e:	6818      	ldr	r0, [r3, #0]
 8013560:	f7f5 bfd6 	b.w	8009510 <osMutexRelease>
 8013564:	2401bfdc 	.word	0x2401bfdc

08013568 <mbedtls_ctr_drbg_init>:
/*
 * CTR_DRBG context initialization
 */
void mbedtls_ctr_drbg_init( mbedtls_ctr_drbg_context *ctx )
{
    memset( ctx, 0, sizeof( mbedtls_ctr_drbg_context ) );
 8013568:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801356c:	2100      	movs	r1, #0
 801356e:	f000 baed 	b.w	8013b4c <memset>
 8013572:	bf00      	nop

08013574 <mbedtls_entropy_init>:
#endif

#define ENTROPY_MAX_LOOP    256     /**< Maximum amount to loop before error */

void mbedtls_entropy_init( mbedtls_entropy_context *ctx )
{
 8013574:	b570      	push	{r4, r5, r6, lr}
    ctx->source_count = 0;
 8013576:	2500      	movs	r5, #0
{
 8013578:	4604      	mov	r4, r0
    memset( ctx->source, 0, sizeof( ctx->source ) );
 801357a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801357e:	30e4      	adds	r0, #228	; 0xe4
    ctx->source_count = 0;
 8013580:	f840 5c04 	str.w	r5, [r0, #-4]
    memset( ctx->source, 0, sizeof( ctx->source ) );
 8013584:	4629      	mov	r1, r5
 8013586:	f000 fae1 	bl	8013b4c <memset>

#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_init( &ctx->mutex );
#endif

    ctx->accumulator_started = 0;
 801358a:	4620      	mov	r0, r4
 801358c:	f840 5b08 	str.w	r5, [r0], #8
#if defined(MBEDTLS_ENTROPY_SHA512_ACCUMULATOR)
    mbedtls_sha512_init( &ctx->accumulator );
 8013590:	f000 f816 	bl	80135c0 <mbedtls_sha512_init>
#if defined(MBEDTLS_THREADING_C)
    if( ( ret = mbedtls_mutex_lock( &ctx->mutex ) ) != 0 )
        return( ret );
#endif

    idx = ctx->source_count;
 8013594:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    if( idx >= MBEDTLS_ENTROPY_MAX_SOURCES )
 8013598:	2b13      	cmp	r3, #19
 801359a:	dc0d      	bgt.n	80135b8 <mbedtls_entropy_init+0x44>
    {
        ret = MBEDTLS_ERR_ENTROPY_MAX_SOURCES;
        goto exit;
    }

    ctx->source[idx].f_source  = f_source;
 801359c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80135a0:	4e06      	ldr	r6, [pc, #24]	; (80135bc <mbedtls_entropy_init+0x48>)
    ctx->source[idx].p_source  = p_source;
    ctx->source[idx].threshold = threshold;
    ctx->source[idx].strong    = strong;

    ctx->source_count++;
 80135a2:	3301      	adds	r3, #1
    ctx->source[idx].threshold = threshold;
 80135a4:	2020      	movs	r0, #32
    ctx->source[idx].f_source  = f_source;
 80135a6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ctx->source[idx].strong    = strong;
 80135aa:	2101      	movs	r1, #1
    ctx->source[idx].f_source  = f_source;
 80135ac:	e9c2 6539 	strd	r6, r5, [r2, #228]	; 0xe4
    ctx->source[idx].strong    = strong;
 80135b0:	e9c2 013c 	strd	r0, r1, [r2, #240]	; 0xf0
    ctx->source_count++;
 80135b4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
}
 80135b8:	bd70      	pop	{r4, r5, r6, pc}
 80135ba:	bf00      	nop
 80135bc:	08008611 	.word	0x08008611

080135c0 <mbedtls_sha512_init>:

void mbedtls_sha512_init( mbedtls_sha512_context *ctx )
{
    SHA512_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha512_context ) );
 80135c0:	22d8      	movs	r2, #216	; 0xd8
 80135c2:	2100      	movs	r1, #0
 80135c4:	f000 bac2 	b.w	8013b4c <memset>

080135c8 <mbedtls_ssl_init>:
/*
 * Initialize an SSL context
 */
void mbedtls_ssl_init( mbedtls_ssl_context *ssl )
{
    memset( ssl, 0, sizeof( mbedtls_ssl_context ) );
 80135c8:	f44f 728c 	mov.w	r2, #280	; 0x118
 80135cc:	2100      	movs	r1, #0
 80135ce:	f000 babd 	b.w	8013b4c <memset>
 80135d2:	bf00      	nop

080135d4 <mbedtls_ssl_config_init>:
/*
 * Initialze mbedtls_ssl_config
 */
void mbedtls_ssl_config_init( mbedtls_ssl_config *conf )
{
    memset( conf, 0, sizeof( mbedtls_ssl_config ) );
 80135d4:	22d0      	movs	r2, #208	; 0xd0
 80135d6:	2100      	movs	r1, #0
 80135d8:	f000 bab8 	b.w	8013b4c <memset>

080135dc <mbedtls_x509_crt_init>:
/*
 * Initialize a certificate chain
 */
void mbedtls_x509_crt_init( mbedtls_x509_crt *crt )
{
    memset( crt, 0, sizeof(mbedtls_x509_crt) );
 80135dc:	f44f 729a 	mov.w	r2, #308	; 0x134
 80135e0:	2100      	movs	r1, #0
 80135e2:	f000 bab3 	b.w	8013b4c <memset>
 80135e6:	bf00      	nop

080135e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80135e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80135ea:	2200      	movs	r2, #0
 80135ec:	4910      	ldr	r1, [pc, #64]	; (8013630 <MX_USB_DEVICE_Init+0x48>)
 80135ee:	4811      	ldr	r0, [pc, #68]	; (8013634 <MX_USB_DEVICE_Init+0x4c>)
 80135f0:	f7f5 f9ec 	bl	80089cc <USBD_Init>
 80135f4:	b9c8      	cbnz	r0, 801362a <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80135f6:	4910      	ldr	r1, [pc, #64]	; (8013638 <MX_USB_DEVICE_Init+0x50>)
 80135f8:	480e      	ldr	r0, [pc, #56]	; (8013634 <MX_USB_DEVICE_Init+0x4c>)
 80135fa:	f7f5 f9fd 	bl	80089f8 <USBD_RegisterClass>
 80135fe:	b988      	cbnz	r0, 8013624 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013600:	490e      	ldr	r1, [pc, #56]	; (801363c <MX_USB_DEVICE_Init+0x54>)
 8013602:	480c      	ldr	r0, [pc, #48]	; (8013634 <MX_USB_DEVICE_Init+0x4c>)
 8013604:	f7f5 f9ac 	bl	8008960 <USBD_CDC_RegisterInterface>
 8013608:	b948      	cbnz	r0, 801361e <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801360a:	480a      	ldr	r0, [pc, #40]	; (8013634 <MX_USB_DEVICE_Init+0x4c>)
 801360c:	f7f5 fa0e 	bl	8008a2c <USBD_Start>
 8013610:	b108      	cbz	r0, 8013616 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 8013612:	f7ed fb7f 	bl	8000d14 <Error_Handler>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013616:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 801361a:	f7f1 b85b 	b.w	80046d4 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 801361e:	f7ed fb79 	bl	8000d14 <Error_Handler>
 8013622:	e7f2      	b.n	801360a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8013624:	f7ed fb76 	bl	8000d14 <Error_Handler>
 8013628:	e7ea      	b.n	8013600 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 801362a:	f7ed fb73 	bl	8000d14 <Error_Handler>
 801362e:	e7e2      	b.n	80135f6 <MX_USB_DEVICE_Init+0xe>
 8013630:	24000154 	.word	0x24000154
 8013634:	2401bfe0 	.word	0x2401bfe0
 8013638:	24000024 	.word	0x24000024
 801363c:	24000140 	.word	0x24000140

08013640 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8013640:	2000      	movs	r0, #0
 8013642:	4770      	bx	lr

08013644 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8013644:	2000      	movs	r0, #0
 8013646:	4770      	bx	lr

08013648 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8013648:	2000      	movs	r0, #0
 801364a:	4770      	bx	lr

0801364c <CDC_Receive_FS>:
{
 801364c:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801364e:	4c05      	ldr	r4, [pc, #20]	; (8013664 <CDC_Receive_FS+0x18>)
 8013650:	4601      	mov	r1, r0
 8013652:	4620      	mov	r0, r4
 8013654:	f7f5 f998 	bl	8008988 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013658:	4620      	mov	r0, r4
 801365a:	f7f5 f99f 	bl	800899c <USBD_CDC_ReceivePacket>
}
 801365e:	2000      	movs	r0, #0
 8013660:	bd10      	pop	{r4, pc}
 8013662:	bf00      	nop
 8013664:	2401bfe0 	.word	0x2401bfe0

08013668 <CDC_Init_FS>:
{
 8013668:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801366a:	4c06      	ldr	r4, [pc, #24]	; (8013684 <CDC_Init_FS+0x1c>)
 801366c:	2200      	movs	r2, #0
 801366e:	4906      	ldr	r1, [pc, #24]	; (8013688 <CDC_Init_FS+0x20>)
 8013670:	4620      	mov	r0, r4
 8013672:	f7f5 f97d 	bl	8008970 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013676:	4620      	mov	r0, r4
 8013678:	4904      	ldr	r1, [pc, #16]	; (801368c <CDC_Init_FS+0x24>)
 801367a:	f7f5 f985 	bl	8008988 <USBD_CDC_SetRxBuffer>
}
 801367e:	2000      	movs	r0, #0
 8013680:	bd10      	pop	{r4, pc}
 8013682:	bf00      	nop
 8013684:	2401bfe0 	.word	0x2401bfe0
 8013688:	2401cab0 	.word	0x2401cab0
 801368c:	2401c2b0 	.word	0x2401c2b0

08013690 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013690:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8013692:	4801      	ldr	r0, [pc, #4]	; (8013698 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8013694:	800b      	strh	r3, [r1, #0]
}
 8013696:	4770      	bx	lr
 8013698:	24000170 	.word	0x24000170

0801369c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801369c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 801369e:	4801      	ldr	r0, [pc, #4]	; (80136a4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 80136a0:	800b      	strh	r3, [r1, #0]
}
 80136a2:	4770      	bx	lr
 80136a4:	24000184 	.word	0x24000184

080136a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80136a8:	3a01      	subs	r2, #1
 80136aa:	b430      	push	{r4, r5}
 80136ac:	b2d2      	uxtb	r2, r2
 80136ae:	1c8c      	adds	r4, r1, #2
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 80136b0:	2500      	movs	r5, #0
 80136b2:	eb04 0442 	add.w	r4, r4, r2, lsl #1
    if (((value >> 28)) < 0xA)
 80136b6:	0f02      	lsrs	r2, r0, #28
    pbuf[2 * idx + 1] = 0;
 80136b8:	704d      	strb	r5, [r1, #1]
 80136ba:	3102      	adds	r1, #2
    value = value << 4;
 80136bc:	0100      	lsls	r0, r0, #4
 80136be:	b2d3      	uxtb	r3, r2
    if (((value >> 28)) < 0xA)
 80136c0:	2a09      	cmp	r2, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 80136c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80136c6:	f103 0337 	add.w	r3, r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80136ca:	bf94      	ite	ls
 80136cc:	f801 2c02 	strbls.w	r2, [r1, #-2]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80136d0:	f801 3c02 	strbhi.w	r3, [r1, #-2]
  for (idx = 0; idx < len; idx++)
 80136d4:	428c      	cmp	r4, r1
 80136d6:	d1ee      	bne.n	80136b6 <IntToUnicode+0xe>
  }
}
 80136d8:	bc30      	pop	{r4, r5}
 80136da:	4770      	bx	lr

080136dc <USBD_FS_SerialStrDescriptor>:
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80136dc:	480b      	ldr	r0, [pc, #44]	; (801370c <USBD_FS_SerialStrDescriptor+0x30>)
  *length = USB_SIZ_STRING_SERIAL;
 80136de:	221a      	movs	r2, #26
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80136e0:	4b0b      	ldr	r3, [pc, #44]	; (8013710 <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80136e2:	6800      	ldr	r0, [r0, #0]
  deviceserial0 += deviceserial2;
 80136e4:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 80136e6:	800a      	strh	r2, [r1, #0]
  if (deviceserial0 != 0)
 80136e8:	18c0      	adds	r0, r0, r3
 80136ea:	d101      	bne.n	80136f0 <USBD_FS_SerialStrDescriptor+0x14>
}
 80136ec:	4809      	ldr	r0, [pc, #36]	; (8013714 <USBD_FS_SerialStrDescriptor+0x38>)
 80136ee:	4770      	bx	lr
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80136f0:	4b09      	ldr	r3, [pc, #36]	; (8013718 <USBD_FS_SerialStrDescriptor+0x3c>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80136f2:	2208      	movs	r2, #8
 80136f4:	4909      	ldr	r1, [pc, #36]	; (801371c <USBD_FS_SerialStrDescriptor+0x40>)
{
 80136f6:	b510      	push	{r4, lr}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80136f8:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80136fa:	f7ff ffd5 	bl	80136a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80136fe:	2204      	movs	r2, #4
 8013700:	4907      	ldr	r1, [pc, #28]	; (8013720 <USBD_FS_SerialStrDescriptor+0x44>)
 8013702:	4620      	mov	r0, r4
 8013704:	f7ff ffd0 	bl	80136a8 <IntToUnicode>
}
 8013708:	4802      	ldr	r0, [pc, #8]	; (8013714 <USBD_FS_SerialStrDescriptor+0x38>)
 801370a:	bd10      	pop	{r4, pc}
 801370c:	1ff1e800 	.word	0x1ff1e800
 8013710:	1ff1e808 	.word	0x1ff1e808
 8013714:	24000188 	.word	0x24000188
 8013718:	1ff1e804 	.word	0x1ff1e804
 801371c:	2400018a 	.word	0x2400018a
 8013720:	2400019a 	.word	0x2400019a

08013724 <USBD_FS_ManufacturerStrDescriptor>:
{
 8013724:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013726:	4c04      	ldr	r4, [pc, #16]	; (8013738 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8013728:	460a      	mov	r2, r1
 801372a:	4804      	ldr	r0, [pc, #16]	; (801373c <USBD_FS_ManufacturerStrDescriptor+0x18>)
 801372c:	4621      	mov	r1, r4
 801372e:	f7f5 fd8d 	bl	800924c <USBD_GetString>
}
 8013732:	4620      	mov	r0, r4
 8013734:	bd10      	pop	{r4, pc}
 8013736:	bf00      	nop
 8013738:	2401d2b0 	.word	0x2401d2b0
 801373c:	08016b54 	.word	0x08016b54

08013740 <USBD_FS_ProductStrDescriptor>:
{
 8013740:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013742:	4c04      	ldr	r4, [pc, #16]	; (8013754 <USBD_FS_ProductStrDescriptor+0x14>)
 8013744:	460a      	mov	r2, r1
 8013746:	4804      	ldr	r0, [pc, #16]	; (8013758 <USBD_FS_ProductStrDescriptor+0x18>)
 8013748:	4621      	mov	r1, r4
 801374a:	f7f5 fd7f 	bl	800924c <USBD_GetString>
}
 801374e:	4620      	mov	r0, r4
 8013750:	bd10      	pop	{r4, pc}
 8013752:	bf00      	nop
 8013754:	2401d2b0 	.word	0x2401d2b0
 8013758:	08016b68 	.word	0x08016b68

0801375c <USBD_FS_ConfigStrDescriptor>:
{
 801375c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801375e:	4c04      	ldr	r4, [pc, #16]	; (8013770 <USBD_FS_ConfigStrDescriptor+0x14>)
 8013760:	460a      	mov	r2, r1
 8013762:	4804      	ldr	r0, [pc, #16]	; (8013774 <USBD_FS_ConfigStrDescriptor+0x18>)
 8013764:	4621      	mov	r1, r4
 8013766:	f7f5 fd71 	bl	800924c <USBD_GetString>
}
 801376a:	4620      	mov	r0, r4
 801376c:	bd10      	pop	{r4, pc}
 801376e:	bf00      	nop
 8013770:	2401d2b0 	.word	0x2401d2b0
 8013774:	08016b38 	.word	0x08016b38

08013778 <USBD_FS_InterfaceStrDescriptor>:
{
 8013778:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801377a:	4c04      	ldr	r4, [pc, #16]	; (801378c <USBD_FS_InterfaceStrDescriptor+0x14>)
 801377c:	460a      	mov	r2, r1
 801377e:	4804      	ldr	r0, [pc, #16]	; (8013790 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8013780:	4621      	mov	r1, r4
 8013782:	f7f5 fd63 	bl	800924c <USBD_GetString>
}
 8013786:	4620      	mov	r0, r4
 8013788:	bd10      	pop	{r4, pc}
 801378a:	bf00      	nop
 801378c:	2401d2b0 	.word	0x2401d2b0
 8013790:	08016b44 	.word	0x08016b44

08013794 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013794:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013796:	2300      	movs	r3, #0
{
 8013798:	b0b7      	sub	sp, #220	; 0xdc
 801379a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801379c:	22bc      	movs	r2, #188	; 0xbc
 801379e:	4619      	mov	r1, r3
 80137a0:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80137a2:	9306      	str	r3, [sp, #24]
 80137a4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80137a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80137ac:	f000 f9ce 	bl	8013b4c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80137b0:	6822      	ldr	r2, [r4, #0]
 80137b2:	4b2d      	ldr	r3, [pc, #180]	; (8013868 <HAL_PCD_MspInit+0xd4>)
 80137b4:	429a      	cmp	r2, r3
 80137b6:	d001      	beq.n	80137bc <HAL_PCD_MspInit+0x28>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80137b8:	b037      	add	sp, #220	; 0xdc
 80137ba:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80137bc:	f44f 2480 	mov.w	r4, #262144	; 0x40000
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 80137c0:	2101      	movs	r1, #1
    PeriphClkInitStruct.PLL3.PLL3N = 120;
 80137c2:	2278      	movs	r2, #120	; 0x78
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80137c4:	2302      	movs	r3, #2
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80137c6:	9407      	str	r4, [sp, #28]
    PeriphClkInitStruct.PLL3.PLL3Q = 20;
 80137c8:	2414      	movs	r4, #20
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 80137ca:	9110      	str	r1, [sp, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80137cc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    PeriphClkInitStruct.PLL3.PLL3N = 120;
 80137d0:	9211      	str	r2, [sp, #68]	; 0x44
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80137d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80137d6:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80137d8:	9312      	str	r3, [sp, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80137da:	9115      	str	r1, [sp, #84]	; 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80137dc:	9228      	str	r2, [sp, #160]	; 0xa0
    PeriphClkInitStruct.PLL3.PLL3Q = 20;
 80137de:	e9cd 4313 	strd	r4, r3, [sp, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80137e2:	f7f1 fe0f 	bl	8005404 <HAL_RCCEx_PeriphCLKConfig>
 80137e6:	2800      	cmp	r0, #0
 80137e8:	d13b      	bne.n	8013862 <HAL_PCD_MspInit+0xce>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80137ea:	4c20      	ldr	r4, [pc, #128]	; (801386c <HAL_PCD_MspInit+0xd8>)
    HAL_PWREx_EnableUSBVoltageDetector();
 80137ec:	f7f0 ff72 	bl	80046d4 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80137f0:	f44f 50e8 	mov.w	r0, #7424	; 0x1d00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80137f4:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80137f6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80137fa:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80137fc:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80137fe:	f043 0301 	orr.w	r3, r3, #1
 8013802:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8013806:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 801380a:	9002      	str	r0, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801380c:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013810:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013812:	4817      	ldr	r0, [pc, #92]	; (8013870 <HAL_PCD_MspInit+0xdc>)
 8013814:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013816:	9300      	str	r3, [sp, #0]
 8013818:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801381a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801381c:	e9cd 5205 	strd	r5, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013820:	f7ef ffd4 	bl	80037cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8013824:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8013828:	a902      	add	r1, sp, #8
 801382a:	4811      	ldr	r0, [pc, #68]	; (8013870 <HAL_PCD_MspInit+0xdc>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801382c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801382e:	e9cd 5503 	strd	r5, r5, [sp, #12]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8013832:	f7ef ffcb 	bl	80037cc <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013836:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801383a:	462a      	mov	r2, r5
 801383c:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801383e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013842:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013844:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8013848:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 801384c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013850:	9301      	str	r3, [sp, #4]
 8013852:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013854:	f7ed ff50 	bl	80016f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013858:	2065      	movs	r0, #101	; 0x65
 801385a:	f7ed ff83 	bl	8001764 <HAL_NVIC_EnableIRQ>
}
 801385e:	b037      	add	sp, #220	; 0xdc
 8013860:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8013862:	f7ed fa57 	bl	8000d14 <Error_Handler>
 8013866:	e7c0      	b.n	80137ea <HAL_PCD_MspInit+0x56>
 8013868:	40080000 	.word	0x40080000
 801386c:	58024400 	.word	0x58024400
 8013870:	58020000 	.word	0x58020000

08013874 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013874:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8013878:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 801387c:	f7f5 b8e8 	b.w	8008a50 <USBD_LL_SetupStage>

08013880 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013880:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8013884:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8013888:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 801388c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8013890:	f7f5 b90e 	b.w	8008ab0 <USBD_LL_DataOutStage>

08013894 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013894:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8013898:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801389c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80138a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80138a2:	f7f5 b93b 	b.w	8008b1c <USBD_LL_DataInStage>
 80138a6:	bf00      	nop

080138a8 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80138a8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80138ac:	f7f5 b9de 	b.w	8008c6c <USBD_LL_SOF>

080138b0 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80138b0:	68c1      	ldr	r1, [r0, #12]
{
 80138b2:	b510      	push	{r4, lr}
 80138b4:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80138b6:	b121      	cbz	r1, 80138c2 <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80138b8:	2902      	cmp	r1, #2
 80138ba:	d00c      	beq.n	80138d6 <HAL_PCD_ResetCallback+0x26>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 80138bc:	f7ed fa2a 	bl	8000d14 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80138c0:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80138c2:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 80138c6:	f7f5 f9b5 	bl	8008c34 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80138ca:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 80138ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80138d2:	f7f5 b983 	b.w	8008bdc <USBD_LL_Reset>
    speed = USBD_SPEED_FULL;
 80138d6:	2101      	movs	r1, #1
 80138d8:	e7f3      	b.n	80138c2 <HAL_PCD_ResetCallback+0x12>
 80138da:	bf00      	nop

080138dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80138dc:	b510      	push	{r4, lr}
 80138de:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80138e0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80138e4:	f7f5 f9aa 	bl	8008c3c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80138e8:	6822      	ldr	r2, [r4, #0]
 80138ea:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80138ee:	f043 0301 	orr.w	r3, r3, #1
 80138f2:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80138f6:	6a23      	ldr	r3, [r4, #32]
 80138f8:	b123      	cbz	r3, 8013904 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80138fa:	4a03      	ldr	r2, [pc, #12]	; (8013908 <HAL_PCD_SuspendCallback+0x2c>)
 80138fc:	6913      	ldr	r3, [r2, #16]
 80138fe:	f043 0306 	orr.w	r3, r3, #6
 8013902:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013904:	bd10      	pop	{r4, pc}
 8013906:	bf00      	nop
 8013908:	e000ed00 	.word	0xe000ed00

0801390c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801390c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8013910:	f7f5 b9a0 	b.w	8008c54 <USBD_LL_Resume>

08013914 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013914:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8013918:	f7f5 b9d0 	b.w	8008cbc <USBD_LL_IsoOUTIncomplete>

0801391c <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801391c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8013920:	f7f5 b9b8 	b.w	8008c94 <USBD_LL_IsoINIncomplete>

08013924 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013924:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8013928:	f7f5 b9dc 	b.w	8008ce4 <USBD_LL_DevConnected>

0801392c <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801392c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8013930:	f7f5 b9da 	b.w	8008ce8 <USBD_LL_DevDisconnected>

08013934 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8013934:	7802      	ldrb	r2, [r0, #0]
 8013936:	b10a      	cbz	r2, 801393c <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8013938:	2000      	movs	r0, #0
 801393a:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 801393c:	4b15      	ldr	r3, [pc, #84]	; (8013994 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801393e:	2101      	movs	r1, #1
{
 8013940:	b570      	push	{r4, r5, r6, lr}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8013942:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8013944:	2509      	movs	r5, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013946:	4e14      	ldr	r6, [pc, #80]	; (8013998 <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 8013948:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 801394c:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8013950:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8013952:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8013954:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8013956:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8013958:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801395c:	e9c3 6500 	strd	r6, r5, [r3]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8013960:	e9c3 4106 	strd	r4, r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8013964:	e9c3 110a 	strd	r1, r1, [r3, #40]	; 0x28
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8013968:	f7f0 f904 	bl	8003b74 <HAL_PCD_Init>
 801396c:	b978      	cbnz	r0, 801398e <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801396e:	2180      	movs	r1, #128	; 0x80
 8013970:	4808      	ldr	r0, [pc, #32]	; (8013994 <USBD_LL_Init+0x60>)
 8013972:	f7f0 fe6d 	bl	8004650 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013976:	2240      	movs	r2, #64	; 0x40
 8013978:	2100      	movs	r1, #0
 801397a:	4806      	ldr	r0, [pc, #24]	; (8013994 <USBD_LL_Init+0x60>)
 801397c:	f7f0 fe44 	bl	8004608 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8013980:	2280      	movs	r2, #128	; 0x80
 8013982:	2101      	movs	r1, #1
 8013984:	4803      	ldr	r0, [pc, #12]	; (8013994 <USBD_LL_Init+0x60>)
 8013986:	f7f0 fe3f 	bl	8004608 <HAL_PCDEx_SetTxFiFo>
}
 801398a:	2000      	movs	r0, #0
 801398c:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 801398e:	f7ed f9c1 	bl	8000d14 <Error_Handler>
 8013992:	e7ec      	b.n	801396e <USBD_LL_Init+0x3a>
 8013994:	2401d4b0 	.word	0x2401d4b0
 8013998:	40080000 	.word	0x40080000

0801399c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801399c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 801399e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80139a2:	f7f0 f97f 	bl	8003ca4 <HAL_PCD_Start>
 80139a6:	2803      	cmp	r0, #3
 80139a8:	d802      	bhi.n	80139b0 <USBD_LL_Start+0x14>
 80139aa:	4b02      	ldr	r3, [pc, #8]	; (80139b4 <USBD_LL_Start+0x18>)
 80139ac:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 80139ae:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 80139b0:	2003      	movs	r0, #3
}
 80139b2:	bd08      	pop	{r3, pc}
 80139b4:	08016b80 	.word	0x08016b80

080139b8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80139b8:	b510      	push	{r4, lr}
 80139ba:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80139bc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80139c0:	4613      	mov	r3, r2
 80139c2:	4622      	mov	r2, r4
 80139c4:	f7f0 fcdc 	bl	8004380 <HAL_PCD_EP_Open>
 80139c8:	2803      	cmp	r0, #3
 80139ca:	d802      	bhi.n	80139d2 <USBD_LL_OpenEP+0x1a>
 80139cc:	4b02      	ldr	r3, [pc, #8]	; (80139d8 <USBD_LL_OpenEP+0x20>)
 80139ce:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 80139d0:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80139d2:	2003      	movs	r0, #3
}
 80139d4:	bd10      	pop	{r4, pc}
 80139d6:	bf00      	nop
 80139d8:	08016b80 	.word	0x08016b80

080139dc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80139dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80139de:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80139e2:	f7f0 fd07 	bl	80043f4 <HAL_PCD_EP_Close>
 80139e6:	2803      	cmp	r0, #3
 80139e8:	d802      	bhi.n	80139f0 <USBD_LL_CloseEP+0x14>
 80139ea:	4b02      	ldr	r3, [pc, #8]	; (80139f4 <USBD_LL_CloseEP+0x18>)
 80139ec:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 80139ee:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80139f0:	2003      	movs	r0, #3
}
 80139f2:	bd08      	pop	{r3, pc}
 80139f4:	08016b80 	.word	0x08016b80

080139f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80139f8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80139fa:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80139fe:	f7f0 fd83 	bl	8004508 <HAL_PCD_EP_SetStall>
 8013a02:	2803      	cmp	r0, #3
 8013a04:	d802      	bhi.n	8013a0c <USBD_LL_StallEP+0x14>
 8013a06:	4b02      	ldr	r3, [pc, #8]	; (8013a10 <USBD_LL_StallEP+0x18>)
 8013a08:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013a0a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013a0c:	2003      	movs	r0, #3
}
 8013a0e:	bd08      	pop	{r3, pc}
 8013a10:	08016b80 	.word	0x08016b80

08013a14 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013a14:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013a16:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013a1a:	f7f0 fdb9 	bl	8004590 <HAL_PCD_EP_ClrStall>
 8013a1e:	2803      	cmp	r0, #3
 8013a20:	d802      	bhi.n	8013a28 <USBD_LL_ClearStallEP+0x14>
 8013a22:	4b02      	ldr	r3, [pc, #8]	; (8013a2c <USBD_LL_ClearStallEP+0x18>)
 8013a24:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013a26:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013a28:	2003      	movs	r0, #3
}
 8013a2a:	bd08      	pop	{r3, pc}
 8013a2c:	08016b80 	.word	0x08016b80

08013a30 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 8013a30:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013a32:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 8013a36:	d406      	bmi.n	8013a46 <USBD_LL_IsStallEP+0x16>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013a38:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8013a3c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8013a40:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 8013a44:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013a46:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8013a4a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8013a4e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8013a52:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 8013a56:	4770      	bx	lr

08013a58 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013a58:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013a5a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013a5e:	f7f0 fc7b 	bl	8004358 <HAL_PCD_SetAddress>
 8013a62:	2803      	cmp	r0, #3
 8013a64:	d802      	bhi.n	8013a6c <USBD_LL_SetUSBAddress+0x14>
 8013a66:	4b02      	ldr	r3, [pc, #8]	; (8013a70 <USBD_LL_SetUSBAddress+0x18>)
 8013a68:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013a6a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013a6c:	2003      	movs	r0, #3
}
 8013a6e:	bd08      	pop	{r3, pc}
 8013a70:	08016b80 	.word	0x08016b80

08013a74 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013a74:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013a76:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013a7a:	f7f0 fd21 	bl	80044c0 <HAL_PCD_EP_Transmit>
 8013a7e:	2803      	cmp	r0, #3
 8013a80:	d802      	bhi.n	8013a88 <USBD_LL_Transmit+0x14>
 8013a82:	4b02      	ldr	r3, [pc, #8]	; (8013a8c <USBD_LL_Transmit+0x18>)
 8013a84:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013a86:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013a88:	2003      	movs	r0, #3
}
 8013a8a:	bd08      	pop	{r3, pc}
 8013a8c:	08016b80 	.word	0x08016b80

08013a90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013a90:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013a92:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013a96:	f7f0 fce1 	bl	800445c <HAL_PCD_EP_Receive>
 8013a9a:	2803      	cmp	r0, #3
 8013a9c:	d802      	bhi.n	8013aa4 <USBD_LL_PrepareReceive+0x14>
 8013a9e:	4b02      	ldr	r3, [pc, #8]	; (8013aa8 <USBD_LL_PrepareReceive+0x18>)
 8013aa0:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013aa2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013aa4:	2003      	movs	r0, #3
}
 8013aa6:	bd08      	pop	{r3, pc}
 8013aa8:	08016b80 	.word	0x08016b80

08013aac <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8013aac:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013ab0:	f7f0 bcfc 	b.w	80044ac <HAL_PCD_EP_GetRxCount>

08013ab4 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8013ab4:	4800      	ldr	r0, [pc, #0]	; (8013ab8 <USBD_static_malloc+0x4>)
 8013ab6:	4770      	bx	lr
 8013ab8:	24014170 	.word	0x24014170

08013abc <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 8013abc:	4770      	bx	lr
 8013abe:	bf00      	nop

08013ac0 <__libc_init_array>:
 8013ac0:	b570      	push	{r4, r5, r6, lr}
 8013ac2:	4e0d      	ldr	r6, [pc, #52]	; (8013af8 <__libc_init_array+0x38>)
 8013ac4:	4c0d      	ldr	r4, [pc, #52]	; (8013afc <__libc_init_array+0x3c>)
 8013ac6:	1ba4      	subs	r4, r4, r6
 8013ac8:	10a4      	asrs	r4, r4, #2
 8013aca:	2500      	movs	r5, #0
 8013acc:	42a5      	cmp	r5, r4
 8013ace:	d109      	bne.n	8013ae4 <__libc_init_array+0x24>
 8013ad0:	4e0b      	ldr	r6, [pc, #44]	; (8013b00 <__libc_init_array+0x40>)
 8013ad2:	4c0c      	ldr	r4, [pc, #48]	; (8013b04 <__libc_init_array+0x44>)
 8013ad4:	f000 ff5a 	bl	801498c <_init>
 8013ad8:	1ba4      	subs	r4, r4, r6
 8013ada:	10a4      	asrs	r4, r4, #2
 8013adc:	2500      	movs	r5, #0
 8013ade:	42a5      	cmp	r5, r4
 8013ae0:	d105      	bne.n	8013aee <__libc_init_array+0x2e>
 8013ae2:	bd70      	pop	{r4, r5, r6, pc}
 8013ae4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013ae8:	4798      	blx	r3
 8013aea:	3501      	adds	r5, #1
 8013aec:	e7ee      	b.n	8013acc <__libc_init_array+0xc>
 8013aee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013af2:	4798      	blx	r3
 8013af4:	3501      	adds	r5, #1
 8013af6:	e7f2      	b.n	8013ade <__libc_init_array+0x1e>
 8013af8:	08016c24 	.word	0x08016c24
 8013afc:	08016c24 	.word	0x08016c24
 8013b00:	08016c24 	.word	0x08016c24
 8013b04:	08016c28 	.word	0x08016c28

08013b08 <malloc>:
 8013b08:	4b02      	ldr	r3, [pc, #8]	; (8013b14 <malloc+0xc>)
 8013b0a:	4601      	mov	r1, r0
 8013b0c:	6818      	ldr	r0, [r3, #0]
 8013b0e:	f000 b873 	b.w	8013bf8 <_malloc_r>
 8013b12:	bf00      	nop
 8013b14:	240001a4 	.word	0x240001a4

08013b18 <memcmp>:
 8013b18:	b530      	push	{r4, r5, lr}
 8013b1a:	2400      	movs	r4, #0
 8013b1c:	42a2      	cmp	r2, r4
 8013b1e:	d101      	bne.n	8013b24 <memcmp+0xc>
 8013b20:	2000      	movs	r0, #0
 8013b22:	e007      	b.n	8013b34 <memcmp+0x1c>
 8013b24:	5d03      	ldrb	r3, [r0, r4]
 8013b26:	3401      	adds	r4, #1
 8013b28:	190d      	adds	r5, r1, r4
 8013b2a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8013b2e:	42ab      	cmp	r3, r5
 8013b30:	d0f4      	beq.n	8013b1c <memcmp+0x4>
 8013b32:	1b58      	subs	r0, r3, r5
 8013b34:	bd30      	pop	{r4, r5, pc}

08013b36 <memcpy>:
 8013b36:	b510      	push	{r4, lr}
 8013b38:	1e43      	subs	r3, r0, #1
 8013b3a:	440a      	add	r2, r1
 8013b3c:	4291      	cmp	r1, r2
 8013b3e:	d100      	bne.n	8013b42 <memcpy+0xc>
 8013b40:	bd10      	pop	{r4, pc}
 8013b42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013b4a:	e7f7      	b.n	8013b3c <memcpy+0x6>

08013b4c <memset>:
 8013b4c:	4402      	add	r2, r0
 8013b4e:	4603      	mov	r3, r0
 8013b50:	4293      	cmp	r3, r2
 8013b52:	d100      	bne.n	8013b56 <memset+0xa>
 8013b54:	4770      	bx	lr
 8013b56:	f803 1b01 	strb.w	r1, [r3], #1
 8013b5a:	e7f9      	b.n	8013b50 <memset+0x4>

08013b5c <_free_r>:
 8013b5c:	b538      	push	{r3, r4, r5, lr}
 8013b5e:	4605      	mov	r5, r0
 8013b60:	2900      	cmp	r1, #0
 8013b62:	d045      	beq.n	8013bf0 <_free_r+0x94>
 8013b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013b68:	1f0c      	subs	r4, r1, #4
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	bfb8      	it	lt
 8013b6e:	18e4      	addlt	r4, r4, r3
 8013b70:	f000 fb96 	bl	80142a0 <__malloc_lock>
 8013b74:	4a1f      	ldr	r2, [pc, #124]	; (8013bf4 <_free_r+0x98>)
 8013b76:	6813      	ldr	r3, [r2, #0]
 8013b78:	4610      	mov	r0, r2
 8013b7a:	b933      	cbnz	r3, 8013b8a <_free_r+0x2e>
 8013b7c:	6063      	str	r3, [r4, #4]
 8013b7e:	6014      	str	r4, [r2, #0]
 8013b80:	4628      	mov	r0, r5
 8013b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013b86:	f000 bb8c 	b.w	80142a2 <__malloc_unlock>
 8013b8a:	42a3      	cmp	r3, r4
 8013b8c:	d90c      	bls.n	8013ba8 <_free_r+0x4c>
 8013b8e:	6821      	ldr	r1, [r4, #0]
 8013b90:	1862      	adds	r2, r4, r1
 8013b92:	4293      	cmp	r3, r2
 8013b94:	bf04      	itt	eq
 8013b96:	681a      	ldreq	r2, [r3, #0]
 8013b98:	685b      	ldreq	r3, [r3, #4]
 8013b9a:	6063      	str	r3, [r4, #4]
 8013b9c:	bf04      	itt	eq
 8013b9e:	1852      	addeq	r2, r2, r1
 8013ba0:	6022      	streq	r2, [r4, #0]
 8013ba2:	6004      	str	r4, [r0, #0]
 8013ba4:	e7ec      	b.n	8013b80 <_free_r+0x24>
 8013ba6:	4613      	mov	r3, r2
 8013ba8:	685a      	ldr	r2, [r3, #4]
 8013baa:	b10a      	cbz	r2, 8013bb0 <_free_r+0x54>
 8013bac:	42a2      	cmp	r2, r4
 8013bae:	d9fa      	bls.n	8013ba6 <_free_r+0x4a>
 8013bb0:	6819      	ldr	r1, [r3, #0]
 8013bb2:	1858      	adds	r0, r3, r1
 8013bb4:	42a0      	cmp	r0, r4
 8013bb6:	d10b      	bne.n	8013bd0 <_free_r+0x74>
 8013bb8:	6820      	ldr	r0, [r4, #0]
 8013bba:	4401      	add	r1, r0
 8013bbc:	1858      	adds	r0, r3, r1
 8013bbe:	4282      	cmp	r2, r0
 8013bc0:	6019      	str	r1, [r3, #0]
 8013bc2:	d1dd      	bne.n	8013b80 <_free_r+0x24>
 8013bc4:	6810      	ldr	r0, [r2, #0]
 8013bc6:	6852      	ldr	r2, [r2, #4]
 8013bc8:	605a      	str	r2, [r3, #4]
 8013bca:	4401      	add	r1, r0
 8013bcc:	6019      	str	r1, [r3, #0]
 8013bce:	e7d7      	b.n	8013b80 <_free_r+0x24>
 8013bd0:	d902      	bls.n	8013bd8 <_free_r+0x7c>
 8013bd2:	230c      	movs	r3, #12
 8013bd4:	602b      	str	r3, [r5, #0]
 8013bd6:	e7d3      	b.n	8013b80 <_free_r+0x24>
 8013bd8:	6820      	ldr	r0, [r4, #0]
 8013bda:	1821      	adds	r1, r4, r0
 8013bdc:	428a      	cmp	r2, r1
 8013bde:	bf04      	itt	eq
 8013be0:	6811      	ldreq	r1, [r2, #0]
 8013be2:	6852      	ldreq	r2, [r2, #4]
 8013be4:	6062      	str	r2, [r4, #4]
 8013be6:	bf04      	itt	eq
 8013be8:	1809      	addeq	r1, r1, r0
 8013bea:	6021      	streq	r1, [r4, #0]
 8013bec:	605c      	str	r4, [r3, #4]
 8013bee:	e7c7      	b.n	8013b80 <_free_r+0x24>
 8013bf0:	bd38      	pop	{r3, r4, r5, pc}
 8013bf2:	bf00      	nop
 8013bf4:	24014390 	.word	0x24014390

08013bf8 <_malloc_r>:
 8013bf8:	b570      	push	{r4, r5, r6, lr}
 8013bfa:	1ccd      	adds	r5, r1, #3
 8013bfc:	f025 0503 	bic.w	r5, r5, #3
 8013c00:	3508      	adds	r5, #8
 8013c02:	2d0c      	cmp	r5, #12
 8013c04:	bf38      	it	cc
 8013c06:	250c      	movcc	r5, #12
 8013c08:	2d00      	cmp	r5, #0
 8013c0a:	4606      	mov	r6, r0
 8013c0c:	db01      	blt.n	8013c12 <_malloc_r+0x1a>
 8013c0e:	42a9      	cmp	r1, r5
 8013c10:	d903      	bls.n	8013c1a <_malloc_r+0x22>
 8013c12:	230c      	movs	r3, #12
 8013c14:	6033      	str	r3, [r6, #0]
 8013c16:	2000      	movs	r0, #0
 8013c18:	bd70      	pop	{r4, r5, r6, pc}
 8013c1a:	f000 fb41 	bl	80142a0 <__malloc_lock>
 8013c1e:	4a21      	ldr	r2, [pc, #132]	; (8013ca4 <_malloc_r+0xac>)
 8013c20:	6814      	ldr	r4, [r2, #0]
 8013c22:	4621      	mov	r1, r4
 8013c24:	b991      	cbnz	r1, 8013c4c <_malloc_r+0x54>
 8013c26:	4c20      	ldr	r4, [pc, #128]	; (8013ca8 <_malloc_r+0xb0>)
 8013c28:	6823      	ldr	r3, [r4, #0]
 8013c2a:	b91b      	cbnz	r3, 8013c34 <_malloc_r+0x3c>
 8013c2c:	4630      	mov	r0, r6
 8013c2e:	f000 f889 	bl	8013d44 <_sbrk_r>
 8013c32:	6020      	str	r0, [r4, #0]
 8013c34:	4629      	mov	r1, r5
 8013c36:	4630      	mov	r0, r6
 8013c38:	f000 f884 	bl	8013d44 <_sbrk_r>
 8013c3c:	1c43      	adds	r3, r0, #1
 8013c3e:	d124      	bne.n	8013c8a <_malloc_r+0x92>
 8013c40:	230c      	movs	r3, #12
 8013c42:	6033      	str	r3, [r6, #0]
 8013c44:	4630      	mov	r0, r6
 8013c46:	f000 fb2c 	bl	80142a2 <__malloc_unlock>
 8013c4a:	e7e4      	b.n	8013c16 <_malloc_r+0x1e>
 8013c4c:	680b      	ldr	r3, [r1, #0]
 8013c4e:	1b5b      	subs	r3, r3, r5
 8013c50:	d418      	bmi.n	8013c84 <_malloc_r+0x8c>
 8013c52:	2b0b      	cmp	r3, #11
 8013c54:	d90f      	bls.n	8013c76 <_malloc_r+0x7e>
 8013c56:	600b      	str	r3, [r1, #0]
 8013c58:	50cd      	str	r5, [r1, r3]
 8013c5a:	18cc      	adds	r4, r1, r3
 8013c5c:	4630      	mov	r0, r6
 8013c5e:	f000 fb20 	bl	80142a2 <__malloc_unlock>
 8013c62:	f104 000b 	add.w	r0, r4, #11
 8013c66:	1d23      	adds	r3, r4, #4
 8013c68:	f020 0007 	bic.w	r0, r0, #7
 8013c6c:	1ac3      	subs	r3, r0, r3
 8013c6e:	d0d3      	beq.n	8013c18 <_malloc_r+0x20>
 8013c70:	425a      	negs	r2, r3
 8013c72:	50e2      	str	r2, [r4, r3]
 8013c74:	e7d0      	b.n	8013c18 <_malloc_r+0x20>
 8013c76:	428c      	cmp	r4, r1
 8013c78:	684b      	ldr	r3, [r1, #4]
 8013c7a:	bf16      	itet	ne
 8013c7c:	6063      	strne	r3, [r4, #4]
 8013c7e:	6013      	streq	r3, [r2, #0]
 8013c80:	460c      	movne	r4, r1
 8013c82:	e7eb      	b.n	8013c5c <_malloc_r+0x64>
 8013c84:	460c      	mov	r4, r1
 8013c86:	6849      	ldr	r1, [r1, #4]
 8013c88:	e7cc      	b.n	8013c24 <_malloc_r+0x2c>
 8013c8a:	1cc4      	adds	r4, r0, #3
 8013c8c:	f024 0403 	bic.w	r4, r4, #3
 8013c90:	42a0      	cmp	r0, r4
 8013c92:	d005      	beq.n	8013ca0 <_malloc_r+0xa8>
 8013c94:	1a21      	subs	r1, r4, r0
 8013c96:	4630      	mov	r0, r6
 8013c98:	f000 f854 	bl	8013d44 <_sbrk_r>
 8013c9c:	3001      	adds	r0, #1
 8013c9e:	d0cf      	beq.n	8013c40 <_malloc_r+0x48>
 8013ca0:	6025      	str	r5, [r4, #0]
 8013ca2:	e7db      	b.n	8013c5c <_malloc_r+0x64>
 8013ca4:	24014390 	.word	0x24014390
 8013ca8:	24014394 	.word	0x24014394

08013cac <iprintf>:
 8013cac:	b40f      	push	{r0, r1, r2, r3}
 8013cae:	4b0a      	ldr	r3, [pc, #40]	; (8013cd8 <iprintf+0x2c>)
 8013cb0:	b513      	push	{r0, r1, r4, lr}
 8013cb2:	681c      	ldr	r4, [r3, #0]
 8013cb4:	b124      	cbz	r4, 8013cc0 <iprintf+0x14>
 8013cb6:	69a3      	ldr	r3, [r4, #24]
 8013cb8:	b913      	cbnz	r3, 8013cc0 <iprintf+0x14>
 8013cba:	4620      	mov	r0, r4
 8013cbc:	f000 fa02 	bl	80140c4 <__sinit>
 8013cc0:	ab05      	add	r3, sp, #20
 8013cc2:	9a04      	ldr	r2, [sp, #16]
 8013cc4:	68a1      	ldr	r1, [r4, #8]
 8013cc6:	9301      	str	r3, [sp, #4]
 8013cc8:	4620      	mov	r0, r4
 8013cca:	f000 fb15 	bl	80142f8 <_vfiprintf_r>
 8013cce:	b002      	add	sp, #8
 8013cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013cd4:	b004      	add	sp, #16
 8013cd6:	4770      	bx	lr
 8013cd8:	240001a4 	.word	0x240001a4

08013cdc <rand>:
 8013cdc:	b538      	push	{r3, r4, r5, lr}
 8013cde:	4b13      	ldr	r3, [pc, #76]	; (8013d2c <rand+0x50>)
 8013ce0:	681c      	ldr	r4, [r3, #0]
 8013ce2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013ce4:	b97b      	cbnz	r3, 8013d06 <rand+0x2a>
 8013ce6:	2018      	movs	r0, #24
 8013ce8:	f7ff ff0e 	bl	8013b08 <malloc>
 8013cec:	4a10      	ldr	r2, [pc, #64]	; (8013d30 <rand+0x54>)
 8013cee:	4b11      	ldr	r3, [pc, #68]	; (8013d34 <rand+0x58>)
 8013cf0:	63a0      	str	r0, [r4, #56]	; 0x38
 8013cf2:	e9c0 2300 	strd	r2, r3, [r0]
 8013cf6:	4b10      	ldr	r3, [pc, #64]	; (8013d38 <rand+0x5c>)
 8013cf8:	6083      	str	r3, [r0, #8]
 8013cfa:	230b      	movs	r3, #11
 8013cfc:	8183      	strh	r3, [r0, #12]
 8013cfe:	2201      	movs	r2, #1
 8013d00:	2300      	movs	r3, #0
 8013d02:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8013d06:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013d08:	480c      	ldr	r0, [pc, #48]	; (8013d3c <rand+0x60>)
 8013d0a:	690a      	ldr	r2, [r1, #16]
 8013d0c:	694b      	ldr	r3, [r1, #20]
 8013d0e:	4c0c      	ldr	r4, [pc, #48]	; (8013d40 <rand+0x64>)
 8013d10:	4350      	muls	r0, r2
 8013d12:	fb04 0003 	mla	r0, r4, r3, r0
 8013d16:	fba2 2304 	umull	r2, r3, r2, r4
 8013d1a:	4403      	add	r3, r0
 8013d1c:	1c54      	adds	r4, r2, #1
 8013d1e:	f143 0500 	adc.w	r5, r3, #0
 8013d22:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8013d26:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8013d2a:	bd38      	pop	{r3, r4, r5, pc}
 8013d2c:	240001a4 	.word	0x240001a4
 8013d30:	abcd330e 	.word	0xabcd330e
 8013d34:	e66d1234 	.word	0xe66d1234
 8013d38:	0005deec 	.word	0x0005deec
 8013d3c:	5851f42d 	.word	0x5851f42d
 8013d40:	4c957f2d 	.word	0x4c957f2d

08013d44 <_sbrk_r>:
 8013d44:	b538      	push	{r3, r4, r5, lr}
 8013d46:	4c06      	ldr	r4, [pc, #24]	; (8013d60 <_sbrk_r+0x1c>)
 8013d48:	2300      	movs	r3, #0
 8013d4a:	4605      	mov	r5, r0
 8013d4c:	4608      	mov	r0, r1
 8013d4e:	6023      	str	r3, [r4, #0]
 8013d50:	f7ed fa4a 	bl	80011e8 <_sbrk>
 8013d54:	1c43      	adds	r3, r0, #1
 8013d56:	d102      	bne.n	8013d5e <_sbrk_r+0x1a>
 8013d58:	6823      	ldr	r3, [r4, #0]
 8013d5a:	b103      	cbz	r3, 8013d5e <_sbrk_r+0x1a>
 8013d5c:	602b      	str	r3, [r5, #0]
 8013d5e:	bd38      	pop	{r3, r4, r5, pc}
 8013d60:	2401bfd8 	.word	0x2401bfd8

08013d64 <__swbuf_r>:
 8013d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d66:	460e      	mov	r6, r1
 8013d68:	4614      	mov	r4, r2
 8013d6a:	4605      	mov	r5, r0
 8013d6c:	b118      	cbz	r0, 8013d76 <__swbuf_r+0x12>
 8013d6e:	6983      	ldr	r3, [r0, #24]
 8013d70:	b90b      	cbnz	r3, 8013d76 <__swbuf_r+0x12>
 8013d72:	f000 f9a7 	bl	80140c4 <__sinit>
 8013d76:	4b21      	ldr	r3, [pc, #132]	; (8013dfc <__swbuf_r+0x98>)
 8013d78:	429c      	cmp	r4, r3
 8013d7a:	d12a      	bne.n	8013dd2 <__swbuf_r+0x6e>
 8013d7c:	686c      	ldr	r4, [r5, #4]
 8013d7e:	69a3      	ldr	r3, [r4, #24]
 8013d80:	60a3      	str	r3, [r4, #8]
 8013d82:	89a3      	ldrh	r3, [r4, #12]
 8013d84:	071a      	lsls	r2, r3, #28
 8013d86:	d52e      	bpl.n	8013de6 <__swbuf_r+0x82>
 8013d88:	6923      	ldr	r3, [r4, #16]
 8013d8a:	b363      	cbz	r3, 8013de6 <__swbuf_r+0x82>
 8013d8c:	6923      	ldr	r3, [r4, #16]
 8013d8e:	6820      	ldr	r0, [r4, #0]
 8013d90:	1ac0      	subs	r0, r0, r3
 8013d92:	6963      	ldr	r3, [r4, #20]
 8013d94:	b2f6      	uxtb	r6, r6
 8013d96:	4283      	cmp	r3, r0
 8013d98:	4637      	mov	r7, r6
 8013d9a:	dc04      	bgt.n	8013da6 <__swbuf_r+0x42>
 8013d9c:	4621      	mov	r1, r4
 8013d9e:	4628      	mov	r0, r5
 8013da0:	f000 f926 	bl	8013ff0 <_fflush_r>
 8013da4:	bb28      	cbnz	r0, 8013df2 <__swbuf_r+0x8e>
 8013da6:	68a3      	ldr	r3, [r4, #8]
 8013da8:	3b01      	subs	r3, #1
 8013daa:	60a3      	str	r3, [r4, #8]
 8013dac:	6823      	ldr	r3, [r4, #0]
 8013dae:	1c5a      	adds	r2, r3, #1
 8013db0:	6022      	str	r2, [r4, #0]
 8013db2:	701e      	strb	r6, [r3, #0]
 8013db4:	6963      	ldr	r3, [r4, #20]
 8013db6:	3001      	adds	r0, #1
 8013db8:	4283      	cmp	r3, r0
 8013dba:	d004      	beq.n	8013dc6 <__swbuf_r+0x62>
 8013dbc:	89a3      	ldrh	r3, [r4, #12]
 8013dbe:	07db      	lsls	r3, r3, #31
 8013dc0:	d519      	bpl.n	8013df6 <__swbuf_r+0x92>
 8013dc2:	2e0a      	cmp	r6, #10
 8013dc4:	d117      	bne.n	8013df6 <__swbuf_r+0x92>
 8013dc6:	4621      	mov	r1, r4
 8013dc8:	4628      	mov	r0, r5
 8013dca:	f000 f911 	bl	8013ff0 <_fflush_r>
 8013dce:	b190      	cbz	r0, 8013df6 <__swbuf_r+0x92>
 8013dd0:	e00f      	b.n	8013df2 <__swbuf_r+0x8e>
 8013dd2:	4b0b      	ldr	r3, [pc, #44]	; (8013e00 <__swbuf_r+0x9c>)
 8013dd4:	429c      	cmp	r4, r3
 8013dd6:	d101      	bne.n	8013ddc <__swbuf_r+0x78>
 8013dd8:	68ac      	ldr	r4, [r5, #8]
 8013dda:	e7d0      	b.n	8013d7e <__swbuf_r+0x1a>
 8013ddc:	4b09      	ldr	r3, [pc, #36]	; (8013e04 <__swbuf_r+0xa0>)
 8013dde:	429c      	cmp	r4, r3
 8013de0:	bf08      	it	eq
 8013de2:	68ec      	ldreq	r4, [r5, #12]
 8013de4:	e7cb      	b.n	8013d7e <__swbuf_r+0x1a>
 8013de6:	4621      	mov	r1, r4
 8013de8:	4628      	mov	r0, r5
 8013dea:	f000 f80d 	bl	8013e08 <__swsetup_r>
 8013dee:	2800      	cmp	r0, #0
 8013df0:	d0cc      	beq.n	8013d8c <__swbuf_r+0x28>
 8013df2:	f04f 37ff 	mov.w	r7, #4294967295
 8013df6:	4638      	mov	r0, r7
 8013df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013dfa:	bf00      	nop
 8013dfc:	08016ba8 	.word	0x08016ba8
 8013e00:	08016bc8 	.word	0x08016bc8
 8013e04:	08016b88 	.word	0x08016b88

08013e08 <__swsetup_r>:
 8013e08:	4b32      	ldr	r3, [pc, #200]	; (8013ed4 <__swsetup_r+0xcc>)
 8013e0a:	b570      	push	{r4, r5, r6, lr}
 8013e0c:	681d      	ldr	r5, [r3, #0]
 8013e0e:	4606      	mov	r6, r0
 8013e10:	460c      	mov	r4, r1
 8013e12:	b125      	cbz	r5, 8013e1e <__swsetup_r+0x16>
 8013e14:	69ab      	ldr	r3, [r5, #24]
 8013e16:	b913      	cbnz	r3, 8013e1e <__swsetup_r+0x16>
 8013e18:	4628      	mov	r0, r5
 8013e1a:	f000 f953 	bl	80140c4 <__sinit>
 8013e1e:	4b2e      	ldr	r3, [pc, #184]	; (8013ed8 <__swsetup_r+0xd0>)
 8013e20:	429c      	cmp	r4, r3
 8013e22:	d10f      	bne.n	8013e44 <__swsetup_r+0x3c>
 8013e24:	686c      	ldr	r4, [r5, #4]
 8013e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e2a:	b29a      	uxth	r2, r3
 8013e2c:	0715      	lsls	r5, r2, #28
 8013e2e:	d42c      	bmi.n	8013e8a <__swsetup_r+0x82>
 8013e30:	06d0      	lsls	r0, r2, #27
 8013e32:	d411      	bmi.n	8013e58 <__swsetup_r+0x50>
 8013e34:	2209      	movs	r2, #9
 8013e36:	6032      	str	r2, [r6, #0]
 8013e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e3c:	81a3      	strh	r3, [r4, #12]
 8013e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8013e42:	e03e      	b.n	8013ec2 <__swsetup_r+0xba>
 8013e44:	4b25      	ldr	r3, [pc, #148]	; (8013edc <__swsetup_r+0xd4>)
 8013e46:	429c      	cmp	r4, r3
 8013e48:	d101      	bne.n	8013e4e <__swsetup_r+0x46>
 8013e4a:	68ac      	ldr	r4, [r5, #8]
 8013e4c:	e7eb      	b.n	8013e26 <__swsetup_r+0x1e>
 8013e4e:	4b24      	ldr	r3, [pc, #144]	; (8013ee0 <__swsetup_r+0xd8>)
 8013e50:	429c      	cmp	r4, r3
 8013e52:	bf08      	it	eq
 8013e54:	68ec      	ldreq	r4, [r5, #12]
 8013e56:	e7e6      	b.n	8013e26 <__swsetup_r+0x1e>
 8013e58:	0751      	lsls	r1, r2, #29
 8013e5a:	d512      	bpl.n	8013e82 <__swsetup_r+0x7a>
 8013e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e5e:	b141      	cbz	r1, 8013e72 <__swsetup_r+0x6a>
 8013e60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e64:	4299      	cmp	r1, r3
 8013e66:	d002      	beq.n	8013e6e <__swsetup_r+0x66>
 8013e68:	4630      	mov	r0, r6
 8013e6a:	f7ff fe77 	bl	8013b5c <_free_r>
 8013e6e:	2300      	movs	r3, #0
 8013e70:	6363      	str	r3, [r4, #52]	; 0x34
 8013e72:	89a3      	ldrh	r3, [r4, #12]
 8013e74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013e78:	81a3      	strh	r3, [r4, #12]
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	6063      	str	r3, [r4, #4]
 8013e7e:	6923      	ldr	r3, [r4, #16]
 8013e80:	6023      	str	r3, [r4, #0]
 8013e82:	89a3      	ldrh	r3, [r4, #12]
 8013e84:	f043 0308 	orr.w	r3, r3, #8
 8013e88:	81a3      	strh	r3, [r4, #12]
 8013e8a:	6923      	ldr	r3, [r4, #16]
 8013e8c:	b94b      	cbnz	r3, 8013ea2 <__swsetup_r+0x9a>
 8013e8e:	89a3      	ldrh	r3, [r4, #12]
 8013e90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013e98:	d003      	beq.n	8013ea2 <__swsetup_r+0x9a>
 8013e9a:	4621      	mov	r1, r4
 8013e9c:	4630      	mov	r0, r6
 8013e9e:	f000 f9bf 	bl	8014220 <__smakebuf_r>
 8013ea2:	89a2      	ldrh	r2, [r4, #12]
 8013ea4:	f012 0301 	ands.w	r3, r2, #1
 8013ea8:	d00c      	beq.n	8013ec4 <__swsetup_r+0xbc>
 8013eaa:	2300      	movs	r3, #0
 8013eac:	60a3      	str	r3, [r4, #8]
 8013eae:	6963      	ldr	r3, [r4, #20]
 8013eb0:	425b      	negs	r3, r3
 8013eb2:	61a3      	str	r3, [r4, #24]
 8013eb4:	6923      	ldr	r3, [r4, #16]
 8013eb6:	b953      	cbnz	r3, 8013ece <__swsetup_r+0xc6>
 8013eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ebc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013ec0:	d1ba      	bne.n	8013e38 <__swsetup_r+0x30>
 8013ec2:	bd70      	pop	{r4, r5, r6, pc}
 8013ec4:	0792      	lsls	r2, r2, #30
 8013ec6:	bf58      	it	pl
 8013ec8:	6963      	ldrpl	r3, [r4, #20]
 8013eca:	60a3      	str	r3, [r4, #8]
 8013ecc:	e7f2      	b.n	8013eb4 <__swsetup_r+0xac>
 8013ece:	2000      	movs	r0, #0
 8013ed0:	e7f7      	b.n	8013ec2 <__swsetup_r+0xba>
 8013ed2:	bf00      	nop
 8013ed4:	240001a4 	.word	0x240001a4
 8013ed8:	08016ba8 	.word	0x08016ba8
 8013edc:	08016bc8 	.word	0x08016bc8
 8013ee0:	08016b88 	.word	0x08016b88

08013ee4 <__sflush_r>:
 8013ee4:	898a      	ldrh	r2, [r1, #12]
 8013ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013eea:	4605      	mov	r5, r0
 8013eec:	0710      	lsls	r0, r2, #28
 8013eee:	460c      	mov	r4, r1
 8013ef0:	d458      	bmi.n	8013fa4 <__sflush_r+0xc0>
 8013ef2:	684b      	ldr	r3, [r1, #4]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	dc05      	bgt.n	8013f04 <__sflush_r+0x20>
 8013ef8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	dc02      	bgt.n	8013f04 <__sflush_r+0x20>
 8013efe:	2000      	movs	r0, #0
 8013f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f06:	2e00      	cmp	r6, #0
 8013f08:	d0f9      	beq.n	8013efe <__sflush_r+0x1a>
 8013f0a:	2300      	movs	r3, #0
 8013f0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013f10:	682f      	ldr	r7, [r5, #0]
 8013f12:	6a21      	ldr	r1, [r4, #32]
 8013f14:	602b      	str	r3, [r5, #0]
 8013f16:	d032      	beq.n	8013f7e <__sflush_r+0x9a>
 8013f18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013f1a:	89a3      	ldrh	r3, [r4, #12]
 8013f1c:	075a      	lsls	r2, r3, #29
 8013f1e:	d505      	bpl.n	8013f2c <__sflush_r+0x48>
 8013f20:	6863      	ldr	r3, [r4, #4]
 8013f22:	1ac0      	subs	r0, r0, r3
 8013f24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013f26:	b10b      	cbz	r3, 8013f2c <__sflush_r+0x48>
 8013f28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013f2a:	1ac0      	subs	r0, r0, r3
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	4602      	mov	r2, r0
 8013f30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f32:	6a21      	ldr	r1, [r4, #32]
 8013f34:	4628      	mov	r0, r5
 8013f36:	47b0      	blx	r6
 8013f38:	1c43      	adds	r3, r0, #1
 8013f3a:	89a3      	ldrh	r3, [r4, #12]
 8013f3c:	d106      	bne.n	8013f4c <__sflush_r+0x68>
 8013f3e:	6829      	ldr	r1, [r5, #0]
 8013f40:	291d      	cmp	r1, #29
 8013f42:	d848      	bhi.n	8013fd6 <__sflush_r+0xf2>
 8013f44:	4a29      	ldr	r2, [pc, #164]	; (8013fec <__sflush_r+0x108>)
 8013f46:	40ca      	lsrs	r2, r1
 8013f48:	07d6      	lsls	r6, r2, #31
 8013f4a:	d544      	bpl.n	8013fd6 <__sflush_r+0xf2>
 8013f4c:	2200      	movs	r2, #0
 8013f4e:	6062      	str	r2, [r4, #4]
 8013f50:	04d9      	lsls	r1, r3, #19
 8013f52:	6922      	ldr	r2, [r4, #16]
 8013f54:	6022      	str	r2, [r4, #0]
 8013f56:	d504      	bpl.n	8013f62 <__sflush_r+0x7e>
 8013f58:	1c42      	adds	r2, r0, #1
 8013f5a:	d101      	bne.n	8013f60 <__sflush_r+0x7c>
 8013f5c:	682b      	ldr	r3, [r5, #0]
 8013f5e:	b903      	cbnz	r3, 8013f62 <__sflush_r+0x7e>
 8013f60:	6560      	str	r0, [r4, #84]	; 0x54
 8013f62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013f64:	602f      	str	r7, [r5, #0]
 8013f66:	2900      	cmp	r1, #0
 8013f68:	d0c9      	beq.n	8013efe <__sflush_r+0x1a>
 8013f6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f6e:	4299      	cmp	r1, r3
 8013f70:	d002      	beq.n	8013f78 <__sflush_r+0x94>
 8013f72:	4628      	mov	r0, r5
 8013f74:	f7ff fdf2 	bl	8013b5c <_free_r>
 8013f78:	2000      	movs	r0, #0
 8013f7a:	6360      	str	r0, [r4, #52]	; 0x34
 8013f7c:	e7c0      	b.n	8013f00 <__sflush_r+0x1c>
 8013f7e:	2301      	movs	r3, #1
 8013f80:	4628      	mov	r0, r5
 8013f82:	47b0      	blx	r6
 8013f84:	1c41      	adds	r1, r0, #1
 8013f86:	d1c8      	bne.n	8013f1a <__sflush_r+0x36>
 8013f88:	682b      	ldr	r3, [r5, #0]
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d0c5      	beq.n	8013f1a <__sflush_r+0x36>
 8013f8e:	2b1d      	cmp	r3, #29
 8013f90:	d001      	beq.n	8013f96 <__sflush_r+0xb2>
 8013f92:	2b16      	cmp	r3, #22
 8013f94:	d101      	bne.n	8013f9a <__sflush_r+0xb6>
 8013f96:	602f      	str	r7, [r5, #0]
 8013f98:	e7b1      	b.n	8013efe <__sflush_r+0x1a>
 8013f9a:	89a3      	ldrh	r3, [r4, #12]
 8013f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fa0:	81a3      	strh	r3, [r4, #12]
 8013fa2:	e7ad      	b.n	8013f00 <__sflush_r+0x1c>
 8013fa4:	690f      	ldr	r7, [r1, #16]
 8013fa6:	2f00      	cmp	r7, #0
 8013fa8:	d0a9      	beq.n	8013efe <__sflush_r+0x1a>
 8013faa:	0793      	lsls	r3, r2, #30
 8013fac:	680e      	ldr	r6, [r1, #0]
 8013fae:	bf08      	it	eq
 8013fb0:	694b      	ldreq	r3, [r1, #20]
 8013fb2:	600f      	str	r7, [r1, #0]
 8013fb4:	bf18      	it	ne
 8013fb6:	2300      	movne	r3, #0
 8013fb8:	eba6 0807 	sub.w	r8, r6, r7
 8013fbc:	608b      	str	r3, [r1, #8]
 8013fbe:	f1b8 0f00 	cmp.w	r8, #0
 8013fc2:	dd9c      	ble.n	8013efe <__sflush_r+0x1a>
 8013fc4:	4643      	mov	r3, r8
 8013fc6:	463a      	mov	r2, r7
 8013fc8:	6a21      	ldr	r1, [r4, #32]
 8013fca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013fcc:	4628      	mov	r0, r5
 8013fce:	47b0      	blx	r6
 8013fd0:	2800      	cmp	r0, #0
 8013fd2:	dc06      	bgt.n	8013fe2 <__sflush_r+0xfe>
 8013fd4:	89a3      	ldrh	r3, [r4, #12]
 8013fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fda:	81a3      	strh	r3, [r4, #12]
 8013fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8013fe0:	e78e      	b.n	8013f00 <__sflush_r+0x1c>
 8013fe2:	4407      	add	r7, r0
 8013fe4:	eba8 0800 	sub.w	r8, r8, r0
 8013fe8:	e7e9      	b.n	8013fbe <__sflush_r+0xda>
 8013fea:	bf00      	nop
 8013fec:	20400001 	.word	0x20400001

08013ff0 <_fflush_r>:
 8013ff0:	b538      	push	{r3, r4, r5, lr}
 8013ff2:	690b      	ldr	r3, [r1, #16]
 8013ff4:	4605      	mov	r5, r0
 8013ff6:	460c      	mov	r4, r1
 8013ff8:	b1db      	cbz	r3, 8014032 <_fflush_r+0x42>
 8013ffa:	b118      	cbz	r0, 8014004 <_fflush_r+0x14>
 8013ffc:	6983      	ldr	r3, [r0, #24]
 8013ffe:	b90b      	cbnz	r3, 8014004 <_fflush_r+0x14>
 8014000:	f000 f860 	bl	80140c4 <__sinit>
 8014004:	4b0c      	ldr	r3, [pc, #48]	; (8014038 <_fflush_r+0x48>)
 8014006:	429c      	cmp	r4, r3
 8014008:	d109      	bne.n	801401e <_fflush_r+0x2e>
 801400a:	686c      	ldr	r4, [r5, #4]
 801400c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014010:	b17b      	cbz	r3, 8014032 <_fflush_r+0x42>
 8014012:	4621      	mov	r1, r4
 8014014:	4628      	mov	r0, r5
 8014016:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801401a:	f7ff bf63 	b.w	8013ee4 <__sflush_r>
 801401e:	4b07      	ldr	r3, [pc, #28]	; (801403c <_fflush_r+0x4c>)
 8014020:	429c      	cmp	r4, r3
 8014022:	d101      	bne.n	8014028 <_fflush_r+0x38>
 8014024:	68ac      	ldr	r4, [r5, #8]
 8014026:	e7f1      	b.n	801400c <_fflush_r+0x1c>
 8014028:	4b05      	ldr	r3, [pc, #20]	; (8014040 <_fflush_r+0x50>)
 801402a:	429c      	cmp	r4, r3
 801402c:	bf08      	it	eq
 801402e:	68ec      	ldreq	r4, [r5, #12]
 8014030:	e7ec      	b.n	801400c <_fflush_r+0x1c>
 8014032:	2000      	movs	r0, #0
 8014034:	bd38      	pop	{r3, r4, r5, pc}
 8014036:	bf00      	nop
 8014038:	08016ba8 	.word	0x08016ba8
 801403c:	08016bc8 	.word	0x08016bc8
 8014040:	08016b88 	.word	0x08016b88

08014044 <std>:
 8014044:	2300      	movs	r3, #0
 8014046:	b510      	push	{r4, lr}
 8014048:	4604      	mov	r4, r0
 801404a:	e9c0 3300 	strd	r3, r3, [r0]
 801404e:	6083      	str	r3, [r0, #8]
 8014050:	8181      	strh	r1, [r0, #12]
 8014052:	6643      	str	r3, [r0, #100]	; 0x64
 8014054:	81c2      	strh	r2, [r0, #14]
 8014056:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801405a:	6183      	str	r3, [r0, #24]
 801405c:	4619      	mov	r1, r3
 801405e:	2208      	movs	r2, #8
 8014060:	305c      	adds	r0, #92	; 0x5c
 8014062:	f7ff fd73 	bl	8013b4c <memset>
 8014066:	4b05      	ldr	r3, [pc, #20]	; (801407c <std+0x38>)
 8014068:	6263      	str	r3, [r4, #36]	; 0x24
 801406a:	4b05      	ldr	r3, [pc, #20]	; (8014080 <std+0x3c>)
 801406c:	62a3      	str	r3, [r4, #40]	; 0x28
 801406e:	4b05      	ldr	r3, [pc, #20]	; (8014084 <std+0x40>)
 8014070:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014072:	4b05      	ldr	r3, [pc, #20]	; (8014088 <std+0x44>)
 8014074:	6224      	str	r4, [r4, #32]
 8014076:	6323      	str	r3, [r4, #48]	; 0x30
 8014078:	bd10      	pop	{r4, pc}
 801407a:	bf00      	nop
 801407c:	08014835 	.word	0x08014835
 8014080:	08014857 	.word	0x08014857
 8014084:	0801488f 	.word	0x0801488f
 8014088:	080148b3 	.word	0x080148b3

0801408c <_cleanup_r>:
 801408c:	4901      	ldr	r1, [pc, #4]	; (8014094 <_cleanup_r+0x8>)
 801408e:	f000 b885 	b.w	801419c <_fwalk_reent>
 8014092:	bf00      	nop
 8014094:	08013ff1 	.word	0x08013ff1

08014098 <__sfmoreglue>:
 8014098:	b570      	push	{r4, r5, r6, lr}
 801409a:	1e4a      	subs	r2, r1, #1
 801409c:	2568      	movs	r5, #104	; 0x68
 801409e:	4355      	muls	r5, r2
 80140a0:	460e      	mov	r6, r1
 80140a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80140a6:	f7ff fda7 	bl	8013bf8 <_malloc_r>
 80140aa:	4604      	mov	r4, r0
 80140ac:	b140      	cbz	r0, 80140c0 <__sfmoreglue+0x28>
 80140ae:	2100      	movs	r1, #0
 80140b0:	e9c0 1600 	strd	r1, r6, [r0]
 80140b4:	300c      	adds	r0, #12
 80140b6:	60a0      	str	r0, [r4, #8]
 80140b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80140bc:	f7ff fd46 	bl	8013b4c <memset>
 80140c0:	4620      	mov	r0, r4
 80140c2:	bd70      	pop	{r4, r5, r6, pc}

080140c4 <__sinit>:
 80140c4:	6983      	ldr	r3, [r0, #24]
 80140c6:	b510      	push	{r4, lr}
 80140c8:	4604      	mov	r4, r0
 80140ca:	bb33      	cbnz	r3, 801411a <__sinit+0x56>
 80140cc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80140d0:	6503      	str	r3, [r0, #80]	; 0x50
 80140d2:	4b12      	ldr	r3, [pc, #72]	; (801411c <__sinit+0x58>)
 80140d4:	4a12      	ldr	r2, [pc, #72]	; (8014120 <__sinit+0x5c>)
 80140d6:	681b      	ldr	r3, [r3, #0]
 80140d8:	6282      	str	r2, [r0, #40]	; 0x28
 80140da:	4298      	cmp	r0, r3
 80140dc:	bf04      	itt	eq
 80140de:	2301      	moveq	r3, #1
 80140e0:	6183      	streq	r3, [r0, #24]
 80140e2:	f000 f81f 	bl	8014124 <__sfp>
 80140e6:	6060      	str	r0, [r4, #4]
 80140e8:	4620      	mov	r0, r4
 80140ea:	f000 f81b 	bl	8014124 <__sfp>
 80140ee:	60a0      	str	r0, [r4, #8]
 80140f0:	4620      	mov	r0, r4
 80140f2:	f000 f817 	bl	8014124 <__sfp>
 80140f6:	2200      	movs	r2, #0
 80140f8:	60e0      	str	r0, [r4, #12]
 80140fa:	2104      	movs	r1, #4
 80140fc:	6860      	ldr	r0, [r4, #4]
 80140fe:	f7ff ffa1 	bl	8014044 <std>
 8014102:	2201      	movs	r2, #1
 8014104:	2109      	movs	r1, #9
 8014106:	68a0      	ldr	r0, [r4, #8]
 8014108:	f7ff ff9c 	bl	8014044 <std>
 801410c:	2202      	movs	r2, #2
 801410e:	2112      	movs	r1, #18
 8014110:	68e0      	ldr	r0, [r4, #12]
 8014112:	f7ff ff97 	bl	8014044 <std>
 8014116:	2301      	movs	r3, #1
 8014118:	61a3      	str	r3, [r4, #24]
 801411a:	bd10      	pop	{r4, pc}
 801411c:	08016b84 	.word	0x08016b84
 8014120:	0801408d 	.word	0x0801408d

08014124 <__sfp>:
 8014124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014126:	4b1b      	ldr	r3, [pc, #108]	; (8014194 <__sfp+0x70>)
 8014128:	681e      	ldr	r6, [r3, #0]
 801412a:	69b3      	ldr	r3, [r6, #24]
 801412c:	4607      	mov	r7, r0
 801412e:	b913      	cbnz	r3, 8014136 <__sfp+0x12>
 8014130:	4630      	mov	r0, r6
 8014132:	f7ff ffc7 	bl	80140c4 <__sinit>
 8014136:	3648      	adds	r6, #72	; 0x48
 8014138:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801413c:	3b01      	subs	r3, #1
 801413e:	d503      	bpl.n	8014148 <__sfp+0x24>
 8014140:	6833      	ldr	r3, [r6, #0]
 8014142:	b133      	cbz	r3, 8014152 <__sfp+0x2e>
 8014144:	6836      	ldr	r6, [r6, #0]
 8014146:	e7f7      	b.n	8014138 <__sfp+0x14>
 8014148:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801414c:	b16d      	cbz	r5, 801416a <__sfp+0x46>
 801414e:	3468      	adds	r4, #104	; 0x68
 8014150:	e7f4      	b.n	801413c <__sfp+0x18>
 8014152:	2104      	movs	r1, #4
 8014154:	4638      	mov	r0, r7
 8014156:	f7ff ff9f 	bl	8014098 <__sfmoreglue>
 801415a:	6030      	str	r0, [r6, #0]
 801415c:	2800      	cmp	r0, #0
 801415e:	d1f1      	bne.n	8014144 <__sfp+0x20>
 8014160:	230c      	movs	r3, #12
 8014162:	603b      	str	r3, [r7, #0]
 8014164:	4604      	mov	r4, r0
 8014166:	4620      	mov	r0, r4
 8014168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801416a:	4b0b      	ldr	r3, [pc, #44]	; (8014198 <__sfp+0x74>)
 801416c:	6665      	str	r5, [r4, #100]	; 0x64
 801416e:	e9c4 5500 	strd	r5, r5, [r4]
 8014172:	60a5      	str	r5, [r4, #8]
 8014174:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8014178:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801417c:	2208      	movs	r2, #8
 801417e:	4629      	mov	r1, r5
 8014180:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014184:	f7ff fce2 	bl	8013b4c <memset>
 8014188:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801418c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014190:	e7e9      	b.n	8014166 <__sfp+0x42>
 8014192:	bf00      	nop
 8014194:	08016b84 	.word	0x08016b84
 8014198:	ffff0001 	.word	0xffff0001

0801419c <_fwalk_reent>:
 801419c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141a0:	4680      	mov	r8, r0
 80141a2:	4689      	mov	r9, r1
 80141a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80141a8:	2600      	movs	r6, #0
 80141aa:	b914      	cbnz	r4, 80141b2 <_fwalk_reent+0x16>
 80141ac:	4630      	mov	r0, r6
 80141ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80141b2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80141b6:	3f01      	subs	r7, #1
 80141b8:	d501      	bpl.n	80141be <_fwalk_reent+0x22>
 80141ba:	6824      	ldr	r4, [r4, #0]
 80141bc:	e7f5      	b.n	80141aa <_fwalk_reent+0xe>
 80141be:	89ab      	ldrh	r3, [r5, #12]
 80141c0:	2b01      	cmp	r3, #1
 80141c2:	d907      	bls.n	80141d4 <_fwalk_reent+0x38>
 80141c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80141c8:	3301      	adds	r3, #1
 80141ca:	d003      	beq.n	80141d4 <_fwalk_reent+0x38>
 80141cc:	4629      	mov	r1, r5
 80141ce:	4640      	mov	r0, r8
 80141d0:	47c8      	blx	r9
 80141d2:	4306      	orrs	r6, r0
 80141d4:	3568      	adds	r5, #104	; 0x68
 80141d6:	e7ee      	b.n	80141b6 <_fwalk_reent+0x1a>

080141d8 <__swhatbuf_r>:
 80141d8:	b570      	push	{r4, r5, r6, lr}
 80141da:	460e      	mov	r6, r1
 80141dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141e0:	2900      	cmp	r1, #0
 80141e2:	b096      	sub	sp, #88	; 0x58
 80141e4:	4614      	mov	r4, r2
 80141e6:	461d      	mov	r5, r3
 80141e8:	da07      	bge.n	80141fa <__swhatbuf_r+0x22>
 80141ea:	2300      	movs	r3, #0
 80141ec:	602b      	str	r3, [r5, #0]
 80141ee:	89b3      	ldrh	r3, [r6, #12]
 80141f0:	061a      	lsls	r2, r3, #24
 80141f2:	d410      	bmi.n	8014216 <__swhatbuf_r+0x3e>
 80141f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80141f8:	e00e      	b.n	8014218 <__swhatbuf_r+0x40>
 80141fa:	466a      	mov	r2, sp
 80141fc:	f000 fb80 	bl	8014900 <_fstat_r>
 8014200:	2800      	cmp	r0, #0
 8014202:	dbf2      	blt.n	80141ea <__swhatbuf_r+0x12>
 8014204:	9a01      	ldr	r2, [sp, #4]
 8014206:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801420a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801420e:	425a      	negs	r2, r3
 8014210:	415a      	adcs	r2, r3
 8014212:	602a      	str	r2, [r5, #0]
 8014214:	e7ee      	b.n	80141f4 <__swhatbuf_r+0x1c>
 8014216:	2340      	movs	r3, #64	; 0x40
 8014218:	2000      	movs	r0, #0
 801421a:	6023      	str	r3, [r4, #0]
 801421c:	b016      	add	sp, #88	; 0x58
 801421e:	bd70      	pop	{r4, r5, r6, pc}

08014220 <__smakebuf_r>:
 8014220:	898b      	ldrh	r3, [r1, #12]
 8014222:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014224:	079d      	lsls	r5, r3, #30
 8014226:	4606      	mov	r6, r0
 8014228:	460c      	mov	r4, r1
 801422a:	d507      	bpl.n	801423c <__smakebuf_r+0x1c>
 801422c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014230:	6023      	str	r3, [r4, #0]
 8014232:	6123      	str	r3, [r4, #16]
 8014234:	2301      	movs	r3, #1
 8014236:	6163      	str	r3, [r4, #20]
 8014238:	b002      	add	sp, #8
 801423a:	bd70      	pop	{r4, r5, r6, pc}
 801423c:	ab01      	add	r3, sp, #4
 801423e:	466a      	mov	r2, sp
 8014240:	f7ff ffca 	bl	80141d8 <__swhatbuf_r>
 8014244:	9900      	ldr	r1, [sp, #0]
 8014246:	4605      	mov	r5, r0
 8014248:	4630      	mov	r0, r6
 801424a:	f7ff fcd5 	bl	8013bf8 <_malloc_r>
 801424e:	b948      	cbnz	r0, 8014264 <__smakebuf_r+0x44>
 8014250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014254:	059a      	lsls	r2, r3, #22
 8014256:	d4ef      	bmi.n	8014238 <__smakebuf_r+0x18>
 8014258:	f023 0303 	bic.w	r3, r3, #3
 801425c:	f043 0302 	orr.w	r3, r3, #2
 8014260:	81a3      	strh	r3, [r4, #12]
 8014262:	e7e3      	b.n	801422c <__smakebuf_r+0xc>
 8014264:	4b0d      	ldr	r3, [pc, #52]	; (801429c <__smakebuf_r+0x7c>)
 8014266:	62b3      	str	r3, [r6, #40]	; 0x28
 8014268:	89a3      	ldrh	r3, [r4, #12]
 801426a:	6020      	str	r0, [r4, #0]
 801426c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014270:	81a3      	strh	r3, [r4, #12]
 8014272:	9b00      	ldr	r3, [sp, #0]
 8014274:	6163      	str	r3, [r4, #20]
 8014276:	9b01      	ldr	r3, [sp, #4]
 8014278:	6120      	str	r0, [r4, #16]
 801427a:	b15b      	cbz	r3, 8014294 <__smakebuf_r+0x74>
 801427c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014280:	4630      	mov	r0, r6
 8014282:	f000 fb4f 	bl	8014924 <_isatty_r>
 8014286:	b128      	cbz	r0, 8014294 <__smakebuf_r+0x74>
 8014288:	89a3      	ldrh	r3, [r4, #12]
 801428a:	f023 0303 	bic.w	r3, r3, #3
 801428e:	f043 0301 	orr.w	r3, r3, #1
 8014292:	81a3      	strh	r3, [r4, #12]
 8014294:	89a3      	ldrh	r3, [r4, #12]
 8014296:	431d      	orrs	r5, r3
 8014298:	81a5      	strh	r5, [r4, #12]
 801429a:	e7cd      	b.n	8014238 <__smakebuf_r+0x18>
 801429c:	0801408d 	.word	0x0801408d

080142a0 <__malloc_lock>:
 80142a0:	4770      	bx	lr

080142a2 <__malloc_unlock>:
 80142a2:	4770      	bx	lr

080142a4 <__sfputc_r>:
 80142a4:	6893      	ldr	r3, [r2, #8]
 80142a6:	3b01      	subs	r3, #1
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	b410      	push	{r4}
 80142ac:	6093      	str	r3, [r2, #8]
 80142ae:	da08      	bge.n	80142c2 <__sfputc_r+0x1e>
 80142b0:	6994      	ldr	r4, [r2, #24]
 80142b2:	42a3      	cmp	r3, r4
 80142b4:	db01      	blt.n	80142ba <__sfputc_r+0x16>
 80142b6:	290a      	cmp	r1, #10
 80142b8:	d103      	bne.n	80142c2 <__sfputc_r+0x1e>
 80142ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80142be:	f7ff bd51 	b.w	8013d64 <__swbuf_r>
 80142c2:	6813      	ldr	r3, [r2, #0]
 80142c4:	1c58      	adds	r0, r3, #1
 80142c6:	6010      	str	r0, [r2, #0]
 80142c8:	7019      	strb	r1, [r3, #0]
 80142ca:	4608      	mov	r0, r1
 80142cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80142d0:	4770      	bx	lr

080142d2 <__sfputs_r>:
 80142d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142d4:	4606      	mov	r6, r0
 80142d6:	460f      	mov	r7, r1
 80142d8:	4614      	mov	r4, r2
 80142da:	18d5      	adds	r5, r2, r3
 80142dc:	42ac      	cmp	r4, r5
 80142de:	d101      	bne.n	80142e4 <__sfputs_r+0x12>
 80142e0:	2000      	movs	r0, #0
 80142e2:	e007      	b.n	80142f4 <__sfputs_r+0x22>
 80142e4:	463a      	mov	r2, r7
 80142e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142ea:	4630      	mov	r0, r6
 80142ec:	f7ff ffda 	bl	80142a4 <__sfputc_r>
 80142f0:	1c43      	adds	r3, r0, #1
 80142f2:	d1f3      	bne.n	80142dc <__sfputs_r+0xa>
 80142f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080142f8 <_vfiprintf_r>:
 80142f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142fc:	460c      	mov	r4, r1
 80142fe:	b09d      	sub	sp, #116	; 0x74
 8014300:	4617      	mov	r7, r2
 8014302:	461d      	mov	r5, r3
 8014304:	4606      	mov	r6, r0
 8014306:	b118      	cbz	r0, 8014310 <_vfiprintf_r+0x18>
 8014308:	6983      	ldr	r3, [r0, #24]
 801430a:	b90b      	cbnz	r3, 8014310 <_vfiprintf_r+0x18>
 801430c:	f7ff feda 	bl	80140c4 <__sinit>
 8014310:	4b7c      	ldr	r3, [pc, #496]	; (8014504 <_vfiprintf_r+0x20c>)
 8014312:	429c      	cmp	r4, r3
 8014314:	d158      	bne.n	80143c8 <_vfiprintf_r+0xd0>
 8014316:	6874      	ldr	r4, [r6, #4]
 8014318:	89a3      	ldrh	r3, [r4, #12]
 801431a:	0718      	lsls	r0, r3, #28
 801431c:	d55e      	bpl.n	80143dc <_vfiprintf_r+0xe4>
 801431e:	6923      	ldr	r3, [r4, #16]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d05b      	beq.n	80143dc <_vfiprintf_r+0xe4>
 8014324:	2300      	movs	r3, #0
 8014326:	9309      	str	r3, [sp, #36]	; 0x24
 8014328:	2320      	movs	r3, #32
 801432a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801432e:	2330      	movs	r3, #48	; 0x30
 8014330:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014334:	9503      	str	r5, [sp, #12]
 8014336:	f04f 0b01 	mov.w	fp, #1
 801433a:	46b8      	mov	r8, r7
 801433c:	4645      	mov	r5, r8
 801433e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014342:	b10b      	cbz	r3, 8014348 <_vfiprintf_r+0x50>
 8014344:	2b25      	cmp	r3, #37	; 0x25
 8014346:	d154      	bne.n	80143f2 <_vfiprintf_r+0xfa>
 8014348:	ebb8 0a07 	subs.w	sl, r8, r7
 801434c:	d00b      	beq.n	8014366 <_vfiprintf_r+0x6e>
 801434e:	4653      	mov	r3, sl
 8014350:	463a      	mov	r2, r7
 8014352:	4621      	mov	r1, r4
 8014354:	4630      	mov	r0, r6
 8014356:	f7ff ffbc 	bl	80142d2 <__sfputs_r>
 801435a:	3001      	adds	r0, #1
 801435c:	f000 80c2 	beq.w	80144e4 <_vfiprintf_r+0x1ec>
 8014360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014362:	4453      	add	r3, sl
 8014364:	9309      	str	r3, [sp, #36]	; 0x24
 8014366:	f898 3000 	ldrb.w	r3, [r8]
 801436a:	2b00      	cmp	r3, #0
 801436c:	f000 80ba 	beq.w	80144e4 <_vfiprintf_r+0x1ec>
 8014370:	2300      	movs	r3, #0
 8014372:	f04f 32ff 	mov.w	r2, #4294967295
 8014376:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801437a:	9304      	str	r3, [sp, #16]
 801437c:	9307      	str	r3, [sp, #28]
 801437e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014382:	931a      	str	r3, [sp, #104]	; 0x68
 8014384:	46a8      	mov	r8, r5
 8014386:	2205      	movs	r2, #5
 8014388:	f818 1b01 	ldrb.w	r1, [r8], #1
 801438c:	485e      	ldr	r0, [pc, #376]	; (8014508 <_vfiprintf_r+0x210>)
 801438e:	f7eb ffaf 	bl	80002f0 <memchr>
 8014392:	9b04      	ldr	r3, [sp, #16]
 8014394:	bb78      	cbnz	r0, 80143f6 <_vfiprintf_r+0xfe>
 8014396:	06d9      	lsls	r1, r3, #27
 8014398:	bf44      	itt	mi
 801439a:	2220      	movmi	r2, #32
 801439c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80143a0:	071a      	lsls	r2, r3, #28
 80143a2:	bf44      	itt	mi
 80143a4:	222b      	movmi	r2, #43	; 0x2b
 80143a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80143aa:	782a      	ldrb	r2, [r5, #0]
 80143ac:	2a2a      	cmp	r2, #42	; 0x2a
 80143ae:	d02a      	beq.n	8014406 <_vfiprintf_r+0x10e>
 80143b0:	9a07      	ldr	r2, [sp, #28]
 80143b2:	46a8      	mov	r8, r5
 80143b4:	2000      	movs	r0, #0
 80143b6:	250a      	movs	r5, #10
 80143b8:	4641      	mov	r1, r8
 80143ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80143be:	3b30      	subs	r3, #48	; 0x30
 80143c0:	2b09      	cmp	r3, #9
 80143c2:	d969      	bls.n	8014498 <_vfiprintf_r+0x1a0>
 80143c4:	b360      	cbz	r0, 8014420 <_vfiprintf_r+0x128>
 80143c6:	e024      	b.n	8014412 <_vfiprintf_r+0x11a>
 80143c8:	4b50      	ldr	r3, [pc, #320]	; (801450c <_vfiprintf_r+0x214>)
 80143ca:	429c      	cmp	r4, r3
 80143cc:	d101      	bne.n	80143d2 <_vfiprintf_r+0xda>
 80143ce:	68b4      	ldr	r4, [r6, #8]
 80143d0:	e7a2      	b.n	8014318 <_vfiprintf_r+0x20>
 80143d2:	4b4f      	ldr	r3, [pc, #316]	; (8014510 <_vfiprintf_r+0x218>)
 80143d4:	429c      	cmp	r4, r3
 80143d6:	bf08      	it	eq
 80143d8:	68f4      	ldreq	r4, [r6, #12]
 80143da:	e79d      	b.n	8014318 <_vfiprintf_r+0x20>
 80143dc:	4621      	mov	r1, r4
 80143de:	4630      	mov	r0, r6
 80143e0:	f7ff fd12 	bl	8013e08 <__swsetup_r>
 80143e4:	2800      	cmp	r0, #0
 80143e6:	d09d      	beq.n	8014324 <_vfiprintf_r+0x2c>
 80143e8:	f04f 30ff 	mov.w	r0, #4294967295
 80143ec:	b01d      	add	sp, #116	; 0x74
 80143ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143f2:	46a8      	mov	r8, r5
 80143f4:	e7a2      	b.n	801433c <_vfiprintf_r+0x44>
 80143f6:	4a44      	ldr	r2, [pc, #272]	; (8014508 <_vfiprintf_r+0x210>)
 80143f8:	1a80      	subs	r0, r0, r2
 80143fa:	fa0b f000 	lsl.w	r0, fp, r0
 80143fe:	4318      	orrs	r0, r3
 8014400:	9004      	str	r0, [sp, #16]
 8014402:	4645      	mov	r5, r8
 8014404:	e7be      	b.n	8014384 <_vfiprintf_r+0x8c>
 8014406:	9a03      	ldr	r2, [sp, #12]
 8014408:	1d11      	adds	r1, r2, #4
 801440a:	6812      	ldr	r2, [r2, #0]
 801440c:	9103      	str	r1, [sp, #12]
 801440e:	2a00      	cmp	r2, #0
 8014410:	db01      	blt.n	8014416 <_vfiprintf_r+0x11e>
 8014412:	9207      	str	r2, [sp, #28]
 8014414:	e004      	b.n	8014420 <_vfiprintf_r+0x128>
 8014416:	4252      	negs	r2, r2
 8014418:	f043 0302 	orr.w	r3, r3, #2
 801441c:	9207      	str	r2, [sp, #28]
 801441e:	9304      	str	r3, [sp, #16]
 8014420:	f898 3000 	ldrb.w	r3, [r8]
 8014424:	2b2e      	cmp	r3, #46	; 0x2e
 8014426:	d10e      	bne.n	8014446 <_vfiprintf_r+0x14e>
 8014428:	f898 3001 	ldrb.w	r3, [r8, #1]
 801442c:	2b2a      	cmp	r3, #42	; 0x2a
 801442e:	d138      	bne.n	80144a2 <_vfiprintf_r+0x1aa>
 8014430:	9b03      	ldr	r3, [sp, #12]
 8014432:	1d1a      	adds	r2, r3, #4
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	9203      	str	r2, [sp, #12]
 8014438:	2b00      	cmp	r3, #0
 801443a:	bfb8      	it	lt
 801443c:	f04f 33ff 	movlt.w	r3, #4294967295
 8014440:	f108 0802 	add.w	r8, r8, #2
 8014444:	9305      	str	r3, [sp, #20]
 8014446:	4d33      	ldr	r5, [pc, #204]	; (8014514 <_vfiprintf_r+0x21c>)
 8014448:	f898 1000 	ldrb.w	r1, [r8]
 801444c:	2203      	movs	r2, #3
 801444e:	4628      	mov	r0, r5
 8014450:	f7eb ff4e 	bl	80002f0 <memchr>
 8014454:	b140      	cbz	r0, 8014468 <_vfiprintf_r+0x170>
 8014456:	2340      	movs	r3, #64	; 0x40
 8014458:	1b40      	subs	r0, r0, r5
 801445a:	fa03 f000 	lsl.w	r0, r3, r0
 801445e:	9b04      	ldr	r3, [sp, #16]
 8014460:	4303      	orrs	r3, r0
 8014462:	f108 0801 	add.w	r8, r8, #1
 8014466:	9304      	str	r3, [sp, #16]
 8014468:	f898 1000 	ldrb.w	r1, [r8]
 801446c:	482a      	ldr	r0, [pc, #168]	; (8014518 <_vfiprintf_r+0x220>)
 801446e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014472:	2206      	movs	r2, #6
 8014474:	f108 0701 	add.w	r7, r8, #1
 8014478:	f7eb ff3a 	bl	80002f0 <memchr>
 801447c:	2800      	cmp	r0, #0
 801447e:	d037      	beq.n	80144f0 <_vfiprintf_r+0x1f8>
 8014480:	4b26      	ldr	r3, [pc, #152]	; (801451c <_vfiprintf_r+0x224>)
 8014482:	bb1b      	cbnz	r3, 80144cc <_vfiprintf_r+0x1d4>
 8014484:	9b03      	ldr	r3, [sp, #12]
 8014486:	3307      	adds	r3, #7
 8014488:	f023 0307 	bic.w	r3, r3, #7
 801448c:	3308      	adds	r3, #8
 801448e:	9303      	str	r3, [sp, #12]
 8014490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014492:	444b      	add	r3, r9
 8014494:	9309      	str	r3, [sp, #36]	; 0x24
 8014496:	e750      	b.n	801433a <_vfiprintf_r+0x42>
 8014498:	fb05 3202 	mla	r2, r5, r2, r3
 801449c:	2001      	movs	r0, #1
 801449e:	4688      	mov	r8, r1
 80144a0:	e78a      	b.n	80143b8 <_vfiprintf_r+0xc0>
 80144a2:	2300      	movs	r3, #0
 80144a4:	f108 0801 	add.w	r8, r8, #1
 80144a8:	9305      	str	r3, [sp, #20]
 80144aa:	4619      	mov	r1, r3
 80144ac:	250a      	movs	r5, #10
 80144ae:	4640      	mov	r0, r8
 80144b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80144b4:	3a30      	subs	r2, #48	; 0x30
 80144b6:	2a09      	cmp	r2, #9
 80144b8:	d903      	bls.n	80144c2 <_vfiprintf_r+0x1ca>
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d0c3      	beq.n	8014446 <_vfiprintf_r+0x14e>
 80144be:	9105      	str	r1, [sp, #20]
 80144c0:	e7c1      	b.n	8014446 <_vfiprintf_r+0x14e>
 80144c2:	fb05 2101 	mla	r1, r5, r1, r2
 80144c6:	2301      	movs	r3, #1
 80144c8:	4680      	mov	r8, r0
 80144ca:	e7f0      	b.n	80144ae <_vfiprintf_r+0x1b6>
 80144cc:	ab03      	add	r3, sp, #12
 80144ce:	9300      	str	r3, [sp, #0]
 80144d0:	4622      	mov	r2, r4
 80144d2:	4b13      	ldr	r3, [pc, #76]	; (8014520 <_vfiprintf_r+0x228>)
 80144d4:	a904      	add	r1, sp, #16
 80144d6:	4630      	mov	r0, r6
 80144d8:	f3af 8000 	nop.w
 80144dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80144e0:	4681      	mov	r9, r0
 80144e2:	d1d5      	bne.n	8014490 <_vfiprintf_r+0x198>
 80144e4:	89a3      	ldrh	r3, [r4, #12]
 80144e6:	065b      	lsls	r3, r3, #25
 80144e8:	f53f af7e 	bmi.w	80143e8 <_vfiprintf_r+0xf0>
 80144ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80144ee:	e77d      	b.n	80143ec <_vfiprintf_r+0xf4>
 80144f0:	ab03      	add	r3, sp, #12
 80144f2:	9300      	str	r3, [sp, #0]
 80144f4:	4622      	mov	r2, r4
 80144f6:	4b0a      	ldr	r3, [pc, #40]	; (8014520 <_vfiprintf_r+0x228>)
 80144f8:	a904      	add	r1, sp, #16
 80144fa:	4630      	mov	r0, r6
 80144fc:	f000 f888 	bl	8014610 <_printf_i>
 8014500:	e7ec      	b.n	80144dc <_vfiprintf_r+0x1e4>
 8014502:	bf00      	nop
 8014504:	08016ba8 	.word	0x08016ba8
 8014508:	08016be8 	.word	0x08016be8
 801450c:	08016bc8 	.word	0x08016bc8
 8014510:	08016b88 	.word	0x08016b88
 8014514:	08016bee 	.word	0x08016bee
 8014518:	08016bf2 	.word	0x08016bf2
 801451c:	00000000 	.word	0x00000000
 8014520:	080142d3 	.word	0x080142d3

08014524 <_printf_common>:
 8014524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014528:	4691      	mov	r9, r2
 801452a:	461f      	mov	r7, r3
 801452c:	688a      	ldr	r2, [r1, #8]
 801452e:	690b      	ldr	r3, [r1, #16]
 8014530:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014534:	4293      	cmp	r3, r2
 8014536:	bfb8      	it	lt
 8014538:	4613      	movlt	r3, r2
 801453a:	f8c9 3000 	str.w	r3, [r9]
 801453e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014542:	4606      	mov	r6, r0
 8014544:	460c      	mov	r4, r1
 8014546:	b112      	cbz	r2, 801454e <_printf_common+0x2a>
 8014548:	3301      	adds	r3, #1
 801454a:	f8c9 3000 	str.w	r3, [r9]
 801454e:	6823      	ldr	r3, [r4, #0]
 8014550:	0699      	lsls	r1, r3, #26
 8014552:	bf42      	ittt	mi
 8014554:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014558:	3302      	addmi	r3, #2
 801455a:	f8c9 3000 	strmi.w	r3, [r9]
 801455e:	6825      	ldr	r5, [r4, #0]
 8014560:	f015 0506 	ands.w	r5, r5, #6
 8014564:	d107      	bne.n	8014576 <_printf_common+0x52>
 8014566:	f104 0a19 	add.w	sl, r4, #25
 801456a:	68e3      	ldr	r3, [r4, #12]
 801456c:	f8d9 2000 	ldr.w	r2, [r9]
 8014570:	1a9b      	subs	r3, r3, r2
 8014572:	42ab      	cmp	r3, r5
 8014574:	dc28      	bgt.n	80145c8 <_printf_common+0xa4>
 8014576:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801457a:	6822      	ldr	r2, [r4, #0]
 801457c:	3300      	adds	r3, #0
 801457e:	bf18      	it	ne
 8014580:	2301      	movne	r3, #1
 8014582:	0692      	lsls	r2, r2, #26
 8014584:	d42d      	bmi.n	80145e2 <_printf_common+0xbe>
 8014586:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801458a:	4639      	mov	r1, r7
 801458c:	4630      	mov	r0, r6
 801458e:	47c0      	blx	r8
 8014590:	3001      	adds	r0, #1
 8014592:	d020      	beq.n	80145d6 <_printf_common+0xb2>
 8014594:	6823      	ldr	r3, [r4, #0]
 8014596:	68e5      	ldr	r5, [r4, #12]
 8014598:	f8d9 2000 	ldr.w	r2, [r9]
 801459c:	f003 0306 	and.w	r3, r3, #6
 80145a0:	2b04      	cmp	r3, #4
 80145a2:	bf08      	it	eq
 80145a4:	1aad      	subeq	r5, r5, r2
 80145a6:	68a3      	ldr	r3, [r4, #8]
 80145a8:	6922      	ldr	r2, [r4, #16]
 80145aa:	bf0c      	ite	eq
 80145ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80145b0:	2500      	movne	r5, #0
 80145b2:	4293      	cmp	r3, r2
 80145b4:	bfc4      	itt	gt
 80145b6:	1a9b      	subgt	r3, r3, r2
 80145b8:	18ed      	addgt	r5, r5, r3
 80145ba:	f04f 0900 	mov.w	r9, #0
 80145be:	341a      	adds	r4, #26
 80145c0:	454d      	cmp	r5, r9
 80145c2:	d11a      	bne.n	80145fa <_printf_common+0xd6>
 80145c4:	2000      	movs	r0, #0
 80145c6:	e008      	b.n	80145da <_printf_common+0xb6>
 80145c8:	2301      	movs	r3, #1
 80145ca:	4652      	mov	r2, sl
 80145cc:	4639      	mov	r1, r7
 80145ce:	4630      	mov	r0, r6
 80145d0:	47c0      	blx	r8
 80145d2:	3001      	adds	r0, #1
 80145d4:	d103      	bne.n	80145de <_printf_common+0xba>
 80145d6:	f04f 30ff 	mov.w	r0, #4294967295
 80145da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145de:	3501      	adds	r5, #1
 80145e0:	e7c3      	b.n	801456a <_printf_common+0x46>
 80145e2:	18e1      	adds	r1, r4, r3
 80145e4:	1c5a      	adds	r2, r3, #1
 80145e6:	2030      	movs	r0, #48	; 0x30
 80145e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80145ec:	4422      	add	r2, r4
 80145ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80145f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80145f6:	3302      	adds	r3, #2
 80145f8:	e7c5      	b.n	8014586 <_printf_common+0x62>
 80145fa:	2301      	movs	r3, #1
 80145fc:	4622      	mov	r2, r4
 80145fe:	4639      	mov	r1, r7
 8014600:	4630      	mov	r0, r6
 8014602:	47c0      	blx	r8
 8014604:	3001      	adds	r0, #1
 8014606:	d0e6      	beq.n	80145d6 <_printf_common+0xb2>
 8014608:	f109 0901 	add.w	r9, r9, #1
 801460c:	e7d8      	b.n	80145c0 <_printf_common+0x9c>
	...

08014610 <_printf_i>:
 8014610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014614:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014618:	460c      	mov	r4, r1
 801461a:	7e09      	ldrb	r1, [r1, #24]
 801461c:	b085      	sub	sp, #20
 801461e:	296e      	cmp	r1, #110	; 0x6e
 8014620:	4617      	mov	r7, r2
 8014622:	4606      	mov	r6, r0
 8014624:	4698      	mov	r8, r3
 8014626:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014628:	f000 80b3 	beq.w	8014792 <_printf_i+0x182>
 801462c:	d822      	bhi.n	8014674 <_printf_i+0x64>
 801462e:	2963      	cmp	r1, #99	; 0x63
 8014630:	d036      	beq.n	80146a0 <_printf_i+0x90>
 8014632:	d80a      	bhi.n	801464a <_printf_i+0x3a>
 8014634:	2900      	cmp	r1, #0
 8014636:	f000 80b9 	beq.w	80147ac <_printf_i+0x19c>
 801463a:	2958      	cmp	r1, #88	; 0x58
 801463c:	f000 8083 	beq.w	8014746 <_printf_i+0x136>
 8014640:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014644:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014648:	e032      	b.n	80146b0 <_printf_i+0xa0>
 801464a:	2964      	cmp	r1, #100	; 0x64
 801464c:	d001      	beq.n	8014652 <_printf_i+0x42>
 801464e:	2969      	cmp	r1, #105	; 0x69
 8014650:	d1f6      	bne.n	8014640 <_printf_i+0x30>
 8014652:	6820      	ldr	r0, [r4, #0]
 8014654:	6813      	ldr	r3, [r2, #0]
 8014656:	0605      	lsls	r5, r0, #24
 8014658:	f103 0104 	add.w	r1, r3, #4
 801465c:	d52a      	bpl.n	80146b4 <_printf_i+0xa4>
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	6011      	str	r1, [r2, #0]
 8014662:	2b00      	cmp	r3, #0
 8014664:	da03      	bge.n	801466e <_printf_i+0x5e>
 8014666:	222d      	movs	r2, #45	; 0x2d
 8014668:	425b      	negs	r3, r3
 801466a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801466e:	486f      	ldr	r0, [pc, #444]	; (801482c <_printf_i+0x21c>)
 8014670:	220a      	movs	r2, #10
 8014672:	e039      	b.n	80146e8 <_printf_i+0xd8>
 8014674:	2973      	cmp	r1, #115	; 0x73
 8014676:	f000 809d 	beq.w	80147b4 <_printf_i+0x1a4>
 801467a:	d808      	bhi.n	801468e <_printf_i+0x7e>
 801467c:	296f      	cmp	r1, #111	; 0x6f
 801467e:	d020      	beq.n	80146c2 <_printf_i+0xb2>
 8014680:	2970      	cmp	r1, #112	; 0x70
 8014682:	d1dd      	bne.n	8014640 <_printf_i+0x30>
 8014684:	6823      	ldr	r3, [r4, #0]
 8014686:	f043 0320 	orr.w	r3, r3, #32
 801468a:	6023      	str	r3, [r4, #0]
 801468c:	e003      	b.n	8014696 <_printf_i+0x86>
 801468e:	2975      	cmp	r1, #117	; 0x75
 8014690:	d017      	beq.n	80146c2 <_printf_i+0xb2>
 8014692:	2978      	cmp	r1, #120	; 0x78
 8014694:	d1d4      	bne.n	8014640 <_printf_i+0x30>
 8014696:	2378      	movs	r3, #120	; 0x78
 8014698:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801469c:	4864      	ldr	r0, [pc, #400]	; (8014830 <_printf_i+0x220>)
 801469e:	e055      	b.n	801474c <_printf_i+0x13c>
 80146a0:	6813      	ldr	r3, [r2, #0]
 80146a2:	1d19      	adds	r1, r3, #4
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	6011      	str	r1, [r2, #0]
 80146a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80146ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80146b0:	2301      	movs	r3, #1
 80146b2:	e08c      	b.n	80147ce <_printf_i+0x1be>
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	6011      	str	r1, [r2, #0]
 80146b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80146bc:	bf18      	it	ne
 80146be:	b21b      	sxthne	r3, r3
 80146c0:	e7cf      	b.n	8014662 <_printf_i+0x52>
 80146c2:	6813      	ldr	r3, [r2, #0]
 80146c4:	6825      	ldr	r5, [r4, #0]
 80146c6:	1d18      	adds	r0, r3, #4
 80146c8:	6010      	str	r0, [r2, #0]
 80146ca:	0628      	lsls	r0, r5, #24
 80146cc:	d501      	bpl.n	80146d2 <_printf_i+0xc2>
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	e002      	b.n	80146d8 <_printf_i+0xc8>
 80146d2:	0668      	lsls	r0, r5, #25
 80146d4:	d5fb      	bpl.n	80146ce <_printf_i+0xbe>
 80146d6:	881b      	ldrh	r3, [r3, #0]
 80146d8:	4854      	ldr	r0, [pc, #336]	; (801482c <_printf_i+0x21c>)
 80146da:	296f      	cmp	r1, #111	; 0x6f
 80146dc:	bf14      	ite	ne
 80146de:	220a      	movne	r2, #10
 80146e0:	2208      	moveq	r2, #8
 80146e2:	2100      	movs	r1, #0
 80146e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80146e8:	6865      	ldr	r5, [r4, #4]
 80146ea:	60a5      	str	r5, [r4, #8]
 80146ec:	2d00      	cmp	r5, #0
 80146ee:	f2c0 8095 	blt.w	801481c <_printf_i+0x20c>
 80146f2:	6821      	ldr	r1, [r4, #0]
 80146f4:	f021 0104 	bic.w	r1, r1, #4
 80146f8:	6021      	str	r1, [r4, #0]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d13d      	bne.n	801477a <_printf_i+0x16a>
 80146fe:	2d00      	cmp	r5, #0
 8014700:	f040 808e 	bne.w	8014820 <_printf_i+0x210>
 8014704:	4665      	mov	r5, ip
 8014706:	2a08      	cmp	r2, #8
 8014708:	d10b      	bne.n	8014722 <_printf_i+0x112>
 801470a:	6823      	ldr	r3, [r4, #0]
 801470c:	07db      	lsls	r3, r3, #31
 801470e:	d508      	bpl.n	8014722 <_printf_i+0x112>
 8014710:	6923      	ldr	r3, [r4, #16]
 8014712:	6862      	ldr	r2, [r4, #4]
 8014714:	429a      	cmp	r2, r3
 8014716:	bfde      	ittt	le
 8014718:	2330      	movle	r3, #48	; 0x30
 801471a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801471e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014722:	ebac 0305 	sub.w	r3, ip, r5
 8014726:	6123      	str	r3, [r4, #16]
 8014728:	f8cd 8000 	str.w	r8, [sp]
 801472c:	463b      	mov	r3, r7
 801472e:	aa03      	add	r2, sp, #12
 8014730:	4621      	mov	r1, r4
 8014732:	4630      	mov	r0, r6
 8014734:	f7ff fef6 	bl	8014524 <_printf_common>
 8014738:	3001      	adds	r0, #1
 801473a:	d14d      	bne.n	80147d8 <_printf_i+0x1c8>
 801473c:	f04f 30ff 	mov.w	r0, #4294967295
 8014740:	b005      	add	sp, #20
 8014742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014746:	4839      	ldr	r0, [pc, #228]	; (801482c <_printf_i+0x21c>)
 8014748:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801474c:	6813      	ldr	r3, [r2, #0]
 801474e:	6821      	ldr	r1, [r4, #0]
 8014750:	1d1d      	adds	r5, r3, #4
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	6015      	str	r5, [r2, #0]
 8014756:	060a      	lsls	r2, r1, #24
 8014758:	d50b      	bpl.n	8014772 <_printf_i+0x162>
 801475a:	07ca      	lsls	r2, r1, #31
 801475c:	bf44      	itt	mi
 801475e:	f041 0120 	orrmi.w	r1, r1, #32
 8014762:	6021      	strmi	r1, [r4, #0]
 8014764:	b91b      	cbnz	r3, 801476e <_printf_i+0x15e>
 8014766:	6822      	ldr	r2, [r4, #0]
 8014768:	f022 0220 	bic.w	r2, r2, #32
 801476c:	6022      	str	r2, [r4, #0]
 801476e:	2210      	movs	r2, #16
 8014770:	e7b7      	b.n	80146e2 <_printf_i+0xd2>
 8014772:	064d      	lsls	r5, r1, #25
 8014774:	bf48      	it	mi
 8014776:	b29b      	uxthmi	r3, r3
 8014778:	e7ef      	b.n	801475a <_printf_i+0x14a>
 801477a:	4665      	mov	r5, ip
 801477c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014780:	fb02 3311 	mls	r3, r2, r1, r3
 8014784:	5cc3      	ldrb	r3, [r0, r3]
 8014786:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801478a:	460b      	mov	r3, r1
 801478c:	2900      	cmp	r1, #0
 801478e:	d1f5      	bne.n	801477c <_printf_i+0x16c>
 8014790:	e7b9      	b.n	8014706 <_printf_i+0xf6>
 8014792:	6813      	ldr	r3, [r2, #0]
 8014794:	6825      	ldr	r5, [r4, #0]
 8014796:	6961      	ldr	r1, [r4, #20]
 8014798:	1d18      	adds	r0, r3, #4
 801479a:	6010      	str	r0, [r2, #0]
 801479c:	0628      	lsls	r0, r5, #24
 801479e:	681b      	ldr	r3, [r3, #0]
 80147a0:	d501      	bpl.n	80147a6 <_printf_i+0x196>
 80147a2:	6019      	str	r1, [r3, #0]
 80147a4:	e002      	b.n	80147ac <_printf_i+0x19c>
 80147a6:	066a      	lsls	r2, r5, #25
 80147a8:	d5fb      	bpl.n	80147a2 <_printf_i+0x192>
 80147aa:	8019      	strh	r1, [r3, #0]
 80147ac:	2300      	movs	r3, #0
 80147ae:	6123      	str	r3, [r4, #16]
 80147b0:	4665      	mov	r5, ip
 80147b2:	e7b9      	b.n	8014728 <_printf_i+0x118>
 80147b4:	6813      	ldr	r3, [r2, #0]
 80147b6:	1d19      	adds	r1, r3, #4
 80147b8:	6011      	str	r1, [r2, #0]
 80147ba:	681d      	ldr	r5, [r3, #0]
 80147bc:	6862      	ldr	r2, [r4, #4]
 80147be:	2100      	movs	r1, #0
 80147c0:	4628      	mov	r0, r5
 80147c2:	f7eb fd95 	bl	80002f0 <memchr>
 80147c6:	b108      	cbz	r0, 80147cc <_printf_i+0x1bc>
 80147c8:	1b40      	subs	r0, r0, r5
 80147ca:	6060      	str	r0, [r4, #4]
 80147cc:	6863      	ldr	r3, [r4, #4]
 80147ce:	6123      	str	r3, [r4, #16]
 80147d0:	2300      	movs	r3, #0
 80147d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80147d6:	e7a7      	b.n	8014728 <_printf_i+0x118>
 80147d8:	6923      	ldr	r3, [r4, #16]
 80147da:	462a      	mov	r2, r5
 80147dc:	4639      	mov	r1, r7
 80147de:	4630      	mov	r0, r6
 80147e0:	47c0      	blx	r8
 80147e2:	3001      	adds	r0, #1
 80147e4:	d0aa      	beq.n	801473c <_printf_i+0x12c>
 80147e6:	6823      	ldr	r3, [r4, #0]
 80147e8:	079b      	lsls	r3, r3, #30
 80147ea:	d413      	bmi.n	8014814 <_printf_i+0x204>
 80147ec:	68e0      	ldr	r0, [r4, #12]
 80147ee:	9b03      	ldr	r3, [sp, #12]
 80147f0:	4298      	cmp	r0, r3
 80147f2:	bfb8      	it	lt
 80147f4:	4618      	movlt	r0, r3
 80147f6:	e7a3      	b.n	8014740 <_printf_i+0x130>
 80147f8:	2301      	movs	r3, #1
 80147fa:	464a      	mov	r2, r9
 80147fc:	4639      	mov	r1, r7
 80147fe:	4630      	mov	r0, r6
 8014800:	47c0      	blx	r8
 8014802:	3001      	adds	r0, #1
 8014804:	d09a      	beq.n	801473c <_printf_i+0x12c>
 8014806:	3501      	adds	r5, #1
 8014808:	68e3      	ldr	r3, [r4, #12]
 801480a:	9a03      	ldr	r2, [sp, #12]
 801480c:	1a9b      	subs	r3, r3, r2
 801480e:	42ab      	cmp	r3, r5
 8014810:	dcf2      	bgt.n	80147f8 <_printf_i+0x1e8>
 8014812:	e7eb      	b.n	80147ec <_printf_i+0x1dc>
 8014814:	2500      	movs	r5, #0
 8014816:	f104 0919 	add.w	r9, r4, #25
 801481a:	e7f5      	b.n	8014808 <_printf_i+0x1f8>
 801481c:	2b00      	cmp	r3, #0
 801481e:	d1ac      	bne.n	801477a <_printf_i+0x16a>
 8014820:	7803      	ldrb	r3, [r0, #0]
 8014822:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014826:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801482a:	e76c      	b.n	8014706 <_printf_i+0xf6>
 801482c:	08016bf9 	.word	0x08016bf9
 8014830:	08016c0a 	.word	0x08016c0a

08014834 <__sread>:
 8014834:	b510      	push	{r4, lr}
 8014836:	460c      	mov	r4, r1
 8014838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801483c:	f000 f894 	bl	8014968 <_read_r>
 8014840:	2800      	cmp	r0, #0
 8014842:	bfab      	itete	ge
 8014844:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014846:	89a3      	ldrhlt	r3, [r4, #12]
 8014848:	181b      	addge	r3, r3, r0
 801484a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801484e:	bfac      	ite	ge
 8014850:	6563      	strge	r3, [r4, #84]	; 0x54
 8014852:	81a3      	strhlt	r3, [r4, #12]
 8014854:	bd10      	pop	{r4, pc}

08014856 <__swrite>:
 8014856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801485a:	461f      	mov	r7, r3
 801485c:	898b      	ldrh	r3, [r1, #12]
 801485e:	05db      	lsls	r3, r3, #23
 8014860:	4605      	mov	r5, r0
 8014862:	460c      	mov	r4, r1
 8014864:	4616      	mov	r6, r2
 8014866:	d505      	bpl.n	8014874 <__swrite+0x1e>
 8014868:	2302      	movs	r3, #2
 801486a:	2200      	movs	r2, #0
 801486c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014870:	f000 f868 	bl	8014944 <_lseek_r>
 8014874:	89a3      	ldrh	r3, [r4, #12]
 8014876:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801487a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801487e:	81a3      	strh	r3, [r4, #12]
 8014880:	4632      	mov	r2, r6
 8014882:	463b      	mov	r3, r7
 8014884:	4628      	mov	r0, r5
 8014886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801488a:	f000 b817 	b.w	80148bc <_write_r>

0801488e <__sseek>:
 801488e:	b510      	push	{r4, lr}
 8014890:	460c      	mov	r4, r1
 8014892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014896:	f000 f855 	bl	8014944 <_lseek_r>
 801489a:	1c43      	adds	r3, r0, #1
 801489c:	89a3      	ldrh	r3, [r4, #12]
 801489e:	bf15      	itete	ne
 80148a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80148a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80148a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80148aa:	81a3      	strheq	r3, [r4, #12]
 80148ac:	bf18      	it	ne
 80148ae:	81a3      	strhne	r3, [r4, #12]
 80148b0:	bd10      	pop	{r4, pc}

080148b2 <__sclose>:
 80148b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80148b6:	f000 b813 	b.w	80148e0 <_close_r>
	...

080148bc <_write_r>:
 80148bc:	b538      	push	{r3, r4, r5, lr}
 80148be:	4c07      	ldr	r4, [pc, #28]	; (80148dc <_write_r+0x20>)
 80148c0:	4605      	mov	r5, r0
 80148c2:	4608      	mov	r0, r1
 80148c4:	4611      	mov	r1, r2
 80148c6:	2200      	movs	r2, #0
 80148c8:	6022      	str	r2, [r4, #0]
 80148ca:	461a      	mov	r2, r3
 80148cc:	f7ec fc70 	bl	80011b0 <_write>
 80148d0:	1c43      	adds	r3, r0, #1
 80148d2:	d102      	bne.n	80148da <_write_r+0x1e>
 80148d4:	6823      	ldr	r3, [r4, #0]
 80148d6:	b103      	cbz	r3, 80148da <_write_r+0x1e>
 80148d8:	602b      	str	r3, [r5, #0]
 80148da:	bd38      	pop	{r3, r4, r5, pc}
 80148dc:	2401bfd8 	.word	0x2401bfd8

080148e0 <_close_r>:
 80148e0:	b538      	push	{r3, r4, r5, lr}
 80148e2:	4c06      	ldr	r4, [pc, #24]	; (80148fc <_close_r+0x1c>)
 80148e4:	2300      	movs	r3, #0
 80148e6:	4605      	mov	r5, r0
 80148e8:	4608      	mov	r0, r1
 80148ea:	6023      	str	r3, [r4, #0]
 80148ec:	f7ec fc6e 	bl	80011cc <_close>
 80148f0:	1c43      	adds	r3, r0, #1
 80148f2:	d102      	bne.n	80148fa <_close_r+0x1a>
 80148f4:	6823      	ldr	r3, [r4, #0]
 80148f6:	b103      	cbz	r3, 80148fa <_close_r+0x1a>
 80148f8:	602b      	str	r3, [r5, #0]
 80148fa:	bd38      	pop	{r3, r4, r5, pc}
 80148fc:	2401bfd8 	.word	0x2401bfd8

08014900 <_fstat_r>:
 8014900:	b538      	push	{r3, r4, r5, lr}
 8014902:	4c07      	ldr	r4, [pc, #28]	; (8014920 <_fstat_r+0x20>)
 8014904:	2300      	movs	r3, #0
 8014906:	4605      	mov	r5, r0
 8014908:	4608      	mov	r0, r1
 801490a:	4611      	mov	r1, r2
 801490c:	6023      	str	r3, [r4, #0]
 801490e:	f7ec fc61 	bl	80011d4 <_fstat>
 8014912:	1c43      	adds	r3, r0, #1
 8014914:	d102      	bne.n	801491c <_fstat_r+0x1c>
 8014916:	6823      	ldr	r3, [r4, #0]
 8014918:	b103      	cbz	r3, 801491c <_fstat_r+0x1c>
 801491a:	602b      	str	r3, [r5, #0]
 801491c:	bd38      	pop	{r3, r4, r5, pc}
 801491e:	bf00      	nop
 8014920:	2401bfd8 	.word	0x2401bfd8

08014924 <_isatty_r>:
 8014924:	b538      	push	{r3, r4, r5, lr}
 8014926:	4c06      	ldr	r4, [pc, #24]	; (8014940 <_isatty_r+0x1c>)
 8014928:	2300      	movs	r3, #0
 801492a:	4605      	mov	r5, r0
 801492c:	4608      	mov	r0, r1
 801492e:	6023      	str	r3, [r4, #0]
 8014930:	f7ec fc56 	bl	80011e0 <_isatty>
 8014934:	1c43      	adds	r3, r0, #1
 8014936:	d102      	bne.n	801493e <_isatty_r+0x1a>
 8014938:	6823      	ldr	r3, [r4, #0]
 801493a:	b103      	cbz	r3, 801493e <_isatty_r+0x1a>
 801493c:	602b      	str	r3, [r5, #0]
 801493e:	bd38      	pop	{r3, r4, r5, pc}
 8014940:	2401bfd8 	.word	0x2401bfd8

08014944 <_lseek_r>:
 8014944:	b538      	push	{r3, r4, r5, lr}
 8014946:	4c07      	ldr	r4, [pc, #28]	; (8014964 <_lseek_r+0x20>)
 8014948:	4605      	mov	r5, r0
 801494a:	4608      	mov	r0, r1
 801494c:	4611      	mov	r1, r2
 801494e:	2200      	movs	r2, #0
 8014950:	6022      	str	r2, [r4, #0]
 8014952:	461a      	mov	r2, r3
 8014954:	f7ec fc46 	bl	80011e4 <_lseek>
 8014958:	1c43      	adds	r3, r0, #1
 801495a:	d102      	bne.n	8014962 <_lseek_r+0x1e>
 801495c:	6823      	ldr	r3, [r4, #0]
 801495e:	b103      	cbz	r3, 8014962 <_lseek_r+0x1e>
 8014960:	602b      	str	r3, [r5, #0]
 8014962:	bd38      	pop	{r3, r4, r5, pc}
 8014964:	2401bfd8 	.word	0x2401bfd8

08014968 <_read_r>:
 8014968:	b538      	push	{r3, r4, r5, lr}
 801496a:	4c07      	ldr	r4, [pc, #28]	; (8014988 <_read_r+0x20>)
 801496c:	4605      	mov	r5, r0
 801496e:	4608      	mov	r0, r1
 8014970:	4611      	mov	r1, r2
 8014972:	2200      	movs	r2, #0
 8014974:	6022      	str	r2, [r4, #0]
 8014976:	461a      	mov	r2, r3
 8014978:	f7ec fc0c 	bl	8001194 <_read>
 801497c:	1c43      	adds	r3, r0, #1
 801497e:	d102      	bne.n	8014986 <_read_r+0x1e>
 8014980:	6823      	ldr	r3, [r4, #0]
 8014982:	b103      	cbz	r3, 8014986 <_read_r+0x1e>
 8014984:	602b      	str	r3, [r5, #0]
 8014986:	bd38      	pop	{r3, r4, r5, pc}
 8014988:	2401bfd8 	.word	0x2401bfd8

0801498c <_init>:
 801498c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801498e:	bf00      	nop
 8014990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014992:	bc08      	pop	{r3}
 8014994:	469e      	mov	lr, r3
 8014996:	4770      	bx	lr

08014998 <_fini>:
 8014998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801499a:	bf00      	nop
 801499c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801499e:	bc08      	pop	{r3}
 80149a0:	469e      	mov	lr, r3
 80149a2:	4770      	bx	lr
