

================================================================
== Vitis HLS Report for 'fft1D_512_Pipeline_loop1_twiddles'
================================================================
* Date:           Thu May 29 21:12:24 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.054 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7647|     7647|  61.176 us|  61.176 us|  7647|  7647|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_632  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1_twiddles  |     7645|     7645|        47|         17|          1|   448|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 17, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.05>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 50 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tid = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 51 'alloca' 'tid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_y, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_x, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 56 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 57 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.i.split"   --->   Operation 59 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 60 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln128 = icmp_eq  i9 %indvar_flatten_load, i9 448" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 61 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.71ns)   --->   "%add_ln128 = add i9 %indvar_flatten_load, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 62 'add' 'add_ln128' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %twiddles8.exit, void %for.inc481.preheader.exitStub" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 63 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 64 'load' 'j_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tid_load = load i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 65 'load' 'tid_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_load, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 66 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%or_ln115 = or i1 %icmp_ln28, i1 %first_iter_0" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 67 'or' 'or_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.35ns)   --->   "%select_ln115 = select i1 %icmp_ln28, i4 1, i4 %j_load" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 68 'select' 'select_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln128_1 = add i7 %tid_load, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 69 'add' 'add_ln128_1' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.30ns)   --->   "%select_ln128 = select i1 %icmp_ln28, i7 %add_ln128_1, i7 %tid_load" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 70 'select' 'select_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.22ns)   --->   "%xor_ln132 = xor i7 %select_ln128, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 71 'xor' 'xor_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i7 %xor_ln132" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 72 'zext' 'zext_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%work_x_addr_1 = getelementptr i64 %work_x, i64 0, i64 %zext_ln132" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 73 'getelementptr' 'work_x_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.20ns)   --->   "%work_x_load_1 = load i9 %work_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 74 'load' 'work_x_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i7 %xor_ln132" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 75 'sext' 'sext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %sext_ln134" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 76 'zext' 'zext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%work_x_addr_3 = getelementptr i64 %work_x, i64 0, i64 %zext_ln134" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 77 'getelementptr' 'work_x_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.20ns)   --->   "%work_x_load_3 = load i9 %work_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 78 'load' 'work_x_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%work_y_addr_1 = getelementptr i64 %work_y, i64 0, i64 %zext_ln132" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 79 'getelementptr' 'work_y_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.20ns)   --->   "%work_y_load_1 = load i9 %work_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 80 'load' 'work_y_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%work_y_addr_3 = getelementptr i64 %work_y, i64 0, i64 %zext_ln134" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 81 'getelementptr' 'work_y_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.20ns)   --->   "%work_y_load_3 = load i9 %work_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 82 'load' 'work_y_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln115, void %for.inc.i.split, void %for.first.iter.for.inc.i" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 83 'br' 'br_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 84 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i6 %trunc_ln153" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 85 'zext' 'zext_ln153' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (4.65ns)   --->   "%conv2_i = sitodp i32 %zext_ln153" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 86 'sitodp' 'conv2_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln115" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 87 'zext' 'zext_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 88 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 89 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln128)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_x_addr = getelementptr i64 %data_x, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 90 'getelementptr' 'data_x_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_y_addr = getelementptr i64 %data_y, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 91 'getelementptr' 'data_y_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln128 = store i9 %add_ln128, i9 %indvar_flatten" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 92 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %select_ln128, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 93 'store' 'store_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 94 'br' 'br_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 95 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (1.20ns)   --->   "%work_x_load_1 = load i9 %work_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 96 'load' 'work_x_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 97 [1/2] (1.20ns)   --->   "%work_x_load_3 = load i9 %work_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 97 'load' 'work_x_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 98 [1/1] (0.71ns)   --->   "%add_ln136 = add i9 %zext_ln128_1, i9 320" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 98 'add' 'add_ln136' <Predicate = (!icmp_ln128)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i9 %add_ln136" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 99 'zext' 'zext_ln136' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%work_x_addr_5 = getelementptr i64 %work_x, i64 0, i64 %zext_ln136" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 100 'getelementptr' 'work_x_addr_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.20ns)   --->   "%work_x_load_5 = load i9 %work_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 101 'load' 'work_x_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i7 %xor_ln132" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 102 'sext' 'sext_ln138' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i9 %sext_ln138" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 103 'zext' 'zext_ln138' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%work_x_addr_7 = getelementptr i64 %work_x, i64 0, i64 %zext_ln138" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 104 'getelementptr' 'work_x_addr_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.20ns)   --->   "%work_x_load_7 = load i9 %work_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 105 'load' 'work_x_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 106 [1/2] (1.20ns)   --->   "%work_y_load_1 = load i9 %work_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 106 'load' 'work_y_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 107 [1/2] (1.20ns)   --->   "%work_y_load_3 = load i9 %work_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 107 'load' 'work_y_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%work_y_addr_5 = getelementptr i64 %work_y, i64 0, i64 %zext_ln136" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 108 'getelementptr' 'work_y_addr_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.20ns)   --->   "%work_y_load_5 = load i9 %work_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 109 'load' 'work_y_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%work_y_addr_7 = getelementptr i64 %work_y, i64 0, i64 %zext_ln138" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 110 'getelementptr' 'work_y_addr_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (1.20ns)   --->   "%work_y_load_7 = load i9 %work_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 111 'load' 'work_y_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 112 [1/2] (4.65ns)   --->   "%conv2_i = sitodp i32 %zext_ln153" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 112 'sitodp' 'conv2_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 113 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 113 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln128)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 114 [2/2] (4.65ns)   --->   "%conv_i = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 114 'sitodp' 'conv_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%c0_x_12 = bitcast i64 %work_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 115 'bitcast' 'c0_x_12' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln133_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 116 'bitconcatenate' 'zext_ln133_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %zext_ln133_cast" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 117 'zext' 'zext_ln133' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%work_x_addr_2 = getelementptr i64 %work_x, i64 0, i64 %zext_ln133" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 118 'getelementptr' 'work_x_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.20ns)   --->   "%work_x_load_2 = load i9 %work_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 119 'load' 'work_x_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%c0_x_14 = bitcast i64 %work_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 120 'bitcast' 'c0_x_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (1.20ns)   --->   "%work_x_load_5 = load i9 %work_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 121 'load' 'work_x_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i64 %work_x_load_5" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 122 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i8 %zext_ln133_cast" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 123 'sext' 'sext_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i9 %sext_ln137" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 124 'zext' 'zext_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%work_x_addr_6 = getelementptr i64 %work_x, i64 0, i64 %zext_ln137" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 125 'getelementptr' 'work_x_addr_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.20ns)   --->   "%work_x_load_6 = load i9 %work_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 126 'load' 'work_x_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 127 [1/2] (1.20ns)   --->   "%work_x_load_7 = load i9 %work_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 127 'load' 'work_x_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast i64 %work_x_load_7" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 128 'bitcast' 'bitcast_ln138' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%c0_y_12 = bitcast i64 %work_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 129 'bitcast' 'c0_y_12' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%work_y_addr_2 = getelementptr i64 %work_y, i64 0, i64 %zext_ln133" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 130 'getelementptr' 'work_y_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.20ns)   --->   "%work_y_load_2 = load i9 %work_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 131 'load' 'work_y_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%c0_y_14 = bitcast i64 %work_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 132 'bitcast' 'c0_y_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (1.20ns)   --->   "%work_y_load_5 = load i9 %work_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 133 'load' 'work_y_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i64 %work_y_load_5" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 134 'bitcast' 'bitcast_ln145' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%work_y_addr_6 = getelementptr i64 %work_y, i64 0, i64 %zext_ln137" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 135 'getelementptr' 'work_y_addr_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.20ns)   --->   "%work_y_load_6 = load i9 %work_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 136 'load' 'work_y_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 137 [1/2] (1.20ns)   --->   "%work_y_load_7 = load i9 %work_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 137 'load' 'work_y_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %work_y_load_7" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 138 'bitcast' 'bitcast_ln147' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 139 [4/4] (4.62ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 139 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [4/4] (4.62ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 140 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [4/4] (4.58ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 141 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [4/4] (4.58ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 142 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [4/4] (4.64ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 143 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [4/4] (4.64ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 144 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/2] (4.65ns)   --->   "%conv_i = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 145 'sitodp' 'conv_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.82>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 146 'zext' 'zext_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%work_x_addr = getelementptr i64 %work_x, i64 0, i64 %zext_ln128" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 147 'getelementptr' 'work_x_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 148 [2/2] (1.20ns)   --->   "%work_x_load = load i9 %work_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 148 'load' 'work_x_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 149 [1/2] (1.20ns)   --->   "%work_x_load_2 = load i9 %work_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 149 'load' 'work_x_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%c0_x_13 = bitcast i64 %work_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 150 'bitcast' 'c0_x_13' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln135_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 151 'bitconcatenate' 'zext_ln135_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i9 %zext_ln135_cast" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 152 'zext' 'zext_ln135' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%work_x_addr_4 = getelementptr i64 %work_x, i64 0, i64 %zext_ln135" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 153 'getelementptr' 'work_x_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.20ns)   --->   "%work_x_load_4 = load i9 %work_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 154 'load' 'work_x_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/2] (1.20ns)   --->   "%work_x_load_6 = load i9 %work_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 155 'load' 'work_x_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln137 = bitcast i64 %work_x_load_6" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 156 'bitcast' 'bitcast_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%work_y_addr = getelementptr i64 %work_y, i64 0, i64 %zext_ln128" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 157 'getelementptr' 'work_y_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (1.20ns)   --->   "%work_y_load = load i9 %work_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 158 'load' 'work_y_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 159 [1/2] (1.20ns)   --->   "%work_y_load_2 = load i9 %work_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 159 'load' 'work_y_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%c0_y_13 = bitcast i64 %work_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 160 'bitcast' 'c0_y_13' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%work_y_addr_4 = getelementptr i64 %work_y, i64 0, i64 %zext_ln135" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 161 'getelementptr' 'work_y_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (1.20ns)   --->   "%work_y_load_4 = load i9 %work_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 162 'load' 'work_y_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 163 [1/2] (1.20ns)   --->   "%work_y_load_6 = load i9 %work_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 163 'load' 'work_y_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln146 = bitcast i64 %work_y_load_6" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 164 'bitcast' 'bitcast_ln146' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 165 [3/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 165 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [3/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 166 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [3/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 167 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 168 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [4/4] (4.62ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 169 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [4/4] (4.62ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 170 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [4/4] (4.58ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 171 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [4/4] (4.58ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 172 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [4/4] (4.64ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 173 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [4/4] (4.64ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 174 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [3/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 175 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [3/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 176 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [4/4] (4.81ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 177 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.82>
ST_5 : Operation 178 [1/2] (1.20ns)   --->   "%work_x_load = load i9 %work_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 178 'load' 'work_x_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%c0_x = bitcast i64 %work_x_load" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 179 'bitcast' 'c0_x' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (1.20ns)   --->   "%work_x_load_4 = load i9 %work_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 180 'load' 'work_x_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast i64 %work_x_load_4" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 181 'bitcast' 'bitcast_ln135' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 182 [1/2] (1.20ns)   --->   "%work_y_load = load i9 %work_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 182 'load' 'work_y_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%c0_y = bitcast i64 %work_y_load" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 183 'bitcast' 'c0_y' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (1.20ns)   --->   "%work_y_load_4 = load i9 %work_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 184 'load' 'work_y_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i64 %work_y_load_4" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 185 'bitcast' 'bitcast_ln144' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 186 [4/4] (4.62ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 186 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [4/4] (4.62ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 187 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [4/4] (4.58ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 188 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [4/4] (4.58ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 189 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [2/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 190 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [2/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 191 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [2/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 192 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 193 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [3/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 194 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [3/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 195 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [3/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 196 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 197 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [3/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 198 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [3/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 199 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [2/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 200 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [2/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 201 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [3/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 202 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 203 [3/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 203 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [3/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 204 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [3/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 205 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [3/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 206 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 207 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 208 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 209 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 210 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [2/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 211 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [2/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 212 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [2/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 213 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 214 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [2/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 215 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [2/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 216 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 217 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 218 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [2/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 219 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 220 [2/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 220 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [2/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 221 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [2/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 222 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [2/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 223 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 224 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 225 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 226 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 227 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 228 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 229 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln150 = bitcast i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 230 'bitcast' 'bitcast_ln150' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.28ns)   --->   "%xor_ln150 = xor i64 %bitcast_ln150, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 231 'xor' 'xor_ln150' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln150_1 = bitcast i64 %xor_ln150" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 232 'bitcast' 'bitcast_ln150_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 233 [4/4] (4.62ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 233 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln150_2 = bitcast i64 %tmp_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 234 'bitcast' 'bitcast_ln150_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.28ns)   --->   "%xor_ln150_1 = xor i64 %bitcast_ln150_2, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 235 'xor' 'xor_ln150_1' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln150_3 = bitcast i64 %xor_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 236 'bitcast' 'bitcast_ln150_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 237 [4/4] (4.62ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 237 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln150_8 = bitcast i64 %tmp_1_2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 238 'bitcast' 'bitcast_ln150_8' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.28ns)   --->   "%xor_ln150_4 = xor i64 %bitcast_ln150_8, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 239 'xor' 'xor_ln150_4' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln150_9 = bitcast i64 %xor_ln150_4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 240 'bitcast' 'bitcast_ln150_9' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln150_10 = bitcast i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 241 'bitcast' 'bitcast_ln150_10' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.28ns)   --->   "%xor_ln150_5 = xor i64 %bitcast_ln150_10, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 242 'xor' 'xor_ln150_5' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln150_11 = bitcast i64 %xor_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 243 'bitcast' 'bitcast_ln150_11' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 244 [4/4] (4.58ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 244 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [4/4] (4.58ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 245 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 246 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.81>
ST_8 : Operation 247 [1/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 247 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 248 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 249 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 250 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [3/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 251 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [3/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 252 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [4/4] (4.81ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 253 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln150_4 = bitcast i64 %sub5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 254 'bitcast' 'bitcast_ln150_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.28ns)   --->   "%xor_ln150_2 = xor i64 %bitcast_ln150_4, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 255 'xor' 'xor_ln150_2' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln150_6 = bitcast i64 %tmp_1_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 256 'bitcast' 'bitcast_ln150_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.28ns)   --->   "%xor_ln150_3 = xor i64 %bitcast_ln150_6, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 257 'xor' 'xor_ln150_3' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [4/4] (4.79ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 258 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 259 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [3/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 260 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [4/4] (4.62ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 261 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [4/4] (4.62ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 262 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [4/4] (4.58ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 263 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [4/4] (4.58ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 264 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [4/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 265 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.62>
ST_9 : Operation 266 [2/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 266 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [2/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 267 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 268 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 269 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 270 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [2/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 271 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [4/4] (4.62ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 272 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [4/4] (4.62ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 273 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [4/4] (4.58ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 274 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [4/4] (4.58ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 275 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 276 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [3/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 277 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 278 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 279 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [3/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 280 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 281 [1/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 281 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 282 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 283 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 284 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 285 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 286 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [3/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 287 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [3/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 288 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [3/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 289 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [3/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 290 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [2/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 291 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [2/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 292 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [2/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 293 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 294 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [2/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 295 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.81>
ST_11 : Operation 296 [4/4] (4.81ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 296 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [4/4] (4.79ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 297 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 298 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 299 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 300 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 301 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [2/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 302 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [2/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 303 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [2/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 304 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [2/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 305 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 306 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 307 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 308 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 309 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 310 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.81>
ST_12 : Operation 311 [3/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 311 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [3/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 312 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln150_5 = bitcast i64 %xor_ln150_2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 313 'bitcast' 'bitcast_ln150_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 314 [4/4] (4.62ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 314 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln150_7 = bitcast i64 %xor_ln150_3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 315 'bitcast' 'bitcast_ln150_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 316 [4/4] (4.62ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 316 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 317 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 318 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 319 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 320 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 321 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 322 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [4/4] (4.81ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 323 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln150_12 = bitcast i64 %sub2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 324 'bitcast' 'bitcast_ln150_12' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.28ns)   --->   "%xor_ln150_6 = xor i64 %bitcast_ln150_12, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 325 'xor' 'xor_ln150_6' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln150_14 = bitcast i64 %tmp" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 326 'bitcast' 'bitcast_ln150_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.28ns)   --->   "%xor_ln150_7 = xor i64 %bitcast_ln150_14, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 327 'xor' 'xor_ln150_7' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [4/4] (4.79ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 328 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 329 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.62>
ST_13 : Operation 330 [2/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 330 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [2/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 331 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [3/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 332 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [3/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 333 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 334 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 335 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [3/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 336 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 337 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [4/4] (4.62ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 338 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [4/4] (4.62ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 339 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [4/4] (4.58ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 340 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [4/4] (4.58ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 341 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 342 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 343 [1/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 343 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 344 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [2/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 345 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [2/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 346 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 347 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 348 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [2/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 349 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 350 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [3/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 351 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [3/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 352 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [3/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 353 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [3/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 354 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 355 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.62>
ST_15 : Operation 356 [1/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 356 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 357 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 358 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 359 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [2/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 360 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 361 [2/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 361 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [2/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 362 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 363 [2/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 363 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 364 [4/4] (4.62ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 364 'dadd' 'add13' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [4/4] (4.62ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 365 'dadd' 'add14' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [4/4] (4.58ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 366 'dsub' 'tmp_1_47' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [4/4] (4.58ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 367 'dsub' 'sub14' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 368 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.53>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln150_13 = bitcast i64 %xor_ln150_6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 369 'bitcast' 'bitcast_ln150_13' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 370 [4/4] (4.62ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 370 'dsub' 'sub4' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln150_15 = bitcast i64 %xor_ln150_7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 371 'bitcast' 'bitcast_ln150_15' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 372 [4/4] (4.62ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 372 'dsub' 'sub6' <Predicate = (!icmp_ln128)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 373 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 374 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 375 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 376 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [4/4] (4.58ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 377 'dadd' 'c0_x_15' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [4/4] (4.58ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 378 'dadd' 'c0_y_15' <Predicate = (!icmp_ln128)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [4/4] (4.64ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 379 'dsub' 'c0_x_16' <Predicate = (!icmp_ln128)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [4/4] (4.64ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 380 'dsub' 'c0_y_16' <Predicate = (!icmp_ln128)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [3/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 381 'dadd' 'add13' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [3/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 382 'dadd' 'add14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [3/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 383 'dsub' 'tmp_1_47' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [3/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 384 'dsub' 'sub14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [9/9] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 385 'call' 'phi_x' <Predicate = (!icmp_ln128)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 386 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %select_ln115, i4 1" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 386 'add' 'add_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.70ns)   --->   "%icmp_ln28_2 = icmp_eq  i4 %add_ln28, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 387 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln153, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 388 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i9 %shl_ln" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 389 'zext' 'zext_ln156' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%DATA_x_addr = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln156" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 390 'getelementptr' 'DATA_x_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%DATA_y_addr = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln156" [data/benchmarks/trans_fft/transposed_fft.c:165]   --->   Operation 391 'getelementptr' 'DATA_y_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_2, void %new.latch.for.inc.i.split, void %last.iter.for.inc.i.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 392 'br' 'br_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (1.20ns)   --->   "%store_ln156 = store i64 %add, i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 393 'store' 'store_ln156' <Predicate = (!icmp_ln128 & icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 394 [1/1] (1.20ns)   --->   "%store_ln165 = store i64 %add10, i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:165]   --->   Operation 394 'store' 'store_ln165' <Predicate = (!icmp_ln128 & icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 395 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 395 'store' 'store_ln25' <Predicate = (!icmp_ln128)> <Delay = 0.38>

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 396 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 396 'dsub' 'sub4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [3/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 397 'dsub' 'sub6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [3/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 398 'dadd' 'c0_x_15' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [3/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 399 'dadd' 'c0_y_15' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [3/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 400 'dsub' 'c0_x_16' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 401 [3/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 401 'dsub' 'c0_y_16' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [2/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 402 'dadd' 'add13' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [2/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 403 'dadd' 'add14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [2/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 404 'dsub' 'tmp_1_47' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [2/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 405 'dsub' 'sub14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [8/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 406 'call' 'phi_x' <Predicate = (!icmp_ln128)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 407 [9/9] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 407 'call' 'phi_y' <Predicate = (!icmp_ln128)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.55>
ST_18 : Operation 408 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 408 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 409 [2/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 409 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [2/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 410 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [2/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 411 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 412 [2/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 412 'dsub' 'c0_x_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [2/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 413 'dsub' 'c0_y_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 414 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 415 [1/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 415 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 416 'dsub' 'tmp_1_47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 417 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [7/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 418 'call' 'phi_x' <Predicate = (!icmp_ln128)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 419 [8/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 419 'call' 'phi_y' <Predicate = (!icmp_ln128)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.55>
ST_19 : Operation 420 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 420 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [1/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 421 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 422 [1/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 422 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 423 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 424 'dsub' 'c0_x_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [1/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 425 'dsub' 'c0_y_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [4/4] (4.81ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 426 'dmul' 'mul5' <Predicate = true> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln150_16 = bitcast i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 427 'bitcast' 'bitcast_ln150_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.28ns)   --->   "%xor_ln150_8 = xor i64 %bitcast_ln150_16, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 428 'xor' 'xor_ln150_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln150_18 = bitcast i64 %tmp_1_47" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 429 'bitcast' 'bitcast_ln150_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.28ns)   --->   "%xor_ln150_9 = xor i64 %bitcast_ln150_18, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 430 'xor' 'xor_ln150_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 431 [4/4] (4.79ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 431 'dmul' 'mul6' <Predicate = true> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 432 [6/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 432 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 433 [7/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 433 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 434 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 434 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 435 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 436 [5/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 436 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 437 [6/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 437 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.55>
ST_21 : Operation 438 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 438 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 439 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 439 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 440 [4/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 440 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 441 [5/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 441 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.55>
ST_22 : Operation 442 [4/4] (4.64ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 442 'dadd' 'add11' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 443 [4/4] (4.64ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 443 'dadd' 'add12' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 444 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 444 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 445 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 446 [3/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 446 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 447 [4/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 447 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 448 [3/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 448 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [3/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 449 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [4/4] (4.62ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 450 'dsub' 'sub12' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [4/4] (4.62ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 451 'dsub' 'sub13' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln150_17 = bitcast i64 %xor_ln150_8" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 452 'bitcast' 'bitcast_ln150_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [4/4] (4.58ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 453 'dsub' 'sub15' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln150_19 = bitcast i64 %xor_ln150_9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 454 'bitcast' 'bitcast_ln150_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [4/4] (4.58ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 455 'dsub' 'sub16' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [4/4] (4.64ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 456 'dadd' 'add15' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [4/4] (4.64ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 457 'dadd' 'add16' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [2/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 458 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 459 [3/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 459 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.55>
ST_24 : Operation 460 [2/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 460 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [2/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 461 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [3/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 462 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [3/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 463 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [3/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 464 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [3/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 465 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [3/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 466 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [3/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 467 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [4/4] (4.64ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 468 'dsub' 'sub17' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [4/4] (4.64ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 469 'dsub' 'sub18' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 470 [1/9] (4.94ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 470 'call' 'phi_x' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 471 [2/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 471 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.94>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%data_x_addr_16 = getelementptr i64 %data_x, i64 0, i64 0"   --->   Operation 472 'getelementptr' 'data_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%data_y_addr_16 = getelementptr i64 %data_y, i64 0, i64 0"   --->   Operation 473 'getelementptr' 'data_y_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 474 [1/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 474 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 475 [1/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 475 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [2/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 476 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [2/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 477 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [2/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 478 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 479 [2/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 479 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 480 [2/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 480 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [2/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 481 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 482 [3/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 482 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [3/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 483 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 484 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add, i3 %data_x_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 484 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 485 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add10, i3 %data_y_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 485 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 486 [1/9] (4.94ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 486 'call' 'phi_y' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 487 [1/1] (0.00ns)   --->   "%data_x_addr_9 = getelementptr i64 %data_x, i64 0, i64 1"   --->   Operation 487 'getelementptr' 'data_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 488 [1/1] (0.00ns)   --->   "%data_x_addr_10 = getelementptr i64 %data_x, i64 0, i64 2"   --->   Operation 488 'getelementptr' 'data_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 489 [1/1] (0.00ns)   --->   "%data_y_addr_9 = getelementptr i64 %data_y, i64 0, i64 1"   --->   Operation 489 'getelementptr' 'data_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 490 [1/1] (0.00ns)   --->   "%data_y_addr_10 = getelementptr i64 %data_y, i64 0, i64 2"   --->   Operation 490 'getelementptr' 'data_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 491 [1/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 491 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 492 [1/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 492 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [1/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 493 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 494 [1/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 494 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 495 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [1/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 496 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [2/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 497 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 498 [2/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 498 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 499 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub10, i3 %data_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 499 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 500 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub11, i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 500 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 501 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add11, i3 %data_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 501 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 502 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add12, i3 %data_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 502 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 27 <SV = 26> <Delay = 4.62>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%data_x_addr_11 = getelementptr i64 %data_x, i64 0, i64 3"   --->   Operation 503 'getelementptr' 'data_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%data_x_addr_12 = getelementptr i64 %data_x, i64 0, i64 4"   --->   Operation 504 'getelementptr' 'data_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "%data_y_addr_11 = getelementptr i64 %data_y, i64 0, i64 3"   --->   Operation 505 'getelementptr' 'data_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "%data_y_addr_12 = getelementptr i64 %data_y, i64 0, i64 4"   --->   Operation 506 'getelementptr' 'data_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 507 [1/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 507 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 508 [1/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 508 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 509 [4/4] (4.62ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 509 'dadd' 'add17' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [4/4] (4.62ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 510 'dadd' 'add18' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 511 [4/4] (4.58ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 511 'dsub' 'sub' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [4/4] (4.58ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 512 'dsub' 'sub19' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 513 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub12, i3 %data_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 513 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 514 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub13, i3 %data_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 514 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 515 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add15, i3 %data_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 515 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 516 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add16, i3 %data_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 516 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%data_x_addr_13 = getelementptr i64 %data_x, i64 0, i64 5"   --->   Operation 517 'getelementptr' 'data_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%data_y_addr_13 = getelementptr i64 %data_y, i64 0, i64 5"   --->   Operation 518 'getelementptr' 'data_y_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [3/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 519 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [3/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 520 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 521 [3/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 521 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 522 [3/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 522 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 523 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub17, i3 %data_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 523 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 524 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub18, i3 %data_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 524 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 525 [2/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 525 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 526 [2/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 526 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 527 [2/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 527 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 528 [2/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 528 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.04>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%data_x_addr_14 = getelementptr i64 %data_x, i64 0, i64 6"   --->   Operation 529 'getelementptr' 'data_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%data_x_addr_15 = getelementptr i64 %data_x, i64 0, i64 7"   --->   Operation 530 'getelementptr' 'data_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%data_y_addr_14 = getelementptr i64 %data_y, i64 0, i64 6"   --->   Operation 531 'getelementptr' 'data_y_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%data_y_addr_15 = getelementptr i64 %data_y, i64 0, i64 7"   --->   Operation 532 'getelementptr' 'data_y_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_twiddles_str"   --->   Operation 533 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448"   --->   Operation 534 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 535 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 536 [1/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 536 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 537 [1/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 537 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 538 [1/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 538 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 539 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add17, i3 %data_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 539 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 540 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add18, i3 %data_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 540 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 541 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub, i3 %data_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 541 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 542 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub19, i3 %data_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 542 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 543 'br' 'br_ln28' <Predicate = (or_ln115)> <Delay = 0.00>
ST_30 : Operation 646 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 646 'ret' 'ret_ln0' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.71>
ST_31 : Operation 544 [2/2] (0.71ns)   --->   "%tmp_14 = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 544 'load' 'tmp_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 545 [2/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 545 'load' 'data_y_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 31> <Delay = 5.52>
ST_32 : Operation 546 [1/2] (0.71ns)   --->   "%tmp_14 = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 546 'load' 'tmp_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 547 [4/4] (4.81ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 547 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 548 [1/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 548 'load' 'data_y_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 549 [4/4] (4.79ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 549 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 550 [4/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 550 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 551 [4/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 551 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.50>
ST_33 : Operation 552 [3/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 552 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 553 [3/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 553 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 554 [3/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 554 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 555 [3/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 555 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.50>
ST_34 : Operation 556 [2/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 556 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 557 [2/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 557 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 558 [2/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 558 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 559 [2/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 559 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.50>
ST_35 : Operation 560 [1/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 560 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 561 [1/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 561 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 562 [1/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 562 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 563 [1/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 563 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.62>
ST_36 : Operation 564 [4/4] (4.62ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 564 'dsub' 'sub_i' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 565 [4/4] (4.62ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 565 'dadd' 'add_i' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 566 [3/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 566 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 567 [3/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 567 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 568 [2/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 568 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 569 [2/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 569 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.04>
ST_39 : Operation 570 [1/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 570 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 571 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub_i, i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 571 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 572 [1/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 572 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 573 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add_i, i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 573 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 39> <Delay = 0.71>
ST_40 : Operation 574 [2/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 574 'load' 'data_x_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 575 [2/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 575 'load' 'data_x_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 576 [2/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 576 'load' 'data_y_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 577 [2/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 577 'load' 'data_y_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 41 <SV = 40> <Delay = 1.91>
ST_41 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln158 = or i9 %shl_ln, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 578 'or' 'or_ln158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i9 %or_ln158" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 579 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 580 [1/1] (0.00ns)   --->   "%DATA_x_addr_9 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln158" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 580 'getelementptr' 'DATA_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 581 [1/1] (0.00ns)   --->   "%or_ln161 = or i9 %shl_ln, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 581 'or' 'or_ln161' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i9 %or_ln161" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 582 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 583 [1/1] (0.00ns)   --->   "%DATA_x_addr_12 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln161" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 583 'getelementptr' 'DATA_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 584 [1/1] (0.00ns)   --->   "%DATA_y_addr_2 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln158" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 584 'getelementptr' 'DATA_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 585 [1/1] (0.00ns)   --->   "%DATA_y_addr_5 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln161" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 585 'getelementptr' 'DATA_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 586 [1/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 586 'load' 'data_x_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 587 [1/1] (1.20ns)   --->   "%store_ln158 = store i64 %data_x_load_1, i9 %DATA_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 587 'store' 'store_ln158' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 588 [2/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 588 'load' 'data_x_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 589 [2/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 589 'load' 'data_x_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 590 [1/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 590 'load' 'data_x_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 591 [1/1] (1.20ns)   --->   "%store_ln161 = store i64 %data_x_load_4, i9 %DATA_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 591 'store' 'store_ln161' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 592 [1/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 592 'load' 'data_y_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 593 [1/1] (1.20ns)   --->   "%store_ln167 = store i64 %data_y_load_1, i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 593 'store' 'store_ln167' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 594 [2/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 594 'load' 'data_y_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 595 [2/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 595 'load' 'data_y_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 596 [1/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 596 'load' 'data_y_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 597 [1/1] (1.20ns)   --->   "%store_ln170 = store i64 %data_y_load_4, i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 597 'store' 'store_ln170' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 42 <SV = 41> <Delay = 1.91>
ST_42 : Operation 598 [1/1] (0.00ns)   --->   "%or_ln159 = or i9 %shl_ln, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 598 'or' 'or_ln159' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i9 %or_ln159" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 599 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "%DATA_x_addr_10 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln159" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 600 'getelementptr' 'DATA_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln160 = or i9 %shl_ln, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 601 'or' 'or_ln160' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i9 %or_ln160" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 602 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%DATA_x_addr_11 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln160" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 603 'getelementptr' 'DATA_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%DATA_y_addr_3 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln159" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 604 'getelementptr' 'DATA_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%DATA_y_addr_4 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln160" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 605 'getelementptr' 'DATA_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 606 [2/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 606 'load' 'data_x_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 607 [1/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 607 'load' 'data_x_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 608 [1/1] (1.20ns)   --->   "%store_ln159 = store i64 %data_x_load_2, i9 %DATA_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 608 'store' 'store_ln159' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 609 [1/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 609 'load' 'data_x_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 610 [1/1] (1.20ns)   --->   "%store_ln160 = store i64 %data_x_load_3, i9 %DATA_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 610 'store' 'store_ln160' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 611 [2/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 611 'load' 'data_y_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 612 [1/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 612 'load' 'data_y_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 613 [1/1] (1.20ns)   --->   "%store_ln168 = store i64 %data_y_load_2, i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 613 'store' 'store_ln168' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 614 [1/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 614 'load' 'data_y_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 615 [1/1] (1.20ns)   --->   "%store_ln169 = store i64 %data_y_load_3, i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 615 'store' 'store_ln169' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 43 <SV = 42> <Delay = 1.91>
ST_43 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln157 = or i9 %shl_ln, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 616 'or' 'or_ln157' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i9 %or_ln157" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 617 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 618 [1/1] (0.00ns)   --->   "%DATA_x_addr_8 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln157" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 618 'getelementptr' 'DATA_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 619 [1/1] (0.00ns)   --->   "%DATA_y_addr_1 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln157" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 619 'getelementptr' 'DATA_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 620 [1/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 620 'load' 'data_x_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 621 [1/1] (1.20ns)   --->   "%store_ln157 = store i64 %data_x_load, i9 %DATA_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 621 'store' 'store_ln157' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_43 : Operation 622 [1/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 622 'load' 'data_y_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 623 [1/1] (1.20ns)   --->   "%store_ln166 = store i64 %data_y_load, i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 623 'store' 'store_ln166' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.71>
ST_45 : Operation 624 [2/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 624 'load' 'data_x_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 625 [2/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 625 'load' 'data_y_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 1.91>
ST_46 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln162 = or i9 %shl_ln, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 626 'or' 'or_ln162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i9 %or_ln162" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 627 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 628 [1/1] (0.00ns)   --->   "%DATA_x_addr_13 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln162" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 628 'getelementptr' 'DATA_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 629 [1/1] (0.00ns)   --->   "%DATA_y_addr_6 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln162" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 629 'getelementptr' 'DATA_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 630 [1/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 630 'load' 'data_x_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 631 [1/1] (1.20ns)   --->   "%store_ln162 = store i64 %data_x_load_5, i9 %DATA_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 631 'store' 'store_ln162' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 632 [2/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 632 'load' 'data_x_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 633 [1/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 633 'load' 'data_y_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 634 [1/1] (1.20ns)   --->   "%store_ln171 = store i64 %data_y_load_5, i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 634 'store' 'store_ln171' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 635 [2/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 635 'load' 'data_y_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 1.91>
ST_47 : Operation 636 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 636 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%or_ln163 = or i9 %shl_ln, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 637 'or' 'or_ln163' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i9 %or_ln163" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 638 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 639 [1/1] (0.00ns)   --->   "%DATA_x_addr_14 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln163" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 639 'getelementptr' 'DATA_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 640 [1/1] (0.00ns)   --->   "%DATA_y_addr_7 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln163" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 640 'getelementptr' 'DATA_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 641 [1/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 641 'load' 'data_x_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 642 [1/1] (1.20ns)   --->   "%store_ln163 = store i64 %data_x_load_6, i9 %DATA_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 642 'store' 'store_ln163' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 643 [1/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 643 'load' 'data_y_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 644 [1/1] (1.20ns)   --->   "%store_ln172 = store i64 %data_y_load_6, i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 644 'store' 'store_ln172' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln28 = br void %new.latch.for.inc.i.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 645 'br' 'br_ln28' <Predicate = (icmp_ln28_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DATA_x_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ DATA_y_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ work_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ work_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ twiddles8_reversed8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 011111111111111110000000000000000000000000000000]
tid                      (alloca           ) [ 010000000000000000000000000000000000000000000000]
indvar_flatten           (alloca           ) [ 010000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln115              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25               (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000000000000000000000000000000]
first_iter_0             (phi              ) [ 010000000000000000000000000000000000000000000000]
indvar_flatten_load      (load             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln128               (icmp             ) [ 011111111111111111111111111111111111111111111111]
add_ln128                (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln128                 (br               ) [ 000000000000000000000000000000000000000000000000]
j_load                   (load             ) [ 000000000000000000000000000000000000000000000000]
tid_load                 (load             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln28                (icmp             ) [ 000000000000000000000000000000000000000000000000]
or_ln115                 (or               ) [ 011111111111111111111111111111100000000000000000]
select_ln115             (select           ) [ 001111111111111110000000000000000000000000000000]
add_ln128_1              (add              ) [ 000000000000000000000000000000000000000000000000]
select_ln128             (select           ) [ 001110000000000000000000000000000000000000000000]
xor_ln132                (xor              ) [ 001000000000000000000000000000000000000000000000]
zext_ln132               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_1            (getelementptr    ) [ 001000000000000000000000000000000000000000000000]
sext_ln134               (sext             ) [ 000000000000000000000000000000000000000000000000]
zext_ln134               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_3            (getelementptr    ) [ 001000000000000000000000000000000000000000000000]
work_y_addr_1            (getelementptr    ) [ 001000000000000000000000000000000000000000000000]
work_y_addr_3            (getelementptr    ) [ 001000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
trunc_ln153              (trunc            ) [ 001111111111111110000000000000000000000000000000]
zext_ln153               (zext             ) [ 001000000000000000000000000000000000000000000000]
zext_ln28                (zext             ) [ 000000000000000000000000000000000000000000000000]
twiddles8_reversed8_addr (getelementptr    ) [ 001000000000000000000000000000000000000000000000]
data_x_addr              (getelementptr    ) [ 011111111111111111111111111111111111111100000000]
data_y_addr              (getelementptr    ) [ 011111111111111111111111111111111111111100000000]
store_ln128              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln115              (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 010000000000000000000000000000000000000000000000]
zext_ln128_1             (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_load_1            (load             ) [ 000100000000000000000000000000000000000000000000]
work_x_load_3            (load             ) [ 000100000000000000000000000000000000000000000000]
add_ln136                (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln136               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_5            (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
sext_ln138               (sext             ) [ 000000000000000000000000000000000000000000000000]
zext_ln138               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_7            (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
work_y_load_1            (load             ) [ 000100000000000000000000000000000000000000000000]
work_y_load_3            (load             ) [ 000100000000000000000000000000000000000000000000]
work_y_addr_5            (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
work_y_addr_7            (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
conv2_i                  (sitodp           ) [ 000111111111111100000000000000000000000000000000]
twiddles8_reversed8_load (load             ) [ 000100000000000000000000000000000000000000000000]
c0_x_12                  (bitcast          ) [ 000011100000000000000000000000000000000000000000]
zext_ln133_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln133               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_2            (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
c0_x_14                  (bitcast          ) [ 000011110000000000000000000000000000000000000000]
work_x_load_5            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln136            (bitcast          ) [ 000011100000000000000000000000000000000000000000]
sext_ln137               (sext             ) [ 000000000000000000000000000000000000000000000000]
zext_ln137               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_6            (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
work_x_load_7            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln138            (bitcast          ) [ 000011110000000000000000000000000000000000000000]
c0_y_12                  (bitcast          ) [ 000011100000000000000000000000000000000000000000]
work_y_addr_2            (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
c0_y_14                  (bitcast          ) [ 000011110000000000000000000000000000000000000000]
work_y_load_5            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln145            (bitcast          ) [ 000011100000000000000000000000000000000000000000]
work_y_addr_6            (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
work_y_load_7            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln147            (bitcast          ) [ 000011110000000000000000000000000000000000000000]
conv_i                   (sitodp           ) [ 000011110000000000000000000000000000000000000000]
zext_ln128               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr              (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
work_x_load_2            (load             ) [ 000000000000000000000000000000000000000000000000]
c0_x_13                  (bitcast          ) [ 000001110000000000000000000000000000000000000000]
zext_ln135_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln135               (zext             ) [ 000000000000000000000000000000000000000000000000]
work_x_addr_4            (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
work_x_load_6            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln137            (bitcast          ) [ 000001110000000000000000000000000000000000000000]
work_y_addr              (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
work_y_load_2            (load             ) [ 000000000000000000000000000000000000000000000000]
c0_y_13                  (bitcast          ) [ 000001110000000000000000000000000000000000000000]
work_y_addr_4            (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
work_y_load_6            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln146            (bitcast          ) [ 000001110000000000000000000000000000000000000000]
work_x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
c0_x                     (bitcast          ) [ 000000111000000000000000000000000000000000000000]
work_x_load_4            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln135            (bitcast          ) [ 000000111000000000000000000000000000000000000000]
work_y_load              (load             ) [ 000000000000000000000000000000000000000000000000]
c0_y                     (bitcast          ) [ 000000111000000000000000000000000000000000000000]
work_y_load_4            (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln144            (bitcast          ) [ 000000111000000000000000000000000000000000000000]
c0_x_5                   (dadd             ) [ 000000011111000000000000000000000000000000000000]
c0_y_5                   (dadd             ) [ 000000011111000000000000000000000000000000000000]
tmp_1                    (dsub             ) [ 000000011110000000000000000000000000000000000000]
sub3                     (dsub             ) [ 000000011110000000000000000000000000000000000000]
tmp_1_2                  (dsub             ) [ 000000010000000000000000000000000000000000000000]
sub7                     (dsub             ) [ 000000010000000000000000000000000000000000000000]
add4                     (dadd             ) [ 000000001111100000000000000000000000000000000000]
add5                     (dadd             ) [ 000000001111100000000000000000000000000000000000]
tmp_1_1                  (dsub             ) [ 000000001111000000000000000000000000000000000000]
sub5                     (dsub             ) [ 000000001111000000000000000000000000000000000000]
add6                     (dadd             ) [ 000000001111000000000000000000000000000000000000]
add7                     (dadd             ) [ 000000001111000000000000000000000000000000000000]
bitcast_ln150            (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150                (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln150_1          (bitcast          ) [ 000000001110000000000000000000000000000000000000]
bitcast_ln150_2          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_1              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln150_3          (bitcast          ) [ 000000001110000000000000000000000000000000000000]
bitcast_ln150_8          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_4              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln150_9          (bitcast          ) [ 000000001110000000000000000000000000000000000000]
bitcast_ln150_10         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_5              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln150_11         (bitcast          ) [ 000000001110000000000000000000000000000000000000]
mul_i                    (dmul             ) [ 000000001111000000000000000000000000000000000000]
c0_x_4                   (dadd             ) [ 000000000111100000000000000000000000000000000000]
c0_y_4                   (dadd             ) [ 000000000111100000000000000000000000000000000000]
c0_x_8                   (dsub             ) [ 011000000111111111110000000000000000000000000000]
c0_y_8                   (dsub             ) [ 011000000111111111110000000000000000000000000000]
bitcast_ln150_4          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_2              (xor              ) [ 000000000111100000000000000000000000000000000000]
bitcast_ln150_6          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_3              (xor              ) [ 000000000111100000000000000000000000000000000000]
sub8                     (dsub             ) [ 000000000001111000000000000000000000000000000000]
add8                     (dadd             ) [ 000000000001111000000000000000000000000000000000]
sub1                     (dsub             ) [ 000000000001111000000000000000000000000000000000]
add1                     (dadd             ) [ 000000000001111000000000000000000000000000000000]
mul4                     (dmul             ) [ 000000000000111100000000000000000000000000000000]
mul7                     (dmul             ) [ 000000000000111100000000000000000000000000000000]
add2                     (dadd             ) [ 000000000000111110000000000000000000000000000000]
add3                     (dadd             ) [ 000000000000111110000000000000000000000000000000]
tmp                      (dsub             ) [ 000000000000111100000000000000000000000000000000]
sub2                     (dsub             ) [ 000000000000111100000000000000000000000000000000]
div_i                    (dmul             ) [ 000000000000111100000000000000000000000000000000]
bitcast_ln150_5          (bitcast          ) [ 000000000000011100000000000000000000000000000000]
bitcast_ln150_7          (bitcast          ) [ 000000000000011100000000000000000000000000000000]
c0_x_6                   (dadd             ) [ 000000000000011110000000000000000000000000000000]
c0_y_6                   (dadd             ) [ 000000000000011110000000000000000000000000000000]
c0_x_7                   (dsub             ) [ 011111111100011111111111111000000000000000000000]
c0_y_7                   (dsub             ) [ 011111111100011111111111111000000000000000000000]
bitcast_ln150_12         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_6              (xor              ) [ 000000000000011110000000000000000000000000000000]
bitcast_ln150_14         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_7              (xor              ) [ 000000000000011110000000000000000000000000000000]
c0_x_9                   (dmul             ) [ 010000000000000111100000000000000000000000000000]
c0_y_9                   (dmul             ) [ 010000000000000111100000000000000000000000000000]
mul1                     (dmul             ) [ 010000000000000111100000000000000000000000000000]
mul3                     (dmul             ) [ 010000000000000111100000000000000000000000000000]
sub9                     (dsub             ) [ 011000000000000011110000000000000000000000000000]
add9                     (dadd             ) [ 011000000000000011110000000000000000000000000000]
mul                      (dmul             ) [ 011000000000000011110000000000000000000000000000]
mul2                     (dmul             ) [ 011000000000000011110000000000000000000000000000]
phi                      (dmul             ) [ 000000000000000011000000000000000000000000000000]
bitcast_ln150_13         (bitcast          ) [ 011000000000000001110000000000000000000000000000]
bitcast_ln150_15         (bitcast          ) [ 011000000000000001110000000000000000000000000000]
add                      (dadd             ) [ 011111111000000001111111110000000000000000000000]
add10                    (dadd             ) [ 011111111000000001111111110000000000000000000000]
sub10                    (dsub             ) [ 011111111100000001111111111000000000000000000000]
sub11                    (dsub             ) [ 011111111100000001111111111000000000000000000000]
add_ln28                 (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln28_2              (icmp             ) [ 011111111111111111111111111111111111111111111111]
shl_ln                   (bitconcatenate   ) [ 011111111111111111111111111111111111111111111111]
zext_ln156               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
store_ln156              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln165              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25               (store            ) [ 000000000000000000000000000000000000000000000000]
add13                    (dadd             ) [ 001111111110000000011111111100000000000000000000]
add14                    (dadd             ) [ 001111111110000000011111111100000000000000000000]
tmp_1_47                 (dsub             ) [ 001111000000000000011110000000000000000000000000]
sub14                    (dsub             ) [ 001111000000000000011110000000000000000000000000]
sub4                     (dsub             ) [ 000111111100000000001111111000000000000000000000]
sub6                     (dsub             ) [ 000111111100000000001111111000000000000000000000]
c0_x_15                  (dadd             ) [ 000111111110000000001111111100000000000000000000]
c0_y_15                  (dadd             ) [ 000111111110000000001111111100000000000000000000]
c0_x_16                  (dsub             ) [ 000111111111110000001111111111100000000000000000]
c0_y_16                  (dsub             ) [ 000111111111110000001111111111100000000000000000]
bitcast_ln150_16         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_8              (xor              ) [ 000111100000000000001111000000000000000000000000]
bitcast_ln150_18         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln150_9              (xor              ) [ 000111100000000000001111000000000000000000000000]
mul5                     (dmul             ) [ 000000111100000000000001111000000000000000000000]
mul6                     (dmul             ) [ 000000111100000000000001111000000000000000000000]
bitcast_ln150_17         (bitcast          ) [ 000000011100000000000000111000000000000000000000]
bitcast_ln150_19         (bitcast          ) [ 000000011100000000000000111000000000000000000000]
phi_x                    (call             ) [ 010000001111111111000000011111111111000000000000]
data_x_addr_16           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_y_addr_16           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
add11                    (dadd             ) [ 000000000100000000000000001000000000000000000000]
add12                    (dadd             ) [ 000000000100000000000000001000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
phi_y                    (call             ) [ 010000000111111111000000001111111111000000000000]
data_x_addr_9            (getelementptr    ) [ 011111111111111111000000000111111111111111110000]
data_x_addr_10           (getelementptr    ) [ 011111110011111111000000000111111111111111000000]
data_y_addr_9            (getelementptr    ) [ 011111111111111111000000000111111111111111110000]
data_y_addr_10           (getelementptr    ) [ 011111110011111111000000000111111111111111000000]
sub12                    (dsub             ) [ 000000000010000000000000000100000000000000000000]
sub13                    (dsub             ) [ 000000000010000000000000000100000000000000000000]
sub15                    (dsub             ) [ 000000000011110000000000000111100000000000000000]
sub16                    (dsub             ) [ 000000000011110000000000000111100000000000000000]
add15                    (dadd             ) [ 000000000010000000000000000100000000000000000000]
add16                    (dadd             ) [ 000000000010000000000000000100000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_addr_11           (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
data_x_addr_12           (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
data_y_addr_11           (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
data_y_addr_12           (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
sub17                    (dsub             ) [ 000000000001000000000000000010000000000000000000]
sub18                    (dsub             ) [ 000000000001000000000000000010000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_addr_13           (getelementptr    ) [ 011111110000111111000000000001111111111111000000]
data_y_addr_13           (getelementptr    ) [ 011111110000111111000000000001111111111111000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_addr_14           (getelementptr    ) [ 011111111111101111000000000000011111111111111110]
data_x_addr_15           (getelementptr    ) [ 011111111111111111000000000000011111111111111111]
data_y_addr_14           (getelementptr    ) [ 011111111111101111000000000000011111111111111110]
data_y_addr_15           (getelementptr    ) [ 011111111111111111000000000000011111111111111111]
specloopname_ln0         (specloopname     ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
add17                    (dadd             ) [ 000000000000000000000000000000000000000000000000]
add18                    (dadd             ) [ 000000000000000000000000000000000000000000000000]
sub                      (dsub             ) [ 000000000000000000000000000000000000000000000000]
sub19                    (dsub             ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_14                   (load             ) [ 010000000000000011000000000000000111000000000000]
data_y_load_7            (load             ) [ 010000000000000011000000000000000111000000000000]
mul8_i                   (dmul             ) [ 001111000000000000000000000000000000111100000000]
mul11_i                  (dmul             ) [ 001111000000000000000000000000000000111100000000]
mul14_i                  (dmul             ) [ 001111000000000000000000000000000000111100000000]
mul17_i                  (dmul             ) [ 001111000000000000000000000000000000111100000000]
sub_i                    (dsub             ) [ 000000000000000000000000000000000000000000000000]
store_ln34               (store            ) [ 000000000000000000000000000000000000000000000000]
add_i                    (dadd             ) [ 000000000000000000000000000000000000000000000000]
store_ln35               (store            ) [ 000000000000000000000000000000000000000000000000]
or_ln158                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln158               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_9            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
or_ln161                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln161               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_12           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_2            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_5            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_x_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln158              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_4            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln161              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln167              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_4            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln170              (store            ) [ 000000000000000000000000000000000000000000000000]
or_ln159                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln159               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_10           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
or_ln160                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln160               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_11           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_3            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_4            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_x_load_2            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln159              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln160              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_2            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln168              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln169              (store            ) [ 000000000000000000000000000000000000000000000000]
or_ln157                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln157               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_8            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln157              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load              (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln166              (store            ) [ 000000000000000000000000000000000000000000000000]
or_ln162                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln162               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_13           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_6            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_x_load_5            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln162              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_5            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln171              (store            ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln25        (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
or_ln163                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln163               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_14           (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
DATA_y_addr_7            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_x_load_6            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln163              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_6            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln172              (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_x"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_y"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_x_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_x_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DATA_y_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_y_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="work_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="work_x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="work_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="work_y"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="twiddles8_reversed8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddles8_reversed8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ref_4oPi_table_256">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_sin_cos_K0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_sin_cos_K1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fourth_order_double_sin_cos_K2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fourth_order_double_sin_cos_K3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fourth_order_double_sin_cos_K4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop1_twiddles_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="j_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tid_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tid/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="work_x_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="64" slack="0"/>
<pin id="147" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="work_x_load_1/1 work_x_load_3/1 work_x_load_5/2 work_x_load_7/2 work_x_load_2/3 work_x_load_6/3 work_x_load/4 work_x_load_4/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="work_x_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_3/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="work_y_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
<pin id="172" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="work_y_load_1/1 work_y_load_3/1 work_y_load_5/2 work_y_load_7/2 work_y_load_2/3 work_y_load_6/3 work_y_load/4 work_y_load_4/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="work_y_addr_3_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="twiddles8_reversed8_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddles8_reversed8_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="twiddles8_reversed8_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="data_x_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="30"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data_y_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="30"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="work_x_addr_5_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_5/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="work_x_addr_7_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_7/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="work_y_addr_5_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_5/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="work_y_addr_7_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_7/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="work_x_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="work_x_addr_6_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="9" slack="0"/>
<pin id="253" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_6/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="work_y_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_2/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="work_y_addr_6_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_6/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="work_x_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="work_x_addr_4_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="9" slack="0"/>
<pin id="285" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_x_addr_4/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="work_y_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="work_y_addr_4_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="work_y_addr_4/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="DATA_x_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="9" slack="0"/>
<pin id="309" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr/16 "/>
</bind>
</comp>

<comp id="312" class="1004" name="DATA_y_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr/16 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="9" slack="0"/>
<pin id="325" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="327" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/16 store_ln158/41 store_ln161/41 store_ln159/42 store_ln160/42 store_ln157/43 store_ln162/46 store_ln163/47 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="0"/>
<pin id="334" dir="0" index="4" bw="9" slack="0"/>
<pin id="335" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="336" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="337" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/16 store_ln167/41 store_ln170/41 store_ln168/42 store_ln169/42 store_ln166/43 store_ln171/46 store_ln172/47 "/>
</bind>
</comp>

<comp id="339" class="1004" name="data_x_addr_16_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_16/25 "/>
</bind>
</comp>

<comp id="347" class="1004" name="data_y_addr_16_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_16/25 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="0"/>
<pin id="360" dir="0" index="4" bw="3" slack="0"/>
<pin id="361" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="362" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="64" slack="0"/>
<pin id="363" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln150/25 store_ln150/26 store_ln150/26 store_ln150/27 store_ln150/27 store_ln150/28 store_ln150/30 store_ln150/30 tmp_14/31 store_ln34/39 data_x_load_1/40 data_x_load_4/40 data_x_load_2/41 data_x_load_3/41 data_x_load/42 data_x_load_5/45 data_x_load_6/46 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="0"/>
<pin id="370" dir="0" index="4" bw="3" slack="0"/>
<pin id="371" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="372" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="64" slack="0"/>
<pin id="373" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln150/25 store_ln150/26 store_ln150/26 store_ln150/27 store_ln150/27 store_ln150/28 store_ln150/30 store_ln150/30 data_y_load_7/31 store_ln35/39 data_y_load_1/40 data_y_load_4/40 data_y_load_2/41 data_y_load_3/41 data_y_load/42 data_y_load_5/45 data_y_load_6/46 "/>
</bind>
</comp>

<comp id="375" class="1004" name="data_x_addr_9_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_9/26 "/>
</bind>
</comp>

<comp id="383" class="1004" name="data_x_addr_10_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_10/26 "/>
</bind>
</comp>

<comp id="391" class="1004" name="data_y_addr_9_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_9/26 "/>
</bind>
</comp>

<comp id="399" class="1004" name="data_y_addr_10_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_10/26 "/>
</bind>
</comp>

<comp id="411" class="1004" name="data_x_addr_11_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_11/27 "/>
</bind>
</comp>

<comp id="419" class="1004" name="data_x_addr_12_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_12/27 "/>
</bind>
</comp>

<comp id="427" class="1004" name="data_y_addr_11_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_11/27 "/>
</bind>
</comp>

<comp id="435" class="1004" name="data_y_addr_12_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_12/27 "/>
</bind>
</comp>

<comp id="447" class="1004" name="data_x_addr_13_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="4" slack="0"/>
<pin id="451" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_13/28 "/>
</bind>
</comp>

<comp id="455" class="1004" name="data_y_addr_13_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="4" slack="0"/>
<pin id="459" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_13/28 "/>
</bind>
</comp>

<comp id="465" class="1004" name="data_x_addr_14_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_14/30 "/>
</bind>
</comp>

<comp id="473" class="1004" name="data_x_addr_15_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_15/30 "/>
</bind>
</comp>

<comp id="481" class="1004" name="data_y_addr_14_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_14/30 "/>
</bind>
</comp>

<comp id="489" class="1004" name="data_y_addr_15_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_15/30 "/>
</bind>
</comp>

<comp id="501" class="1004" name="DATA_x_addr_9_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="9" slack="0"/>
<pin id="505" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_9/41 "/>
</bind>
</comp>

<comp id="508" class="1004" name="DATA_x_addr_12_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="9" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_12/41 "/>
</bind>
</comp>

<comp id="515" class="1004" name="DATA_y_addr_2_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="9" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_2/41 "/>
</bind>
</comp>

<comp id="522" class="1004" name="DATA_y_addr_5_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="9" slack="0"/>
<pin id="526" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_5/41 "/>
</bind>
</comp>

<comp id="537" class="1004" name="DATA_x_addr_10_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="9" slack="0"/>
<pin id="541" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_10/42 "/>
</bind>
</comp>

<comp id="544" class="1004" name="DATA_x_addr_11_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="9" slack="0"/>
<pin id="548" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_11/42 "/>
</bind>
</comp>

<comp id="551" class="1004" name="DATA_y_addr_3_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="9" slack="0"/>
<pin id="555" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_3/42 "/>
</bind>
</comp>

<comp id="558" class="1004" name="DATA_y_addr_4_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="9" slack="0"/>
<pin id="562" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_4/42 "/>
</bind>
</comp>

<comp id="573" class="1004" name="DATA_x_addr_8_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="9" slack="0"/>
<pin id="577" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_8/43 "/>
</bind>
</comp>

<comp id="580" class="1004" name="DATA_y_addr_1_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="9" slack="0"/>
<pin id="584" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_1/43 "/>
</bind>
</comp>

<comp id="589" class="1004" name="DATA_x_addr_13_gep_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="9" slack="0"/>
<pin id="593" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_13/46 "/>
</bind>
</comp>

<comp id="596" class="1004" name="DATA_y_addr_6_gep_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="9" slack="0"/>
<pin id="600" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_6/46 "/>
</bind>
</comp>

<comp id="605" class="1004" name="DATA_x_addr_14_gep_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="9" slack="0"/>
<pin id="609" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_14/47 "/>
</bind>
</comp>

<comp id="612" class="1004" name="DATA_y_addr_7_gep_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="9" slack="0"/>
<pin id="616" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_7/47 "/>
</bind>
</comp>

<comp id="621" class="1005" name="first_iter_0_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="first_iter_0_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_sin_or_cos_double_s_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="1"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="0" index="3" bw="256" slack="0"/>
<pin id="637" dir="0" index="4" bw="59" slack="0"/>
<pin id="638" dir="0" index="5" bw="52" slack="0"/>
<pin id="639" dir="0" index="6" bw="44" slack="0"/>
<pin id="640" dir="0" index="7" bw="33" slack="0"/>
<pin id="641" dir="0" index="8" bw="25" slack="0"/>
<pin id="642" dir="1" index="9" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_x/16 phi_y/17 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="c0_x_5/3 add4/4 c0_x_4/5 sub8/7 add2/8 c0_x_6/9 sub9/12 add/13 add13/15 sub4/16 sub12/23 add17/27 sub_i/36 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="c0_y_5/3 add5/4 c0_y_4/5 add8/7 add3/8 c0_y_6/9 add9/12 add10/13 add14/15 sub6/16 sub13/23 add18/27 add_i/36 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_1/3 tmp_1_1/4 c0_x_8/5 sub1/7 tmp/8 c0_x_7/9 sub10/13 tmp_1_47/15 c0_x_15/16 sub15/23 sub/27 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="0"/>
<pin id="667" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub3/3 sub5/4 c0_y_8/5 add1/7 sub2/8 c0_y_7/9 sub11/13 sub14/15 c0_y_15/16 sub16/23 sub19/27 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="0"/>
<pin id="671" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_1_2/3 add6/4 c0_x_16/16 add11/22 add15/23 sub17/24 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="0" index="1" bw="64" slack="0"/>
<pin id="675" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub7/3 add7/4 c0_y_16/16 add12/22 add16/23 sub18/24 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="0"/>
<pin id="687" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/4 mul4/8 c0_x_9/11 mul/12 mul5/19 mul8_i/32 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul7/8 c0_y_9/11 mul2/12 mul6/19 mul11_i/32 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="0"/>
<pin id="698" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="div_i/8 mul1/11 phi/12 mul14_i/32 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="0" index="1" bw="64" slack="0"/>
<pin id="706" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/11 mul17_i/32 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2_i/1 conv_i/2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="2"/>
<pin id="718" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c0_x_5 add2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="2"/>
<pin id="726" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c0_y_5 add3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 sub1 tmp_1_47 "/>
</bind>
</comp>

<comp id="739" class="1005" name="reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub3 add1 sub14 "/>
</bind>
</comp>

<comp id="746" class="1005" name="reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 add6 "/>
</bind>
</comp>

<comp id="752" class="1005" name="reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="1"/>
<pin id="754" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub7 add7 "/>
</bind>
</comp>

<comp id="758" class="1005" name="reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add4 c0_x_6 "/>
</bind>
</comp>

<comp id="766" class="1005" name="reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5 c0_y_6 "/>
</bind>
</comp>

<comp id="774" class="1005" name="reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 tmp "/>
</bind>
</comp>

<comp id="779" class="1005" name="reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="1"/>
<pin id="781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub5 sub2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i mul4 mul "/>
</bind>
</comp>

<comp id="790" class="1005" name="reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_4 sub9 "/>
</bind>
</comp>

<comp id="798" class="1005" name="reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_4 add9 "/>
</bind>
</comp>

<comp id="806" class="1005" name="reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub8 add sub12 "/>
</bind>
</comp>

<comp id="813" class="1005" name="reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add8 add10 sub13 "/>
</bind>
</comp>

<comp id="820" class="1005" name="reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul7 mul2 mul6 "/>
</bind>
</comp>

<comp id="826" class="1005" name="reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="1"/>
<pin id="828" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i phi mul14_i "/>
</bind>
</comp>

<comp id="833" class="1005" name="reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_9 mul5 mul8_i "/>
</bind>
</comp>

<comp id="839" class="1005" name="reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_9 mul11_i "/>
</bind>
</comp>

<comp id="846" class="1005" name="reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul17_i "/>
</bind>
</comp>

<comp id="852" class="1005" name="reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub10 sub15 "/>
</bind>
</comp>

<comp id="859" class="1005" name="reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="1"/>
<pin id="861" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub11 sub16 "/>
</bind>
</comp>

<comp id="866" class="1005" name="reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="1"/>
<pin id="868" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add11 add15 sub17 "/>
</bind>
</comp>

<comp id="871" class="1005" name="reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="1"/>
<pin id="873" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add12 add16 sub18 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln0_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="9" slack="0"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln115_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="7" slack="0"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln25_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="4" slack="0"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="891" class="1004" name="indvar_flatten_load_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="9" slack="0"/>
<pin id="893" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln128_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="0"/>
<pin id="896" dir="0" index="1" bw="7" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln128_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="j_load_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="0"/>
<pin id="908" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tid_load_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tid_load/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln28_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="4" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="or_ln115_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln115_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="0" index="2" bw="4" slack="0"/>
<pin id="928" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln128_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln128_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="7" slack="0"/>
<pin id="941" dir="0" index="2" bw="7" slack="0"/>
<pin id="942" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="xor_ln132_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="0"/>
<pin id="948" dir="0" index="1" bw="7" slack="0"/>
<pin id="949" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln132_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="7" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/1 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln134_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="7" slack="0"/>
<pin id="960" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln134/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln134_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="0"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln153_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="7" slack="0"/>
<pin id="970" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln153_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="0"/>
<pin id="974" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln28_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="store_ln128_store_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="0"/>
<pin id="986" dir="0" index="1" bw="9" slack="0"/>
<pin id="987" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/1 "/>
</bind>
</comp>

<comp id="989" class="1004" name="store_ln115_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="7" slack="0"/>
<pin id="991" dir="0" index="1" bw="7" slack="0"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln128_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="1"/>
<pin id="996" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_1/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln136_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="0"/>
<pin id="999" dir="0" index="1" bw="9" slack="0"/>
<pin id="1000" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/2 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln136_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="0"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/2 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln138_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="1"/>
<pin id="1011" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/2 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln138_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="7" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="c0_x_12_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="64" slack="1"/>
<pin id="1020" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_x_12/3 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln133_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="0" index="2" bw="7" slack="2"/>
<pin id="1027" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln133_cast/3 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln133_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="0"/>
<pin id="1032" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="c0_x_14_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="1"/>
<pin id="1038" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_x_14/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="bitcast_ln136_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/3 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sext_ln137_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="0"/>
<pin id="1048" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/3 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln137_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="0"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/3 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="bitcast_ln138_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln138/3 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="c0_y_12_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="1"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_y_12/3 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="c0_y_14_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_y_14/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="bitcast_ln145_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="0"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145/3 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="bitcast_ln147_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="0"/>
<pin id="1078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln147/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="zext_ln128_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="3"/>
<pin id="1083" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/4 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="c0_x_13_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="0"/>
<pin id="1088" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_x_13/4 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln135_cast_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="9" slack="0"/>
<pin id="1094" dir="0" index="1" bw="2" slack="0"/>
<pin id="1095" dir="0" index="2" bw="7" slack="3"/>
<pin id="1096" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln135_cast/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln135_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="9" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/4 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="bitcast_ln137_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="64" slack="0"/>
<pin id="1107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln137/4 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="c0_y_13_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="0"/>
<pin id="1113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_y_13/4 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="bitcast_ln146_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="0"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln146/4 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="c0_x_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="64" slack="0"/>
<pin id="1125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_x/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="bitcast_ln135_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="64" slack="0"/>
<pin id="1131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln135/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="c0_y_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="64" slack="0"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c0_y/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="bitcast_ln144_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="64" slack="0"/>
<pin id="1143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln144/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="bitcast_ln150_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="xor_ln150_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="64" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="0"/>
<pin id="1154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150/7 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="bitcast_ln150_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="64" slack="0"/>
<pin id="1159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_1/7 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="bitcast_ln150_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="64" slack="1"/>
<pin id="1164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_2/7 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="xor_ln150_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="64" slack="0"/>
<pin id="1168" dir="0" index="1" bw="64" slack="0"/>
<pin id="1169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_1/7 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="bitcast_ln150_3_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="0"/>
<pin id="1174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_3/7 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="bitcast_ln150_8_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="1"/>
<pin id="1179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_8/7 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="xor_ln150_4_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="64" slack="0"/>
<pin id="1183" dir="0" index="1" bw="64" slack="0"/>
<pin id="1184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_4/7 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="bitcast_ln150_9_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="0"/>
<pin id="1189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_9/7 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="bitcast_ln150_10_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="64" slack="1"/>
<pin id="1195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_10/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="xor_ln150_5_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="64" slack="0"/>
<pin id="1199" dir="0" index="1" bw="64" slack="0"/>
<pin id="1200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_5/7 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="bitcast_ln150_11_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="64" slack="0"/>
<pin id="1205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_11/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="bitcast_ln150_4_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="64" slack="1"/>
<pin id="1211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_4/8 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="xor_ln150_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="64" slack="0"/>
<pin id="1215" dir="0" index="1" bw="64" slack="0"/>
<pin id="1216" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_2/8 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="bitcast_ln150_6_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="64" slack="1"/>
<pin id="1221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_6/8 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="xor_ln150_3_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="64" slack="0"/>
<pin id="1225" dir="0" index="1" bw="64" slack="0"/>
<pin id="1226" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_3/8 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="bitcast_ln150_5_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="4"/>
<pin id="1231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_5/12 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="bitcast_ln150_7_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="64" slack="4"/>
<pin id="1235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_7/12 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="bitcast_ln150_12_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="1"/>
<pin id="1239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_12/12 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="xor_ln150_6_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="0"/>
<pin id="1243" dir="0" index="1" bw="64" slack="0"/>
<pin id="1244" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_6/12 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="bitcast_ln150_14_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_14/12 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="xor_ln150_7_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="0" index="1" bw="64" slack="0"/>
<pin id="1254" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_7/12 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="bitcast_ln150_13_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="4"/>
<pin id="1259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_13/16 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="bitcast_ln150_15_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="64" slack="4"/>
<pin id="1263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_15/16 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln28_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="4" slack="15"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/16 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="icmp_ln28_2_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="4" slack="0"/>
<pin id="1272" dir="0" index="1" bw="4" slack="0"/>
<pin id="1273" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/16 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="shl_ln_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="9" slack="0"/>
<pin id="1278" dir="0" index="1" bw="6" slack="15"/>
<pin id="1279" dir="0" index="2" bw="1" slack="0"/>
<pin id="1280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="zext_ln156_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="9" slack="0"/>
<pin id="1285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/16 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="store_ln25_store_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="4" slack="0"/>
<pin id="1291" dir="0" index="1" bw="4" slack="15"/>
<pin id="1292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/16 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="bitcast_ln150_16_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="1"/>
<pin id="1296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_16/19 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="xor_ln150_8_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="64" slack="0"/>
<pin id="1300" dir="0" index="1" bw="64" slack="0"/>
<pin id="1301" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_8/19 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="bitcast_ln150_18_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="64" slack="1"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_18/19 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="xor_ln150_9_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="64" slack="0"/>
<pin id="1310" dir="0" index="1" bw="64" slack="0"/>
<pin id="1311" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150_9/19 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="bitcast_ln150_17_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="64" slack="4"/>
<pin id="1316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_17/23 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="bitcast_ln150_19_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="64" slack="4"/>
<pin id="1320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150_19/23 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="or_ln158_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="9" slack="25"/>
<pin id="1324" dir="0" index="1" bw="3" slack="0"/>
<pin id="1325" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158/41 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="zext_ln158_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="9" slack="0"/>
<pin id="1329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/41 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="or_ln161_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="9" slack="25"/>
<pin id="1335" dir="0" index="1" bw="4" slack="0"/>
<pin id="1336" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln161/41 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="zext_ln161_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="9" slack="0"/>
<pin id="1340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/41 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="or_ln159_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="9" slack="26"/>
<pin id="1346" dir="0" index="1" bw="3" slack="0"/>
<pin id="1347" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159/42 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="zext_ln159_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="9" slack="0"/>
<pin id="1351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/42 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="or_ln160_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="9" slack="26"/>
<pin id="1357" dir="0" index="1" bw="4" slack="0"/>
<pin id="1358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/42 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln160_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="9" slack="0"/>
<pin id="1362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/42 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="or_ln157_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="9" slack="27"/>
<pin id="1368" dir="0" index="1" bw="1" slack="0"/>
<pin id="1369" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln157/43 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="zext_ln157_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="9" slack="0"/>
<pin id="1373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/43 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="or_ln162_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="9" slack="30"/>
<pin id="1379" dir="0" index="1" bw="4" slack="0"/>
<pin id="1380" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln162/46 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="zext_ln162_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="9" slack="0"/>
<pin id="1384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/46 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="or_ln163_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="9" slack="31"/>
<pin id="1390" dir="0" index="1" bw="4" slack="0"/>
<pin id="1391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln163/47 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="zext_ln163_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="9" slack="0"/>
<pin id="1395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/47 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="j_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="4" slack="0"/>
<pin id="1401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tid_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="7" slack="0"/>
<pin id="1408" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tid "/>
</bind>
</comp>

<comp id="1413" class="1005" name="indvar_flatten_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="9" slack="0"/>
<pin id="1415" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1420" class="1005" name="icmp_ln128_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="or_ln115_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="24"/>
<pin id="1426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln115 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="select_ln115_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="4" slack="15"/>
<pin id="1430" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="select_ln115 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="select_ln128_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="7" slack="1"/>
<pin id="1435" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln128 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="xor_ln132_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="7" slack="1"/>
<pin id="1443" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln132 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="work_x_addr_1_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="9" slack="1"/>
<pin id="1448" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="work_x_addr_3_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="9" slack="1"/>
<pin id="1453" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_3 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="work_y_addr_1_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="9" slack="1"/>
<pin id="1458" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_1 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="work_y_addr_3_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="9" slack="1"/>
<pin id="1463" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_3 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="trunc_ln153_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="6" slack="15"/>
<pin id="1468" dir="1" index="1" bw="6" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln153 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="zext_ln153_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="1"/>
<pin id="1473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln153 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="twiddles8_reversed8_addr_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="3" slack="1"/>
<pin id="1478" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_addr "/>
</bind>
</comp>

<comp id="1481" class="1005" name="data_x_addr_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="3" slack="30"/>
<pin id="1483" dir="1" index="1" bw="3" slack="30"/>
</pin_list>
<bind>
<opset="data_x_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="data_y_addr_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="3" slack="30"/>
<pin id="1488" dir="1" index="1" bw="3" slack="30"/>
</pin_list>
<bind>
<opset="data_y_addr "/>
</bind>
</comp>

<comp id="1491" class="1005" name="work_x_load_1_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="64" slack="1"/>
<pin id="1493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="work_x_load_1 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="work_x_load_3_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="64" slack="1"/>
<pin id="1498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="work_x_load_3 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="work_x_addr_5_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="9" slack="1"/>
<pin id="1503" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_5 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="work_x_addr_7_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="9" slack="1"/>
<pin id="1508" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_7 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="work_y_load_1_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="64" slack="1"/>
<pin id="1513" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="work_y_load_1 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="work_y_load_3_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="64" slack="1"/>
<pin id="1518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="work_y_load_3 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="work_y_addr_5_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="9" slack="1"/>
<pin id="1523" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_5 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="work_y_addr_7_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="9" slack="1"/>
<pin id="1528" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_7 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="conv2_i_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="64" slack="10"/>
<pin id="1533" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="1536" class="1005" name="twiddles8_reversed8_load_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_load "/>
</bind>
</comp>

<comp id="1541" class="1005" name="c0_x_12_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="64" slack="1"/>
<pin id="1543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_12 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="work_x_addr_2_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="9" slack="1"/>
<pin id="1549" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_2 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="c0_x_14_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="64" slack="1"/>
<pin id="1554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_14 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="bitcast_ln136_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="64" slack="1"/>
<pin id="1559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln136 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="work_x_addr_6_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="9" slack="1"/>
<pin id="1565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_6 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="bitcast_ln138_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="64" slack="1"/>
<pin id="1570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln138 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="c0_y_12_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="64" slack="1"/>
<pin id="1575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_12 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="work_y_addr_2_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="9" slack="1"/>
<pin id="1581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_2 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="c0_y_14_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="64" slack="1"/>
<pin id="1586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_14 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="bitcast_ln145_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="64" slack="1"/>
<pin id="1591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="work_y_addr_6_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="9" slack="1"/>
<pin id="1597" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_6 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="bitcast_ln147_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="64" slack="1"/>
<pin id="1602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln147 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="conv_i_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="64" slack="1"/>
<pin id="1607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="1610" class="1005" name="work_x_addr_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="9" slack="1"/>
<pin id="1612" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr "/>
</bind>
</comp>

<comp id="1615" class="1005" name="c0_x_13_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="64" slack="1"/>
<pin id="1617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_13 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="work_x_addr_4_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="9" slack="1"/>
<pin id="1623" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_x_addr_4 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="bitcast_ln137_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="64" slack="1"/>
<pin id="1628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln137 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="work_y_addr_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="9" slack="1"/>
<pin id="1634" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr "/>
</bind>
</comp>

<comp id="1637" class="1005" name="c0_y_13_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="64" slack="1"/>
<pin id="1639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_13 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="work_y_addr_4_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="9" slack="1"/>
<pin id="1645" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="work_y_addr_4 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="bitcast_ln146_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="64" slack="1"/>
<pin id="1650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln146 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="c0_x_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="64" slack="1"/>
<pin id="1656" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x "/>
</bind>
</comp>

<comp id="1660" class="1005" name="bitcast_ln135_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="64" slack="1"/>
<pin id="1662" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln135 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="c0_y_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="64" slack="1"/>
<pin id="1668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y "/>
</bind>
</comp>

<comp id="1672" class="1005" name="bitcast_ln144_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="64" slack="1"/>
<pin id="1674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln144 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="bitcast_ln150_1_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="64" slack="1"/>
<pin id="1680" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_1 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="bitcast_ln150_3_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="64" slack="1"/>
<pin id="1685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_3 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="bitcast_ln150_9_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="64" slack="1"/>
<pin id="1690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_9 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="bitcast_ln150_11_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="64" slack="1"/>
<pin id="1696" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_11 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="c0_x_8_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="64" slack="8"/>
<pin id="1702" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_x_8 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="c0_y_8_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="64" slack="8"/>
<pin id="1708" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_y_8 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="xor_ln150_2_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="64" slack="4"/>
<pin id="1714" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln150_2 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="xor_ln150_3_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="64" slack="4"/>
<pin id="1719" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln150_3 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="bitcast_ln150_5_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="64" slack="1"/>
<pin id="1724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_5 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="bitcast_ln150_7_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="64" slack="1"/>
<pin id="1729" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_7 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="c0_x_7_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="64" slack="10"/>
<pin id="1734" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="c0_x_7 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="c0_y_7_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="64" slack="10"/>
<pin id="1740" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="c0_y_7 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="xor_ln150_6_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="64" slack="4"/>
<pin id="1746" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln150_6 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="xor_ln150_7_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="64" slack="4"/>
<pin id="1751" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln150_7 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="mul1_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="64" slack="1"/>
<pin id="1756" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="bitcast_ln150_13_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="64" slack="1"/>
<pin id="1762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_13 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="bitcast_ln150_15_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="64" slack="1"/>
<pin id="1767" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_15 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="icmp_ln28_2_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="1" slack="24"/>
<pin id="1772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28_2 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="shl_ln_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="9" slack="25"/>
<pin id="1776" dir="1" index="1" bw="9" slack="25"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1785" class="1005" name="add13_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="64" slack="5"/>
<pin id="1787" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add13 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="add14_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="64" slack="5"/>
<pin id="1792" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add14 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="sub4_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="64" slack="3"/>
<pin id="1797" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="sub6_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="64" slack="3"/>
<pin id="1803" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub6 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="c0_x_15_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="64" slack="4"/>
<pin id="1809" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c0_x_15 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="c0_y_15_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="64" slack="4"/>
<pin id="1814" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c0_y_15 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="c0_x_16_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="64" slack="8"/>
<pin id="1819" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_x_16 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="c0_y_16_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="64" slack="8"/>
<pin id="1825" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_y_16 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="xor_ln150_8_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="64" slack="4"/>
<pin id="1831" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln150_8 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="xor_ln150_9_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="64" slack="4"/>
<pin id="1836" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln150_9 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="bitcast_ln150_17_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="64" slack="1"/>
<pin id="1841" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_17 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="bitcast_ln150_19_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="64" slack="1"/>
<pin id="1846" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln150_19 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="phi_x_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="64" slack="8"/>
<pin id="1851" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="phi_x "/>
</bind>
</comp>

<comp id="1855" class="1005" name="phi_y_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="64" slack="7"/>
<pin id="1857" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="phi_y "/>
</bind>
</comp>

<comp id="1861" class="1005" name="data_x_addr_9_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="3" slack="16"/>
<pin id="1863" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_x_addr_9 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="data_x_addr_10_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="3" slack="14"/>
<pin id="1868" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_x_addr_10 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="data_y_addr_9_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="3" slack="16"/>
<pin id="1873" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_y_addr_9 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="data_y_addr_10_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="3" slack="14"/>
<pin id="1878" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_y_addr_10 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="data_x_addr_11_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="3" slack="14"/>
<pin id="1883" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_x_addr_11 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="data_x_addr_12_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="3" slack="14"/>
<pin id="1888" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_x_addr_12 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="data_y_addr_11_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="3" slack="14"/>
<pin id="1893" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_y_addr_11 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="data_y_addr_12_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="3" slack="14"/>
<pin id="1898" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_y_addr_12 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="data_x_addr_13_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="3" slack="12"/>
<pin id="1903" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="data_x_addr_13 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="data_y_addr_13_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="3" slack="12"/>
<pin id="1908" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="data_y_addr_13 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="data_x_addr_14_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="3" slack="15"/>
<pin id="1913" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="data_x_addr_14 "/>
</bind>
</comp>

<comp id="1916" class="1005" name="data_x_addr_15_reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="3" slack="16"/>
<pin id="1918" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_x_addr_15 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="data_y_addr_14_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="3" slack="15"/>
<pin id="1923" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="data_y_addr_14 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="data_y_addr_15_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="3" slack="16"/>
<pin id="1928" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_y_addr_15 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="tmp_14_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="64" slack="1"/>
<pin id="1933" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="data_y_load_7_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="64" slack="1"/>
<pin id="1939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_y_load_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="157" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="278"><net_src comp="8" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="328"><net_src comp="305" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="338"><net_src comp="312" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="344"><net_src comp="0" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="2" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="364"><net_src comp="339" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="374"><net_src comp="347" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="0" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="86" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="2" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="2" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="375" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="408"><net_src comp="391" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="409"><net_src comp="383" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="416"><net_src comp="0" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="88" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="0" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="90" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="2" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="88" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="2" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="58" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="90" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="411" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="444"><net_src comp="427" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="445"><net_src comp="419" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="452"><net_src comp="0" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="92" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="2" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="92" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="447" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="464"><net_src comp="455" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="470"><net_src comp="0" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="0" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="58" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="96" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="2" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="94" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="2" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="465" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="498"><net_src comp="481" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="499"><net_src comp="473" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="506"><net_src comp="4" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="58" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="4" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="6" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="6" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="58" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="355" pin="7"/><net_sink comp="319" pin=4"/></net>

<net id="530"><net_src comp="501" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="531"><net_src comp="355" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="532"><net_src comp="508" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="533"><net_src comp="365" pin="7"/><net_sink comp="329" pin=4"/></net>

<net id="534"><net_src comp="515" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="535"><net_src comp="365" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="536"><net_src comp="522" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="542"><net_src comp="4" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="58" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="4" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="58" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="6" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="6" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="58" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="355" pin="3"/><net_sink comp="319" pin=4"/></net>

<net id="566"><net_src comp="537" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="567"><net_src comp="355" pin="7"/><net_sink comp="319" pin=1"/></net>

<net id="568"><net_src comp="544" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="569"><net_src comp="365" pin="3"/><net_sink comp="329" pin=4"/></net>

<net id="570"><net_src comp="551" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="571"><net_src comp="365" pin="7"/><net_sink comp="329" pin=1"/></net>

<net id="572"><net_src comp="558" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="578"><net_src comp="4" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="58" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="6" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="573" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="594"><net_src comp="4" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="58" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="6" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="589" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="604"><net_src comp="596" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="610"><net_src comp="4" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="6" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="58" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="605" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="620"><net_src comp="612" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="630"><net_src comp="44" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="46" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="643"><net_src comp="78" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="644"><net_src comp="44" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="14" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="646"><net_src comp="16" pin="0"/><net_sink comp="632" pin=4"/></net>

<net id="647"><net_src comp="18" pin="0"/><net_sink comp="632" pin=5"/></net>

<net id="648"><net_src comp="20" pin="0"/><net_sink comp="632" pin=6"/></net>

<net id="649"><net_src comp="22" pin="0"/><net_sink comp="632" pin=7"/></net>

<net id="650"><net_src comp="24" pin="0"/><net_sink comp="632" pin=8"/></net>

<net id="651"><net_src comp="46" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="676"><net_src comp="652" pin="2"/><net_sink comp="319" pin=4"/></net>

<net id="677"><net_src comp="656" pin="2"/><net_sink comp="329" pin=4"/></net>

<net id="678"><net_src comp="652" pin="2"/><net_sink comp="355" pin=4"/></net>

<net id="679"><net_src comp="656" pin="2"/><net_sink comp="365" pin=4"/></net>

<net id="680"><net_src comp="660" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="681"><net_src comp="664" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="682"><net_src comp="652" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="683"><net_src comp="656" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="688"><net_src comp="68" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="72" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="74" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="700"><net_src comp="76" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="701"><net_src comp="76" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="76" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="708"><net_src comp="355" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="709"><net_src comp="365" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="710"><net_src comp="355" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="711"><net_src comp="365" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="715"><net_src comp="189" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="652" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="727"><net_src comp="656" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="735"><net_src comp="660" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="742"><net_src comp="664" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="749"><net_src comp="668" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="755"><net_src comp="672" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="761"><net_src comp="652" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="769"><net_src comp="656" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="773"><net_src comp="766" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="777"><net_src comp="660" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="782"><net_src comp="664" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="787"><net_src comp="684" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="793"><net_src comp="652" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="801"><net_src comp="656" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="809"><net_src comp="652" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="355" pin=4"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="816"><net_src comp="656" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="823"><net_src comp="690" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="829"><net_src comp="695" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="836"><net_src comp="684" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="842"><net_src comp="690" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="849"><net_src comp="703" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="855"><net_src comp="660" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="862"><net_src comp="664" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="869"><net_src comp="668" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="355" pin=4"/></net>

<net id="874"><net_src comp="672" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="880"><net_src comp="38" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="40" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="42" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="898"><net_src comp="891" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="48" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="891" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="50" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="916"><net_src comp="906" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="52" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="912" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="624" pin="4"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="912" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="42" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="906" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="936"><net_src comp="909" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="54" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="912" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="932" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="909" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="950"><net_src comp="938" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="56" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="955"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="961"><net_src comp="946" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="971"><net_src comp="938" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="980"><net_src comp="924" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="988"><net_src comp="900" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="938" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="60" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1021"><net_src comp="1018" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1028"><net_src comp="62" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="44" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1023" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1039"><net_src comp="1036" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1043"><net_src comp="139" pin="7"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1049"><net_src comp="1023" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1059"><net_src comp="139" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1069"><net_src comp="1066" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1073"><net_src comp="164" pin="7"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1079"><net_src comp="164" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1084"><net_src comp="1081" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1089"><net_src comp="139" pin="7"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1097"><net_src comp="64" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="66" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1108"><net_src comp="139" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1114"><net_src comp="164" pin="7"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1120"><net_src comp="164" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1126"><net_src comp="139" pin="7"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1132"><net_src comp="139" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1138"><net_src comp="164" pin="7"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1144"><net_src comp="164" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1150"><net_src comp="739" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="70" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1160"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1165"><net_src comp="732" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1170"><net_src comp="1162" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="70" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="1166" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1180"><net_src comp="746" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="70" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1196"><net_src comp="752" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1201"><net_src comp="1193" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="70" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1206"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1212"><net_src comp="779" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="70" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1222"><net_src comp="774" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1227"><net_src comp="1219" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="70" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1232"><net_src comp="1229" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1236"><net_src comp="1233" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1240"><net_src comp="779" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1245"><net_src comp="1237" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="70" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="774" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="70" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="1257" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1264"><net_src comp="1261" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1269"><net_src comp="42" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1274"><net_src comp="1265" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="52" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1281"><net_src comp="80" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1282"><net_src comp="82" pin="0"/><net_sink comp="1276" pin=2"/></net>

<net id="1286"><net_src comp="1276" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1293"><net_src comp="1265" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1297"><net_src comp="739" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="70" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1307"><net_src comp="732" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1312"><net_src comp="1304" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="70" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1317"><net_src comp="1314" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1321"><net_src comp="1318" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1326"><net_src comp="106" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1330"><net_src comp="1322" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1337"><net_src comp="108" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1341"><net_src comp="1333" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1348"><net_src comp="110" pin="0"/><net_sink comp="1344" pin=1"/></net>

<net id="1352"><net_src comp="1344" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1359"><net_src comp="112" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1363"><net_src comp="1355" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1370"><net_src comp="50" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1374"><net_src comp="1366" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1381"><net_src comp="114" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1385"><net_src comp="1377" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1392"><net_src comp="118" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1396"><net_src comp="1388" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1402"><net_src comp="120" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1409"><net_src comp="124" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1416"><net_src comp="128" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1423"><net_src comp="894" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1427"><net_src comp="918" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1431"><net_src comp="924" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1436"><net_src comp="938" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="1439"><net_src comp="1433" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1440"><net_src comp="1433" pin="1"/><net_sink comp="1092" pin=2"/></net>

<net id="1444"><net_src comp="946" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1449"><net_src comp="132" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1454"><net_src comp="149" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1459"><net_src comp="157" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1464"><net_src comp="174" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1469"><net_src comp="968" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1474"><net_src comp="972" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1479"><net_src comp="182" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1484"><net_src comp="195" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1489"><net_src comp="202" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1494"><net_src comp="139" pin="7"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1499"><net_src comp="139" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1504"><net_src comp="209" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1509"><net_src comp="217" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1514"><net_src comp="164" pin="7"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1519"><net_src comp="164" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1524"><net_src comp="225" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1529"><net_src comp="233" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1534"><net_src comp="712" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1539"><net_src comp="189" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1544"><net_src comp="1018" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1550"><net_src comp="241" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1555"><net_src comp="1036" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1560"><net_src comp="1040" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1566"><net_src comp="249" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1571"><net_src comp="1056" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1576"><net_src comp="1061" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1582"><net_src comp="257" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1587"><net_src comp="1066" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1592"><net_src comp="1070" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1598"><net_src comp="265" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1603"><net_src comp="1076" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1608"><net_src comp="712" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1613"><net_src comp="273" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1618"><net_src comp="1086" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1624"><net_src comp="281" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1629"><net_src comp="1105" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1631"><net_src comp="1626" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1635"><net_src comp="289" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1640"><net_src comp="1111" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1646"><net_src comp="297" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1651"><net_src comp="1117" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1657"><net_src comp="1123" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1663"><net_src comp="1129" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1669"><net_src comp="1135" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1675"><net_src comp="1141" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1681"><net_src comp="1157" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1686"><net_src comp="1172" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1691"><net_src comp="1187" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1697"><net_src comp="1203" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1703"><net_src comp="660" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1705"><net_src comp="1700" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1709"><net_src comp="664" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1715"><net_src comp="1213" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1720"><net_src comp="1223" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1725"><net_src comp="1229" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1730"><net_src comp="1233" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1735"><net_src comp="660" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1737"><net_src comp="1732" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1741"><net_src comp="664" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1747"><net_src comp="1241" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1752"><net_src comp="1251" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1757"><net_src comp="695" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1763"><net_src comp="1257" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1768"><net_src comp="1261" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1773"><net_src comp="1270" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1777"><net_src comp="1276" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1779"><net_src comp="1774" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1780"><net_src comp="1774" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1781"><net_src comp="1774" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1782"><net_src comp="1774" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1783"><net_src comp="1774" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1784"><net_src comp="1774" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1788"><net_src comp="652" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1793"><net_src comp="656" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1798"><net_src comp="652" pin="2"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1800"><net_src comp="1795" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1804"><net_src comp="656" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1806"><net_src comp="1801" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1810"><net_src comp="660" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1815"><net_src comp="664" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1820"><net_src comp="668" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1822"><net_src comp="1817" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1826"><net_src comp="672" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1828"><net_src comp="1823" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1832"><net_src comp="1298" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1837"><net_src comp="1308" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1842"><net_src comp="1314" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1847"><net_src comp="1318" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1852"><net_src comp="632" pin="9"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1854"><net_src comp="1849" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1858"><net_src comp="632" pin="9"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1864"><net_src comp="375" pin="3"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1869"><net_src comp="383" pin="3"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1874"><net_src comp="391" pin="3"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1879"><net_src comp="399" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1884"><net_src comp="411" pin="3"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1889"><net_src comp="419" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1894"><net_src comp="427" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1899"><net_src comp="435" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1904"><net_src comp="447" pin="3"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1909"><net_src comp="455" pin="3"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1914"><net_src comp="465" pin="3"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1919"><net_src comp="473" pin="3"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1924"><net_src comp="481" pin="3"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1929"><net_src comp="489" pin="3"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1934"><net_src comp="355" pin="3"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1936"><net_src comp="1931" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1940"><net_src comp="365" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1942"><net_src comp="1937" pin="1"/><net_sink comp="703" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_x | {25 26 27 28 30 39 }
	Port: data_y | {25 26 27 28 30 39 }
	Port: DATA_x_r | {16 41 42 43 46 47 }
	Port: DATA_y_r | {16 41 42 43 46 47 }
 - Input state : 
	Port: fft1D_512_Pipeline_loop1_twiddles : data_x | {31 32 40 41 42 43 45 46 47 }
	Port: fft1D_512_Pipeline_loop1_twiddles : data_y | {31 32 40 41 42 43 45 46 47 }
	Port: fft1D_512_Pipeline_loop1_twiddles : work_x | {1 2 3 4 5 }
	Port: fft1D_512_Pipeline_loop1_twiddles : work_y | {1 2 3 4 5 }
	Port: fft1D_512_Pipeline_loop1_twiddles : twiddles8_reversed8 | {1 2 }
	Port: fft1D_512_Pipeline_loop1_twiddles : ref_4oPi_table_256 | {16 17 18 }
	Port: fft1D_512_Pipeline_loop1_twiddles : fourth_order_double_sin_cos_K0 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop1_twiddles : fourth_order_double_sin_cos_K1 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop1_twiddles : fourth_order_double_sin_cos_K2 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop1_twiddles : fourth_order_double_sin_cos_K3 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop1_twiddles : fourth_order_double_sin_cos_K4 | {20 21 22 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln115 : 1
		store_ln25 : 1
		first_iter_0 : 1
		indvar_flatten_load : 1
		icmp_ln128 : 2
		add_ln128 : 2
		br_ln128 : 3
		j_load : 1
		tid_load : 1
		icmp_ln28 : 2
		or_ln115 : 3
		select_ln115 : 3
		add_ln128_1 : 2
		select_ln128 : 3
		xor_ln132 : 4
		zext_ln132 : 4
		work_x_addr_1 : 5
		work_x_load_1 : 6
		sext_ln134 : 4
		zext_ln134 : 5
		work_x_addr_3 : 6
		work_x_load_3 : 7
		work_y_addr_1 : 5
		work_y_load_1 : 6
		work_y_addr_3 : 6
		work_y_load_3 : 7
		br_ln28 : 3
		trunc_ln153 : 4
		zext_ln153 : 5
		conv2_i : 6
		zext_ln28 : 4
		twiddles8_reversed8_addr : 5
		twiddles8_reversed8_load : 6
		data_x_addr : 5
		data_y_addr : 5
		store_ln128 : 3
		store_ln115 : 4
	State 2
		add_ln136 : 1
		zext_ln136 : 2
		work_x_addr_5 : 3
		work_x_load_5 : 4
		zext_ln138 : 1
		work_x_addr_7 : 2
		work_x_load_7 : 3
		work_y_addr_5 : 3
		work_y_load_5 : 4
		work_y_addr_7 : 2
		work_y_load_7 : 3
		conv_i : 1
	State 3
		zext_ln133 : 1
		work_x_addr_2 : 2
		work_x_load_2 : 3
		bitcast_ln136 : 1
		sext_ln137 : 1
		zext_ln137 : 2
		work_x_addr_6 : 3
		work_x_load_6 : 4
		bitcast_ln138 : 1
		work_y_addr_2 : 2
		work_y_load_2 : 3
		bitcast_ln145 : 1
		work_y_addr_6 : 3
		work_y_load_6 : 4
		bitcast_ln147 : 1
		c0_x_5 : 2
		c0_y_5 : 2
		tmp_1 : 2
		sub3 : 2
		tmp_1_2 : 2
		sub7 : 2
	State 4
		work_x_addr : 1
		work_x_load : 2
		c0_x_13 : 1
		zext_ln135 : 1
		work_x_addr_4 : 2
		work_x_load_4 : 3
		bitcast_ln137 : 1
		work_y_addr : 1
		work_y_load : 2
		c0_y_13 : 1
		work_y_addr_4 : 2
		work_y_load_4 : 3
		bitcast_ln146 : 1
		add4 : 2
		add5 : 2
		tmp_1_1 : 2
		sub5 : 2
	State 5
		c0_x : 1
		bitcast_ln135 : 1
		c0_y : 1
		bitcast_ln144 : 1
		c0_x_4 : 2
		c0_y_4 : 2
		c0_x_8 : 2
		c0_y_8 : 2
	State 6
	State 7
		xor_ln150 : 1
		bitcast_ln150_1 : 1
		sub8 : 2
		xor_ln150_1 : 1
		bitcast_ln150_3 : 1
		add8 : 2
		xor_ln150_4 : 1
		bitcast_ln150_9 : 1
		xor_ln150_5 : 1
		bitcast_ln150_11 : 1
		sub1 : 2
		add1 : 2
	State 8
		xor_ln150_2 : 1
		xor_ln150_3 : 1
	State 9
	State 10
	State 11
	State 12
		sub9 : 1
		add9 : 1
		xor_ln150_6 : 1
		xor_ln150_7 : 1
	State 13
	State 14
	State 15
	State 16
		sub4 : 1
		sub6 : 1
		icmp_ln28_2 : 1
		zext_ln156 : 1
		DATA_x_addr : 2
		DATA_y_addr : 2
		br_ln28 : 2
		store_ln156 : 3
		store_ln165 : 3
		store_ln25 : 1
	State 17
	State 18
	State 19
		xor_ln150_8 : 1
		xor_ln150_9 : 1
	State 20
	State 21
	State 22
	State 23
		sub15 : 1
		sub16 : 1
	State 24
	State 25
		store_ln150 : 1
		store_ln150 : 1
	State 26
		store_ln150 : 1
		store_ln150 : 1
		store_ln150 : 1
		store_ln150 : 1
	State 27
		store_ln150 : 1
		store_ln150 : 1
		store_ln150 : 1
		store_ln150 : 1
	State 28
		store_ln150 : 1
		store_ln150 : 1
	State 29
	State 30
		store_ln150 : 1
		store_ln150 : 1
		store_ln150 : 1
		store_ln150 : 1
	State 31
	State 32
		mul8_i : 1
		mul11_i : 1
		mul14_i : 1
		mul17_i : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln34 : 1
		store_ln35 : 1
	State 40
	State 41
		DATA_x_addr_9 : 1
		DATA_x_addr_12 : 1
		DATA_y_addr_2 : 1
		DATA_y_addr_5 : 1
		store_ln158 : 2
		store_ln161 : 2
		store_ln167 : 2
		store_ln170 : 2
	State 42
		DATA_x_addr_10 : 1
		DATA_x_addr_11 : 1
		DATA_y_addr_3 : 1
		DATA_y_addr_4 : 1
		store_ln159 : 2
		store_ln160 : 2
		store_ln168 : 2
		store_ln169 : 2
	State 43
		DATA_x_addr_8 : 1
		DATA_y_addr_1 : 1
		store_ln157 : 2
		store_ln166 : 2
	State 44
	State 45
	State 46
		DATA_x_addr_13 : 1
		DATA_y_addr_6 : 1
		store_ln162 : 2
		store_ln171 : 2
	State 47
		DATA_x_addr_14 : 1
		DATA_y_addr_7 : 1
		store_ln163 : 2
		store_ln172 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_652           |    3    |    0    |   430   |   708   |
|          |           grp_fu_656           |    3    |    0    |   430   |   708   |
|   dadd   |           grp_fu_660           |    3    |    0    |   430   |   708   |
|          |           grp_fu_664           |    3    |    0    |   430   |   708   |
|          |           grp_fu_668           |    3    |    0    |   430   |   708   |
|          |           grp_fu_672           |    3    |    0    |   430   |   708   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_632 |    91   |  3.096  |   1639  |   4700  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_684           |    8    |    0    |   275   |   108   |
|   dmul   |           grp_fu_690           |    8    |    0    |   275   |   108   |
|          |           grp_fu_695           |    8    |    0    |   275   |   108   |
|          |           grp_fu_703           |    8    |    0    |   275   |   108   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        xor_ln132_fu_946        |    0    |    0    |    0    |    7    |
|          |        xor_ln150_fu_1151       |    0    |    0    |    0    |    64   |
|          |       xor_ln150_1_fu_1166      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_4_fu_1181      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_5_fu_1197      |    0    |    0    |    0    |    64   |
|    xor   |       xor_ln150_2_fu_1213      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_3_fu_1223      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_6_fu_1241      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_7_fu_1251      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_8_fu_1298      |    0    |    0    |    0    |    64   |
|          |       xor_ln150_9_fu_1308      |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        add_ln128_fu_900        |    0    |    0    |    0    |    16   |
|    add   |       add_ln128_1_fu_932       |    0    |    0    |    0    |    14   |
|          |        add_ln136_fu_997        |    0    |    0    |    0    |    16   |
|          |        add_ln28_fu_1265        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln128_fu_894       |    0    |    0    |    0    |    16   |
|   icmp   |        icmp_ln28_fu_912        |    0    |    0    |    0    |    12   |
|          |       icmp_ln28_2_fu_1270      |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |       select_ln115_fu_924      |    0    |    0    |    0    |    4    |
|          |       select_ln128_fu_938      |    0    |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln115_fu_918        |    0    |    0    |    0    |    2    |
|          |        or_ln158_fu_1322        |    0    |    0    |    0    |    0    |
|          |        or_ln161_fu_1333        |    0    |    0    |    0    |    0    |
|    or    |        or_ln159_fu_1344        |    0    |    0    |    0    |    0    |
|          |        or_ln160_fu_1355        |    0    |    0    |    0    |    0    |
|          |        or_ln157_fu_1366        |    0    |    0    |    0    |    0    |
|          |        or_ln162_fu_1377        |    0    |    0    |    0    |    0    |
|          |        or_ln163_fu_1388        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_712           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln132_fu_952       |    0    |    0    |    0    |    0    |
|          |        zext_ln134_fu_962       |    0    |    0    |    0    |    0    |
|          |        zext_ln153_fu_972       |    0    |    0    |    0    |    0    |
|          |        zext_ln28_fu_977        |    0    |    0    |    0    |    0    |
|          |       zext_ln128_1_fu_994      |    0    |    0    |    0    |    0    |
|          |       zext_ln136_fu_1003       |    0    |    0    |    0    |    0    |
|          |       zext_ln138_fu_1012       |    0    |    0    |    0    |    0    |
|          |       zext_ln133_fu_1030       |    0    |    0    |    0    |    0    |
|          |       zext_ln137_fu_1050       |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln128_fu_1081       |    0    |    0    |    0    |    0    |
|          |       zext_ln135_fu_1099       |    0    |    0    |    0    |    0    |
|          |       zext_ln156_fu_1283       |    0    |    0    |    0    |    0    |
|          |       zext_ln158_fu_1327       |    0    |    0    |    0    |    0    |
|          |       zext_ln161_fu_1338       |    0    |    0    |    0    |    0    |
|          |       zext_ln159_fu_1349       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_fu_1360       |    0    |    0    |    0    |    0    |
|          |       zext_ln157_fu_1371       |    0    |    0    |    0    |    0    |
|          |       zext_ln162_fu_1382       |    0    |    0    |    0    |    0    |
|          |       zext_ln163_fu_1393       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sext_ln134_fu_958       |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln138_fu_1009       |    0    |    0    |    0    |    0    |
|          |       sext_ln137_fu_1046       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |       trunc_ln153_fu_968       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     zext_ln133_cast_fu_1023    |    0    |    0    |    0    |    0    |
|bitconcatenate|     zext_ln135_cast_fu_1092    |    0    |    0    |    0    |    0    |
|          |         shl_ln_fu_1276         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   141   |  3.096  |   5319  |  10138  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|          add13_reg_1785         |   64   |
|          add14_reg_1790         |   64   |
|      bitcast_ln135_reg_1660     |   64   |
|      bitcast_ln136_reg_1557     |   64   |
|      bitcast_ln137_reg_1626     |   64   |
|      bitcast_ln138_reg_1568     |   64   |
|      bitcast_ln144_reg_1672     |   64   |
|      bitcast_ln145_reg_1589     |   64   |
|      bitcast_ln146_reg_1648     |   64   |
|      bitcast_ln147_reg_1600     |   64   |
|    bitcast_ln150_11_reg_1694    |   64   |
|    bitcast_ln150_13_reg_1760    |   64   |
|    bitcast_ln150_15_reg_1765    |   64   |
|    bitcast_ln150_17_reg_1839    |   64   |
|    bitcast_ln150_19_reg_1844    |   64   |
|     bitcast_ln150_1_reg_1678    |   64   |
|     bitcast_ln150_3_reg_1683    |   64   |
|     bitcast_ln150_5_reg_1722    |   64   |
|     bitcast_ln150_7_reg_1727    |   64   |
|     bitcast_ln150_9_reg_1688    |   64   |
|         c0_x_12_reg_1541        |   64   |
|         c0_x_13_reg_1615        |   64   |
|         c0_x_14_reg_1552        |   64   |
|         c0_x_15_reg_1807        |   64   |
|         c0_x_16_reg_1817        |   64   |
|         c0_x_7_reg_1732         |   64   |
|         c0_x_8_reg_1700         |   64   |
|          c0_x_reg_1654          |   64   |
|         c0_y_12_reg_1573        |   64   |
|         c0_y_13_reg_1637        |   64   |
|         c0_y_14_reg_1584        |   64   |
|         c0_y_15_reg_1812        |   64   |
|         c0_y_16_reg_1823        |   64   |
|         c0_y_7_reg_1738         |   64   |
|         c0_y_8_reg_1706         |   64   |
|          c0_y_reg_1666          |   64   |
|         conv2_i_reg_1531        |   64   |
|         conv_i_reg_1605         |   64   |
|     data_x_addr_10_reg_1866     |    3   |
|     data_x_addr_11_reg_1881     |    3   |
|     data_x_addr_12_reg_1886     |    3   |
|     data_x_addr_13_reg_1901     |    3   |
|     data_x_addr_14_reg_1911     |    3   |
|     data_x_addr_15_reg_1916     |    3   |
|      data_x_addr_9_reg_1861     |    3   |
|       data_x_addr_reg_1481      |    3   |
|     data_y_addr_10_reg_1876     |    3   |
|     data_y_addr_11_reg_1891     |    3   |
|     data_y_addr_12_reg_1896     |    3   |
|     data_y_addr_13_reg_1906     |    3   |
|     data_y_addr_14_reg_1921     |    3   |
|     data_y_addr_15_reg_1926     |    3   |
|      data_y_addr_9_reg_1871     |    3   |
|       data_y_addr_reg_1486      |    3   |
|      data_y_load_7_reg_1937     |   64   |
|       first_iter_0_reg_621      |    1   |
|       icmp_ln128_reg_1420       |    1   |
|       icmp_ln28_2_reg_1770      |    1   |
|     indvar_flatten_reg_1413     |    9   |
|            j_reg_1399           |    4   |
|          mul1_reg_1754          |   64   |
|        or_ln115_reg_1424        |    1   |
|          phi_x_reg_1849         |   64   |
|          phi_y_reg_1855         |   64   |
|             reg_716             |   64   |
|             reg_724             |   64   |
|             reg_732             |   64   |
|             reg_739             |   64   |
|             reg_746             |   64   |
|             reg_752             |   64   |
|             reg_758             |   64   |
|             reg_766             |   64   |
|             reg_774             |   64   |
|             reg_779             |   64   |
|             reg_784             |   64   |
|             reg_790             |   64   |
|             reg_798             |   64   |
|             reg_806             |   64   |
|             reg_813             |   64   |
|             reg_820             |   64   |
|             reg_826             |   64   |
|             reg_833             |   64   |
|             reg_839             |   64   |
|             reg_846             |   64   |
|             reg_852             |   64   |
|             reg_859             |   64   |
|             reg_866             |   64   |
|             reg_871             |   64   |
|      select_ln115_reg_1428      |    4   |
|      select_ln128_reg_1433      |    7   |
|         shl_ln_reg_1774         |    9   |
|          sub4_reg_1795          |   64   |
|          sub6_reg_1801          |   64   |
|           tid_reg_1406          |    7   |
|         tmp_14_reg_1931         |   64   |
|       trunc_ln153_reg_1466      |    6   |
|twiddles8_reversed8_addr_reg_1476|    3   |
|twiddles8_reversed8_load_reg_1536|   32   |
|      work_x_addr_1_reg_1446     |    9   |
|      work_x_addr_2_reg_1547     |    9   |
|      work_x_addr_3_reg_1451     |    9   |
|      work_x_addr_4_reg_1621     |    9   |
|      work_x_addr_5_reg_1501     |    9   |
|      work_x_addr_6_reg_1563     |    9   |
|      work_x_addr_7_reg_1506     |    9   |
|       work_x_addr_reg_1610      |    9   |
|      work_x_load_1_reg_1491     |   64   |
|      work_x_load_3_reg_1496     |   64   |
|      work_y_addr_1_reg_1456     |    9   |
|      work_y_addr_2_reg_1579     |    9   |
|      work_y_addr_3_reg_1461     |    9   |
|      work_y_addr_4_reg_1643     |    9   |
|      work_y_addr_5_reg_1521     |    9   |
|      work_y_addr_6_reg_1595     |    9   |
|      work_y_addr_7_reg_1526     |    9   |
|       work_y_addr_reg_1632      |    9   |
|      work_y_load_1_reg_1511     |   64   |
|      work_y_load_3_reg_1516     |   64   |
|        xor_ln132_reg_1441       |    7   |
|       xor_ln150_2_reg_1712      |   64   |
|       xor_ln150_3_reg_1717      |   64   |
|       xor_ln150_6_reg_1744      |   64   |
|       xor_ln150_7_reg_1749      |   64   |
|       xor_ln150_8_reg_1829      |   64   |
|       xor_ln150_9_reg_1834      |   64   |
|       zext_ln153_reg_1471       |   32   |
+---------------------------------+--------+
|              Total              |  5372  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_139       |  p0  |   8  |   9  |   72   ||    43   |
|        grp_access_fu_139       |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_164       |  p0  |   8  |   9  |   72   ||    43   |
|        grp_access_fu_164       |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_189       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_access_fu_319       |  p0  |   4  |   9  |   36   ||    20   |
|        grp_access_fu_319       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_access_fu_319       |  p2  |   4  |   0  |    0   ||    20   |
|        grp_access_fu_319       |  p4  |   3  |   9  |   27   ||    14   |
|        grp_access_fu_329       |  p0  |   4  |   9  |   36   ||    20   |
|        grp_access_fu_329       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_access_fu_329       |  p2  |   4  |   0  |    0   ||    20   |
|        grp_access_fu_329       |  p4  |   3  |   9  |   27   ||    14   |
|        grp_access_fu_355       |  p0  |   8  |   3  |   24   ||    43   |
|        grp_access_fu_355       |  p1  |   4  |  64  |   256  ||    20   |
|        grp_access_fu_355       |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_355       |  p4  |   3  |   3  |    9   ||    14   |
|        grp_access_fu_365       |  p0  |   8  |   3  |   24   ||    43   |
|        grp_access_fu_365       |  p1  |   4  |  64  |   256  ||    20   |
|        grp_access_fu_365       |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_365       |  p4  |   3  |   3  |    9   ||    14   |
| grp_sin_or_cos_double_s_fu_632 |  p2  |   2  |   1  |    2   |
|           grp_fu_652           |  p0  |  14  |  64  |   896  ||    65   |
|           grp_fu_652           |  p1  |  19  |  64  |  1216  ||    91   |
|           grp_fu_656           |  p0  |  19  |  64  |  1216  ||    91   |
|           grp_fu_656           |  p1  |  14  |  64  |   896  ||    65   |
|           grp_fu_660           |  p0  |  14  |  64  |   896  ||    65   |
|           grp_fu_660           |  p1  |  16  |  64  |  1024  ||    65   |
|           grp_fu_664           |  p0  |  16  |  64  |  1024  ||    65   |
|           grp_fu_664           |  p1  |  15  |  64  |   960  ||    65   |
|           grp_fu_668           |  p0  |   5  |  64  |   320  ||    26   |
|           grp_fu_668           |  p1  |   5  |  64  |   320  ||    26   |
|           grp_fu_672           |  p0  |   5  |  64  |   320  ||    26   |
|           grp_fu_672           |  p1  |   5  |  64  |   320  ||    26   |
|           grp_fu_684           |  p0  |   6  |  64  |   384  ||    31   |
|           grp_fu_684           |  p1  |   4  |  64  |   256  ||    9    |
|           grp_fu_690           |  p0  |   5  |  64  |   320  ||    26   |
|           grp_fu_690           |  p1  |   3  |  64  |   192  ||    9    |
|           grp_fu_695           |  p0  |   5  |  64  |   320  ||    26   |
|           grp_fu_695           |  p1  |   4  |  64  |   256  ||    14   |
|           grp_fu_703           |  p0  |   3  |  64  |   192  ||    14   |
|           grp_fu_703           |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_712           |  p0  |   4  |   6  |   24   ||    20   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  12592 ||  21.124 ||   1381  |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   141  |    3   |  5319  |  10138 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |  1381  |
|  Register |    -   |    -   |  5372  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   141  |   24   |  10691 |  11519 |
+-----------+--------+--------+--------+--------+
