Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot morse_code_tb_behav xil_defaultlib.morse_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'morse_len' [C:/Users/cbrycem/Desktop/Vivado/Lab0/Lab7/Lab7.srcs/sources_1/new/decoder.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(WIDTH=4)
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.translator
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.morse_code
Compiling module xil_defaultlib.morse_code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot morse_code_tb_behav
