// Seed: 201953850
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  wand  id_4
);
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    output wire id_13,
    input wor id_14,
    output wire id_15
);
  assign id_4 = id_11;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_2,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
