# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl" --include "../../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl" --include "H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"carry_lookahead_adder_tb_time_impl.v" \
"../../../../../SOURCE_FILES/carry_lookahead_adder_TB.v" \

# Do not sort compile order
nosort
