OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/sim_ex1/work/@_opt
