
*** Running vivado
    with args -log BD_gpio_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_gpio_wrapper_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_gpio_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.887 ; gain = 60.508 ; free physical = 3622 ; free virtual = 22318
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_gpio_wrapper_0_0
Command: synth_design -top BD_gpio_wrapper_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5301
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.312 ; gain = 376.770 ; free physical = 107 ; free virtual = 16910
Synthesis current peak Physical Memory [PSS] (MB): peak = 876.849; parent = 758.080; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2725.551; parent = 1700.281; children = 1025.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_gpio_wrapper_0_0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/synth/BD_gpio_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gpio_wrapper' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:115]
WARNING: [Synth 8-7071] port 'aux_i' of module 'gpio_top' is unconnected for instance 'gpio' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:45]
WARNING: [Synth 8-7071] port 'clk_pad_i' of module 'gpio_top' is unconnected for instance 'gpio' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:45]
WARNING: [Synth 8-7023] instance 'gpio' of module 'gpio_top' has 17 connections declared, but only 15 given [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:45]
INFO: [Synth 8-6155] done synthesizing module 'gpio_wrapper' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BD_gpio_wrapper_0_0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/synth/BD_gpio_wrapper_0_0.v:53]
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module gpio_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module gpio_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1768.250 ; gain = 447.707 ; free physical = 1460 ; free virtual = 17009
Synthesis current peak Physical Memory [PSS] (MB): peak = 902.227; parent = 784.938; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2793.520; parent = 1768.250; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1786.062 ; gain = 465.520 ; free physical = 1378 ; free virtual = 16952
Synthesis current peak Physical Memory [PSS] (MB): peak = 902.227; parent = 784.938; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2811.332; parent = 1786.062; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1794.066 ; gain = 473.523 ; free physical = 1362 ; free virtual = 16938
Synthesis current peak Physical Memory [PSS] (MB): peak = 902.227; parent = 784.938; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2819.336; parent = 1794.066; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1802.973 ; gain = 482.430 ; free physical = 1308 ; free virtual = 16908
Synthesis current peak Physical Memory [PSS] (MB): peak = 902.227; parent = 784.938; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2828.242; parent = 1802.973; children = 1025.270
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module BD_gpio_wrapper_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1944.230 ; gain = 623.688 ; free physical = 165 ; free virtual = 14477
Synthesis current peak Physical Memory [PSS] (MB): peak = 973.545; parent = 859.982; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2969.500; parent = 1944.230; children = 1025.270
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 1947.199 ; gain = 626.656 ; free physical = 175 ; free virtual = 14486
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.730; parent = 861.168; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2972.469; parent = 1947.199; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 1947.199 ; gain = 626.656 ; free physical = 185 ; free virtual = 14496
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.730; parent = 861.168; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2972.469; parent = 1947.199; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 130 ; free virtual = 14359
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 119 ; free virtual = 14353
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 109 ; free virtual = 14354
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 100 ; free virtual = 14357
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 107 ; free virtual = 14369
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 110 ; free virtual = 14378
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    65|
|3     |LUT3 |    35|
|4     |LUT4 |     4|
|5     |LUT5 |    77|
|6     |LUT6 |    98|
|7     |FDCE |   420|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   700|
|2     |  inst   |gpio_wrapper |   700|
|3     |    gpio |gpio_top     |   700|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 103 ; free virtual = 14379
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.897; parent = 861.335; children = 154.305
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.438; parent = 1950.168; children = 1025.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1950.168 ; gain = 629.625 ; free physical = 109 ; free virtual = 14200
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1950.176 ; gain = 629.625 ; free physical = 123 ; free virtual = 14187
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1960.074 ; gain = 0.000 ; free physical = 1017 ; free virtual = 14787
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.754 ; gain = 0.000 ; free physical = 509 ; free virtual = 14364
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e45fbe4c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2087.754 ; gain = 773.148 ; free physical = 1127 ; free virtual = 15232
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/BD_gpio_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2461.742 ; gain = 373.988 ; free physical = 105 ; free virtual = 10298
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BD_gpio_wrapper_0_0, cache-ID = cfad232fa313061c
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/BD_gpio_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_gpio_wrapper_0_0_utilization_synth.rpt -pb BD_gpio_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 08:45:55 2026...
