Project in association with Western Semiconductor

TileLink bus architecture connecting with a CPU, 2 HW accelerators to a peripheral side with a GPIO
