
---------- Begin Simulation Statistics ----------
final_tick                                14301114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   109329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   428.59                       # Real time elapsed on the host
host_tick_rate                               33367753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      46857540                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014301                       # Number of seconds simulated
sim_ticks                                 14301114000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  27923098                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26258287                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      46857540                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.953408                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.953408                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2514369                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1734524                       # number of floating regfile writes
system.cpu.idleCycles                          132529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               474658                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3961291                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.032517                       # Inst execution rate
system.cpu.iew.exec_refs                     14519118                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4332699                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3235578                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12618659                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4230                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4483114                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            69025564                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10186419                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1100386                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58134530                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11997                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2453232                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 404168                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2470231                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            706                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       241406                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         233252                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75268869                       # num instructions consuming a value
system.cpu.iew.wb_count                      57383957                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580330                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43680801                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.006276                       # insts written-back per cycle
system.cpu.iew.wb_sent                       57728906                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 91496269                       # number of integer regfile reads
system.cpu.int_regfile_writes                47176388                       # number of integer regfile writes
system.cpu.ipc                               1.048869                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.048869                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            646435      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              42301156     71.41%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   82      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48434      0.08%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476721      0.80%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1467      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9075      0.02%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                72594      0.12%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20355      0.03%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              949169      1.60%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5844      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           26302      0.04%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          11865      0.02%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10218727     17.25%     92.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3840547      6.48%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72464      0.12%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         533679      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59234922                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2417027                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4717408                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2262843                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2588544                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      847783                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  358902     42.33%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    151      0.02%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    929      0.11%     42.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114608     13.52%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   36      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 361200     42.61%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10598      1.25%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               611      0.07%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              746      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               57019243                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          143165085                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     55121114                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          88605689                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   69024239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59234922                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1325                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        22167988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             95172                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45353812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28469700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.080630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.224858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10872016     38.19%     38.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3428640     12.04%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3412211     11.99%     62.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3607681     12.67%     74.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2347948      8.25%     83.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1774485      6.23%     89.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1886102      6.62%     95.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              546948      1.92%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              593669      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28469700                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.070990                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            854041                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           304718                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12618659                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4483114                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24603440                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         28602229                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       148001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            897                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8971316                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7379515                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            403752                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4528166                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4514491                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.698001                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  667166                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10604                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1761                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        22161672                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            402711                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     25520401                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.836082                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.306994                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10064335     39.44%     39.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4976187     19.50%     58.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3686155     14.44%     73.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2384081      9.34%     82.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          700041      2.74%     85.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1339599      5.25%     90.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          415959      1.63%     92.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          269465      1.06%     93.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1684579      6.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     25520401                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857540                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163322                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564579      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027620     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857540                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1684579                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     11123066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11123066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11123066                       # number of overall hits
system.cpu.dcache.overall_hits::total        11123066                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       127861                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         127861                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       127861                       # number of overall misses
system.cpu.dcache.overall_misses::total        127861                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6056694496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6056694496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6056694496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6056694496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11250927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11250927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11250927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11250927                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47369.365921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47369.365921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47369.365921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47369.365921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29990                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.252551                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.720000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54625                       # number of writebacks
system.cpu.dcache.writebacks::total             54625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3672730496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3672730496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3672730496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3672730496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51050.560805                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51050.560805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51050.560805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51050.560805                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71431                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7060578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7060578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        89924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3339313500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3339313500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7150502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7150502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37134.841644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37134.841644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    993648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    993648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29212.912330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29212.912330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2717380996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2717380996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71628.779187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71628.779187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2679082496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2679082496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70634.145271                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70634.145271                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.810896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11195009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.609427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.810896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22573797                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22573797                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3728711                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13862872                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   7978777                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2495172                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 404168                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4165817                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1860                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               76054213                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8817                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10184985                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4332710                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3656                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16706                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3834929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47821769                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8971316                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5192261                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24222333                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  811960                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  809                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5616                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3615971                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 57942                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28469700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.821223                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.422550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 15043534     52.84%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   434342      1.53%     54.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1607908      5.65%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1248016      4.38%     64.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   692752      2.43%     66.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   819912      2.88%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1245457      4.37%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   440378      1.55%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6937401     24.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28469700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.313658                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.671960                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3612724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3612724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3612724                       # number of overall hits
system.cpu.icache.overall_hits::total         3612724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3247                       # number of overall misses
system.cpu.icache.overall_misses::total          3247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198023500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198023500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198023500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198023500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3615971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3615971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3615971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3615971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000898                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000898                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000898                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000898                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60986.603018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60986.603018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60986.603018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60986.603018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2058                       # number of writebacks
system.cpu.icache.writebacks::total              2058                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          678                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          678                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          678                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          678                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158288500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158288500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61614.830673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61614.830673                       # average overall mshr miss latency
system.cpu.icache.replacements                   2058                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3612724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3612724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3615971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3615971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60986.603018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60986.603018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          678                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          678                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61614.830673                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.778306                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3615293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1407.276372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.778306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987848                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987848                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7234511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7234511                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3616871                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1222                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3032221                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3985168                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 7717                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 706                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 382694                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14301114000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 404168                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4810933                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5997335                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13400                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9184231                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8059633                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               73551977                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10799                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2229327                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2704049                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3126819                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              64                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            94982663                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   202698690                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                118416578                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2696409                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631521                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 31351096                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     742                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11989002                       # count of insts added to the skid buffer
system.cpu.rob.reads                         92842502                       # The number of ROB reads
system.cpu.rob.writes                       140991489                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857540                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26353                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26814                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 461                       # number of overall hits
system.l2.overall_hits::.cpu.data               26353                       # number of overall hits
system.l2.overall_hits::total                   26814                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45590                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47696                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2106                       # number of overall misses
system.l2.overall_misses::.cpu.data             45590                       # number of overall misses
system.l2.overall_misses::total                 47696                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3284233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3433658500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3284233500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3433658500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.633696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.640129                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.633696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.640129                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70952.041785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72038.462382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71990.491865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70952.041785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72038.462382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71990.491865                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28936                       # number of writebacks
system.l2.writebacks::total                     28936                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47696                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127902250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2818023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2945925750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127902250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2818023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2945925750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.633696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.640129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.633696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.640129                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61812.316297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61764.629109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61812.316297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61764.629109                       # average overall mshr miss latency
system.l2.replacements                          39961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2055                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2055                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1474                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2606277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2606277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71491.030283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71491.030283                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2233225750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2233225750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61258.112519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61258.112519                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70952.041785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70952.041785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127902250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127902250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60732.312441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.268544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74223.396102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74223.396102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584797750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584797750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.268544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64024.277425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64024.277425                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7982.322948                       # Cycle average of tags in use
system.l2.tags.total_refs                      147974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48153                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.072996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.514303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       164.594879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7753.213767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974405                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1231945                       # Number of tag accesses
system.l2.tags.data_accesses                  1231945                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002497788750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125850                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28936                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47696                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28936                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.530328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.090906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.985797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1787     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.50%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.426791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1724     95.94%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.33%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.17%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.50%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3052544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    213.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14286986000                       # Total gap between requests
system.mem_ctrls.avgGap                     186436.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2917376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1849856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9424720.339967921376                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 203996415.943541169167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 129350482.766587272286                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45590                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28936                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58403000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1313609500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 334795854750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27731.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28813.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11570218.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2917760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3052544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45590                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47696                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9424720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    204023267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        213447987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9424720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9424720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    129493688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       129493688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    129493688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9424720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    204023267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342941676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47690                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28904                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               477825000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1372012500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10019.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28769.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40045                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26258                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   476.340103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   266.803821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.889632                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3317     32.23%     32.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1552     15.08%     47.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          680      6.61%     53.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          399      3.88%     57.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          300      2.92%     60.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          278      2.70%     63.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          355      3.45%     66.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          325      3.16%     70.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3085     29.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3052160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1849856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              213.421136                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              129.350483                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40540920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21548010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178714200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77464800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2330174820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3529375680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    7306297470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.890094                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9135118000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    477360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4688636000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32936820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17506335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161792400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73414080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1703345820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4057231680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7174706175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.688622                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10518222250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    477360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3305531750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36456                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4904448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4904448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4904448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47696                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47696    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47696                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50626750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59620000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             36582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37930                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37930                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2569                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7194                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                222511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8100352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8396352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39963                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1852032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114473                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 113543     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    930      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114473                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14301114000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          130683500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3854498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         107914500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
