<dec f='tvm/src/tir/transforms/storage_access.h' l='74' type='bool'/>
<offset>640</offset>
<doc f='tvm/src/tir/transforms/storage_access.h' l='73'>/*! \brief Whether the access is double buffer write */</doc>
<use f='tvm/src/tir/transforms/storage_access.cc' l='118' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='172' u='w' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='238' u='r' c='_ZN3tvm3tir17ThreadSyncPlanner12FindConflictERKNS0_20StorageAccessVisitor11AccessEntryES5_b'/>
