The Verilog language has a dual function â€“ one fulfilling the need for a design description and the other fulfilling the need for verifying the design for functionality and
timing constraints like propagation delay, critical path delay, slack, setup, and hold times [Smith DJ, Wai-Kai].

