`timescale 1ns / 1ps

module down_counter(
    input clk,
    input reset,
    input enable,
    output reg [3:0] count
);
    always @(posedge clk, posedge reset) begin
        if(reset)begin
            count <= 0;
        end else if(enable)begin
            count <= count-1;
        end
    end
endmodule
