//
// File created by:  irun
// Do not modify this file
//
-assert
-sv
-DEFINE
NONE
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/tests
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl
-DEFINE
UART_ABV_ON
-DEFINE
LITLE_ENDIAN
-DEFINE
DYNAMIC_SIM
-INCDIR
/stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d/src
-DEFINE
USE_PARAMETERIZED_WRAPPER
