
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v' to AST representation.
Generating RTLIL representation for module `\spmv'.
Generating RTLIL representation for module `\fetcher'.
Generating RTLIL representation for module `\bvb'.
Generating RTLIL representation for module `\Big_Channel'.
Generating RTLIL representation for module `\Channel_Accumulator'.
Generating RTLIL representation for module `\Channel'.
Generating RTLIL representation for module `\Accumulator'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\dpram'.
Generating RTLIL representation for module `\spram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: spram               
root of   0 design levels: dpram               
root of   1 design levels: generic_fifo_sc_a   
root of   2 design levels: Accumulator         
root of   2 design levels: Channel             
root of   3 design levels: Channel_Accumulator 
root of   4 design levels: Big_Channel         
root of   2 design levels: bvb                 
root of   2 design levels: fetcher             
root of   5 design levels: spmv                
Automatically selected spmv as design top module.

2.2. Analyzing design hierarchy..
Top module:  \spmv
Used module:     \Big_Channel
Used module:         \Channel_Accumulator
Used module:             \Accumulator
Used module:                 \generic_fifo_sc_a
Used module:                     \dpram
Used module:             \Channel
Used module:     \bvb
Used module:         \spram
Used module:     \fetcher
Parameter \AWIDTH = 8
Parameter \NUM_WORDS = 128
Parameter \DWIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \AWIDTH = 8
Parameter \NUM_WORDS = 128
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Parameter \dw = 8
Parameter \aw = 3

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Generating RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101110010011011110111011101011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101110010011011110111011101011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101100011011011110110110001011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101100011011011110110110001011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Parameter \INIT = 360'001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110110110101100001011101000101111101110110011000010110110000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 360'001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110110110101100001011101000101111101110110011000010110110000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \INIT = 360'001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110111011001100101011000110101111101110110011000010110110000101110011101000111100001110100
Parameter \AWIDTH = 8
Parameter \NUM_WORDS = 128
Parameter \DWIDTH = 8

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 360'001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110111011001100101011000110101111101110110011000010110110000101110011101000111100001110100
Parameter \AWIDTH = 8
Parameter \NUM_WORDS = 128
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 8

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 8
Generating RTLIL representation for module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.
Parameter \dw = 16
Parameter \aw = 3

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_fifo_sc_a'.
Parameter \dw = 16
Parameter \aw = 3
Generating RTLIL representation for module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 16
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.

2.11. Analyzing design hierarchy..
Top module:  \spmv
Used module:     \Big_Channel
Used module:         \Channel_Accumulator
Used module:             \Accumulator
Used module:                 $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a
Used module:                     \dpram
Used module:                 $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a
Used module:             \Channel
Used module:     \bvb
Used module:         $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram
Used module:     \fetcher
Used module:         $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram
Used module:         $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram
Used module:         $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram
Used module:     $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram
Parameter \DWIDTH = 8
Parameter \AWIDTH = 3

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 3
Generating RTLIL representation for module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Parameter \DWIDTH = 16
Parameter \AWIDTH = 3

2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DWIDTH = 16
Parameter \AWIDTH = 3
Generating RTLIL representation for module `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram'.

2.14. Analyzing design hierarchy..
Top module:  \spmv
Used module:     \Big_Channel
Used module:         \Channel_Accumulator
Used module:             \Accumulator
Used module:                 $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a
Used module:                     $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram
Used module:                 $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a
Used module:                     $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram
Used module:             \Channel
Used module:     \bvb
Used module:         $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram
Used module:     \fetcher
Used module:         $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram
Used module:         $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram
Used module:         $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram
Used module:     $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram

2.15. Analyzing design hierarchy..
Top module:  \spmv
Used module:     \Big_Channel
Used module:         \Channel_Accumulator
Used module:             \Accumulator
Used module:                 $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a
Used module:                     $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram
Used module:                 $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a
Used module:                     $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram
Used module:             \Channel
Used module:     \bvb
Used module:         $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram
Used module:     \fetcher
Used module:         $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram
Used module:         $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram
Used module:         $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram
Used module:     $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram
Removing unused module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.
Removing unused module `\spram'.
Removing unused module `\dpram'.
Removing unused module `\generic_fifo_sc_a'.
Removed 4 unused modules.
Warning: Resizing cell port $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.u0.wren_a from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.u0.wren_a from 32 bits to 1 bits.
Warning: Resizing cell port Accumulator.fifo_addr_out.clr from 32 bits to 1 bits.
Warning: Resizing cell port Accumulator.fifo_data_out.clr from 32 bits to 1 bits.
Warning: Resizing cell port Channel.fifo_mult.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.fifo_bvb_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port bvb.vector_ram.wren from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.row_id_rom.din from 32 bits to 8 bits.
Warning: Resizing cell port fetcher.row_id_rom.wren from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.col_id_rom.din from 32 bits to 8 bits.
Warning: Resizing cell port fetcher.col_id_rom.wren from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.mat_val_rom.din from 32 bits to 8 bits.
Warning: Resizing cell port fetcher.mat_val_rom.wren from 32 bits to 1 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318 in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309 in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300 in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291 in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$287 in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$280 in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$278 in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269 in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367 in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359 in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$354 in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$347 in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$345 in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385 in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377 in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222 in module Accumulator.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205 in module Channel.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185 in module bvb.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127 in module fetcher.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15 in module spmv.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1 in module spmv.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 29 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$287'.
Found async reset \rst in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$280'.
Found async reset \rst in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$278'.
Found async reset \rst in `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$354'.
Found async reset \rst in `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$347'.
Found async reset \rst in `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$345'.
Found async reset \rst in `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
Found async reset \rst in `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
Found async reset \rst in `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
Found async reset \rst in `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
Found async reset \rst in `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$317_EN[7:0]$324
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$317_DATA[7:0]$323
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$317_ADDR[7:0]$322
     4/4: $0\dout[7:0]
Creating decoders for process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$308_EN[7:0]$315
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$308_DATA[7:0]$314
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$308_ADDR[13:0]$313
     4/4: $0\dout[7:0]
Creating decoders for process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$299_EN[7:0]$306
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$299_DATA[7:0]$305
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$299_ADDR[13:0]$304
     4/4: $0\dout[7:0]
Creating decoders for process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$290_EN[7:0]$297
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$290_DATA[7:0]$296
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$290_ADDR[13:0]$295
     4/4: $0\dout[7:0]
Creating decoders for process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$287'.
     1/1: $0\gb[0:0]
Creating decoders for process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$280'.
     1/1: $0\rp[2:0]
Creating decoders for process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$278'.
     1/1: $0\wp[2:0]
Creating decoders for process `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$268_EN[15:0]$275
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$268_DATA[15:0]$274
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$268_ADDR[7:0]$273
     4/4: $0\dout[15:0]
Creating decoders for process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$358_EN[7:0]$373
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$358_DATA[7:0]$372
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$358_ADDR[2:0]$371
     4/4: $0\out_b[7:0]
Creating decoders for process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$357_EN[7:0]$365
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$357_DATA[7:0]$364
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$357_ADDR[2:0]$363
     4/4: $0\out_a[7:0]
Creating decoders for process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$354'.
     1/1: $0\gb[0:0]
Creating decoders for process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$347'.
     1/1: $0\rp[2:0]
Creating decoders for process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$345'.
     1/1: $0\wp[2:0]
Creating decoders for process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$376_EN[15:0]$391
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$376_DATA[15:0]$390
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$376_ADDR[2:0]$389
     4/4: $0\out_b[15:0]
Creating decoders for process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$375_EN[15:0]$383
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$375_DATA[15:0]$382
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$375_ADDR[2:0]$381
     4/4: $0\out_a[15:0]
Creating decoders for process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
     1/10: $0\wr_addr_delay[7:0]
     2/10: $0\wr_data_delay[15:0]
     3/10: $0\mult_rd_en_reg[0:0]
     4/10: $0\row_id_rd_en_reg[0:0]
     5/10: $0\first_read[0:0]
     6/10: $0\last[0:0]
     7/10: $0\done[0:0]
     8/10: $0\wr_en[0:0]
     9/10: $0\wr_addr[7:0]
    10/10: $0\wr_data[15:0]
Creating decoders for process `\Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
     1/2: $0\mult_wr_en[0:0]
     2/2: $0\mult[15:0]
Creating decoders for process `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
     1/5: $0\id_rd_en_local_reg[0:0]
     2/5: $0\rd_addr[7:0]
     3/5: $0\val_wr_en[31:0]
     4/5: $0\counter_delay[4:0]
     5/5: $0\counter[4:0]
Creating decoders for process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
     1/10: $0\row_id_wr_en[31:0]
     2/10: $0\col_id_wr_en[31:0]
     3/10: $0\mat_val_wr_en[31:0]
     4/10: $0\row_id_lane[4:0]
     5/10: $0\col_id_lane[4:0]
     6/10: $0\mat_val_lane[4:0]
     7/10: $0\row_id_addr[13:0]
     8/10: $0\col_id_addr[13:0]
     9/10: $0\mat_val_addr[13:0]
    10/10: $0\counter[14:0]
Creating decoders for process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
     1/7: $0\counter_store[4:0]
     2/7: $0\counter_delay[4:0]
     3/7: $0\counter[4:0]
     4/7: $0\last[0:0]
     5/7: $0\done_all[0:0]
     6/7: $0\wr_en[0:0]
     7/7: $0\done_reg[0:0]
Creating decoders for process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1'.
     1/2: $0\all_empty[0:0]
     2/2: $0\start[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.\dout' using process `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$317_ADDR' using process `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$317_DATA' using process `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$317_EN' using process `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.\dout' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$308_ADDR' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$308_DATA' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$308_EN' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.\dout' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$299_ADDR' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$299_DATA' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$299_EN' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.\dout' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$290_ADDR' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$290_DATA' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$290_EN' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.\gb' using process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$287'.
  created $adff cell `$procdff$711' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.\rp' using process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$280'.
  created $adff cell `$procdff$712' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.\wp' using process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$278'.
  created $adff cell `$procdff$713' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.\dout' using process `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$268_ADDR' using process `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$268_DATA' using process `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3700$268_EN' using process `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.\out_b' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$358_ADDR' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$358_DATA' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$358_EN' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.\out_a' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$357_ADDR' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$357_DATA' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$357_EN' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.\gb' using process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$354'.
  created $adff cell `$procdff$726' with positive edge clock and positive level reset.
Creating register for signal `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.\rp' using process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$347'.
  created $adff cell `$procdff$727' with positive edge clock and positive level reset.
Creating register for signal `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.\wp' using process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$345'.
  created $adff cell `$procdff$728' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.\out_b' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$376_ADDR' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$376_DATA' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3651$376_EN' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.\out_a' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$375_ADDR' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$375_DATA' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3642$375_EN' using process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\Accumulator.\wr_data' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $adff cell `$procdff$737' with positive edge clock and positive level reset.
Creating register for signal `\Accumulator.\wr_addr' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\Accumulator.\wr_en' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $adff cell `$procdff$741' with positive edge clock and positive level reset.
Creating register for signal `\Accumulator.\done' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $adff cell `$procdff$742' with positive edge clock and positive level reset.
Creating register for signal `\Accumulator.\last' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\Accumulator.\first_read' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $adff cell `$procdff$746' with positive edge clock and positive level reset.
Creating register for signal `\Accumulator.\row_id_rd_en_reg' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\Accumulator.\mult_rd_en_reg' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\Accumulator.\wr_data_delay' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\Accumulator.\wr_addr_delay' using process `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\Channel.\mult' using process `\Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\Channel.\mult_wr_en' using process `\Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\Channel.\vec_val_rd_en_reg' using process `\Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\Channel.\mat_val_rd_en_reg' using process `\Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\bvb.\counter' using process `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
  created $adff cell `$procdff$763' with positive edge clock and positive level reset.
Creating register for signal `\bvb.\counter_delay' using process `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
  created $adff cell `$procdff$764' with positive edge clock and positive level reset.
Creating register for signal `\bvb.\val_wr_en' using process `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\bvb.\rd_addr' using process `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\bvb.\id_rd_en_local_reg' using process `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\fetcher.\counter' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$774' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\mat_val_addr' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$775' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\col_id_addr' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$776' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\row_id_addr' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$777' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\mat_val_lane' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$778' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\col_id_lane' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$779' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\row_id_lane' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$780' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\mat_val_wr_en' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$781' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\col_id_wr_en' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$782' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\row_id_wr_en' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
  created $adff cell `$procdff$783' with positive edge clock and positive level reset.
Creating register for signal `\spmv.\done_reg' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\spmv.\wr_en' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\spmv.\done_all' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\spmv.\last' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $adff cell `$procdff$793' with positive edge clock and positive level reset.
Creating register for signal `\spmv.\counter' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $adff cell `$procdff$794' with positive edge clock and positive level reset.
Creating register for signal `\spmv.\counter_delay' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $adff cell `$procdff$795' with positive edge clock and positive level reset.
Creating register for signal `\spmv.\counter_store' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\spmv.\all_empty' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1'.
  created $adff cell `$procdff$799' with positive edge clock and positive level reset.
Creating register for signal `\spmv.\start' using process `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1'.
  created $adff cell `$procdff$800' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
Removing empty process `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$318'.
Found and cleaned up 1 empty switch in `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
Removing empty process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$309'.
Found and cleaned up 1 empty switch in `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
Removing empty process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$300'.
Found and cleaned up 1 empty switch in `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
Removing empty process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$291'.
Found and cleaned up 3 empty switches in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$287'.
Removing empty process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$287'.
Found and cleaned up 2 empty switches in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$280'.
Removing empty process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$280'.
Found and cleaned up 2 empty switches in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$278'.
Removing empty process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$278'.
Found and cleaned up 1 empty switch in `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
Removing empty process `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3698$269'.
Found and cleaned up 1 empty switch in `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
Removing empty process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$367'.
Found and cleaned up 1 empty switch in `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
Removing empty process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$359'.
Found and cleaned up 3 empty switches in `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$354'.
Removing empty process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3597$354'.
Found and cleaned up 2 empty switches in `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$347'.
Removing empty process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3579$347'.
Found and cleaned up 2 empty switches in `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$345'.
Removing empty process `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3570$345'.
Found and cleaned up 1 empty switch in `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
Removing empty process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3649$385'.
Found and cleaned up 1 empty switch in `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
Removing empty process `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3640$377'.
Found and cleaned up 5 empty switches in `\Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
Removing empty process `Accumulator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3333$222'.
Found and cleaned up 1 empty switch in `\Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
Removing empty process `Channel.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3243$205'.
Found and cleaned up 1 empty switch in `\bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
Removing empty process `bvb.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2411$185'.
Found and cleaned up 4 empty switches in `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
Removing empty process `fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1823$127'.
Found and cleaned up 4 empty switches in `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
Removing empty process `spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:147$15'.
Found and cleaned up 1 empty switch in `\spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1'.
Removing empty process `spmv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:121$1'.
Cleaned up 39 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Optimizing module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Optimizing module Accumulator.
<suppressed ~5 debug messages>
Optimizing module Channel.
Optimizing module Channel_Accumulator.
Optimizing module Big_Channel.
Optimizing module bvb.
Optimizing module fetcher.
<suppressed ~20 debug messages>
Optimizing module spmv.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Optimizing module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Optimizing module Accumulator.
Optimizing module Channel.
Optimizing module Channel_Accumulator.
Optimizing module Big_Channel.
Optimizing module bvb.
<suppressed ~2 debug messages>
Optimizing module fetcher.
<suppressed ~3 debug messages>
Optimizing module spmv.
<suppressed ~5 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram'.
Finding identical cells in module `\Accumulator'.
<suppressed ~18 debug messages>
Finding identical cells in module `\Channel'.
<suppressed ~21 debug messages>
Finding identical cells in module `\Channel_Accumulator'.
Finding identical cells in module `\Big_Channel'.
Finding identical cells in module `\bvb'.
Finding identical cells in module `\fetcher'.
Finding identical cells in module `\spmv'.
Removed a total of 15 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$546: \first_read -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \Channel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Channel_Accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Big_Channel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bvb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spmv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
    Consolidated identical input bits for $mux cell $procmux$394:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$394_Y
      New ports: A=1'0, B=1'1, Y=$procmux$394_Y [0]
      New connections: $procmux$394_Y [7:1] = { $procmux$394_Y [0] $procmux$394_Y [0] $procmux$394_Y [0] $procmux$394_Y [0] $procmux$394_Y [0] $procmux$394_Y [0] $procmux$394_Y [0] }
  Optimizing cells in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
    Consolidated identical input bits for $mux cell $procmux$406:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$406_Y
      New ports: A=1'0, B=1'1, Y=$procmux$406_Y [0]
      New connections: $procmux$406_Y [7:1] = { $procmux$406_Y [0] $procmux$406_Y [0] $procmux$406_Y [0] $procmux$406_Y [0] $procmux$406_Y [0] $procmux$406_Y [0] $procmux$406_Y [0] }
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
    Consolidated identical input bits for $mux cell $procmux$418:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$418_Y
      New ports: A=1'0, B=1'1, Y=$procmux$418_Y [0]
      New connections: $procmux$418_Y [7:1] = { $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] }
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
    Consolidated identical input bits for $mux cell $procmux$430:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$430_Y
      New ports: A=1'0, B=1'1, Y=$procmux$430_Y [0]
      New connections: $procmux$430_Y [7:1] = { $procmux$430_Y [0] $procmux$430_Y [0] $procmux$430_Y [0] $procmux$430_Y [0] $procmux$430_Y [0] $procmux$430_Y [0] $procmux$430_Y [0] }
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
    Consolidated identical input bits for $mux cell $procmux$460:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$460_Y
      New ports: A=1'0, B=1'1, Y=$procmux$460_Y [0]
      New connections: $procmux$460_Y [15:1] = { $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] $procmux$460_Y [0] }
  Optimizing cells in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
    Consolidated identical input bits for $mux cell $procmux$484:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$484_Y
      New ports: A=1'0, B=1'1, Y=$procmux$484_Y [0]
      New connections: $procmux$484_Y [7:1] = { $procmux$484_Y [0] $procmux$484_Y [0] $procmux$484_Y [0] $procmux$484_Y [0] $procmux$484_Y [0] $procmux$484_Y [0] $procmux$484_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$472:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$472_Y
      New ports: A=1'0, B=1'1, Y=$procmux$472_Y [0]
      New connections: $procmux$472_Y [7:1] = { $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] }
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
  Optimizing cells in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
    Consolidated identical input bits for $mux cell $procmux$526:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$526_Y
      New ports: A=1'0, B=1'1, Y=$procmux$526_Y [0]
      New connections: $procmux$526_Y [15:1] = { $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$514:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$514_Y
      New ports: A=1'0, B=1'1, Y=$procmux$514_Y [0]
      New connections: $procmux$514_Y [15:1] = { $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] $procmux$514_Y [0] }
  Optimizing cells in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
  Optimizing cells in module \Accumulator.
    New ctrl vector for $mux cell $procmux$546: { }
  Optimizing cells in module \Accumulator.
  Optimizing cells in module \Channel.
  Optimizing cells in module \Channel_Accumulator.
  Optimizing cells in module \Big_Channel.
  Optimizing cells in module \bvb.
  Optimizing cells in module \fetcher.
  Optimizing cells in module \spmv.
Performed a total of 10 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram'.
Finding identical cells in module `\Accumulator'.
Finding identical cells in module `\Channel'.
Finding identical cells in module `\Channel_Accumulator'.
Finding identical cells in module `\Big_Channel'.
Finding identical cells in module `\bvb'.
Finding identical cells in module `\fetcher'.
Finding identical cells in module `\spmv'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$695 ($dff) from module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3703$325_DATA, Q = \dout).
Adding EN signal on $procdff$699 ($dff) from module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3703$316_DATA, Q = \dout).
Adding EN signal on $procdff$703 ($dff) from module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3703$307_DATA, Q = \dout).
Adding EN signal on $procdff$707 ($dff) from module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3703$298_DATA, Q = \dout).
Adding EN signal on $procdff$713 ($adff) from module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a (D = $procmux$457_Y, Q = \wp).
Adding EN signal on $procdff$711 ($adff) from module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a (D = $procmux$447_Y, Q = \gb).
Adding EN signal on $procdff$712 ($adff) from module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a (D = $procmux$452_Y, Q = \rp).
Adding EN signal on $procdff$714 ($dff) from module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3703$276_DATA, Q = \dout).
Adding EN signal on $procdff$718 ($dff) from module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3654$374_DATA, Q = \out_b).
Adding EN signal on $procdff$722 ($dff) from module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3645$366_DATA, Q = \out_a).
Adding EN signal on $procdff$728 ($adff) from module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a (D = $procmux$511_Y, Q = \wp).
Adding EN signal on $procdff$726 ($adff) from module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a (D = $procmux$501_Y, Q = \gb).
Adding EN signal on $procdff$727 ($adff) from module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a (D = $procmux$506_Y, Q = \rp).
Adding EN signal on $procdff$729 ($dff) from module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3654$392_DATA, Q = \out_b).
Adding EN signal on $procdff$733 ($dff) from module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3645$384_DATA, Q = \out_a).
Adding EN signal on $procdff$755 ($dff) from module Accumulator (D = \wr_data, Q = \wr_data_delay).
Adding EN signal on $procdff$752 ($dff) from module Accumulator (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3331$221_Y, Q = \mult_rd_en_reg).
Adding EN signal on $procdff$758 ($dff) from module Accumulator (D = \wr_addr, Q = \wr_addr_delay).
Adding EN signal on $procdff$749 ($dff) from module Accumulator (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3331$221_Y, Q = \row_id_rd_en_reg).
Adding EN signal on $procdff$737 ($adff) from module Accumulator (D = $procmux$590_Y, Q = \wr_data).
Adding EN signal on $procdff$740 ($dff) from module Accumulator (D = $procmux$584_Y, Q = \wr_addr).
Adding EN signal on $procdff$741 ($adff) from module Accumulator (D = $procmux$570_Y, Q = \wr_en).
Adding EN signal on $procdff$742 ($adff) from module Accumulator (D = 1'1, Q = \done).
Adding EN signal on $procdff$745 ($dff) from module Accumulator (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3341$223_Y, Q = \last).
Adding EN signal on $procdff$746 ($adff) from module Accumulator (D = 1'1, Q = \first_read).
Adding EN signal on $procdff$759 ($dff) from module Channel (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:3248$207_Y, Q = \mult).
Adding EN signal on $procdff$773 ($dff) from module bvb (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2408$183_Y, Q = \id_rd_en_local_reg).
Adding EN signal on $procdff$763 ($adff) from module bvb (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2417$186_Y [4:0], Q = \counter).
Adding EN signal on $procdff$764 ($adff) from module bvb (D = \counter, Q = \counter_delay).
Adding EN signal on $procdff$767 ($dff) from module bvb (D = $shl$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2420$187_Y, Q = \val_wr_en).
Adding EN signal on $procdff$770 ($dff) from module bvb (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:2421$189_Y [7:0], Q = \rd_addr).
Adding EN signal on $procdff$774 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1846$134_Y [14:0], Q = \counter).
Adding EN signal on $procdff$775 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1845$133_Y [13:0], Q = \mat_val_addr).
Adding EN signal on $procdff$776 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1853$139_Y [13:0], Q = \col_id_addr).
Adding EN signal on $procdff$777 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1860$144_Y [13:0], Q = \row_id_addr).
Adding EN signal on $procdff$778 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1844$132_Y [4:0], Q = \mat_val_lane).
Adding EN signal on $procdff$779 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1852$138_Y [4:0], Q = \col_id_lane).
Adding EN signal on $procdff$780 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:1859$143_Y [4:0], Q = \row_id_lane).
Adding EN signal on $procdff$781 ($adff) from module fetcher (D = $procmux$628_Y, Q = \mat_val_wr_en).
Adding EN signal on $procdff$782 ($adff) from module fetcher (D = $procmux$623_Y, Q = \col_id_wr_en).
Adding EN signal on $procdff$783 ($adff) from module fetcher (D = $procmux$618_Y, Q = \row_id_wr_en).
Adding EN signal on $procdff$800 ($adff) from module spmv (D = 1'1, Q = \start).
Adding EN signal on $procdff$786 ($dff) from module spmv (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:168$20_Y, Q = \done_reg).
Adding EN signal on $procdff$789 ($dff) from module spmv (D = $procmux$682_Y, Q = \wr_en).
Adding EN signal on $procdff$792 ($dff) from module spmv (D = $reduce_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:154$16_Y, Q = \done_all).
Adding EN signal on $procdff$793 ($adff) from module spmv (D = 1'1, Q = \last).
Adding EN signal on $procdff$794 ($adff) from module spmv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v:155$17_Y [4:0], Q = \counter).
Adding EN signal on $procdff$795 ($adff) from module spmv (D = \counter, Q = \counter_delay).
Adding EN signal on $procdff$798 ($dff) from module spmv (D = \counter_delay, Q = \counter_store).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
Finding unused cells or wires in module \Accumulator..
Finding unused cells or wires in module \Channel..
Finding unused cells or wires in module \Channel_Accumulator..
Finding unused cells or wires in module \Big_Channel..
Finding unused cells or wires in module \bvb..
Finding unused cells or wires in module \fetcher..
Finding unused cells or wires in module \spmv..
Removed 103 unused cells and 506 unused wires.
<suppressed ~122 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Optimizing module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
<suppressed ~3 debug messages>
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
<suppressed ~3 debug messages>
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Optimizing module Accumulator.
Optimizing module Big_Channel.
Optimizing module Channel.
<suppressed ~1 debug messages>
Optimizing module Channel_Accumulator.
Optimizing module bvb.
Optimizing module fetcher.
Optimizing module spmv.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Big_Channel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Channel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Channel_Accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bvb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spmv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
  Optimizing cells in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
  Optimizing cells in module \Accumulator.
  Optimizing cells in module \Big_Channel.
  Optimizing cells in module \Channel.
  Optimizing cells in module \Channel_Accumulator.
  Optimizing cells in module \bvb.
  Optimizing cells in module \fetcher.
  Optimizing cells in module \spmv.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram'.
Finding identical cells in module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram'.
Finding identical cells in module `\Accumulator'.
<suppressed ~30 debug messages>
Finding identical cells in module `\Big_Channel'.
Finding identical cells in module `\Channel'.
Finding identical cells in module `\Channel_Accumulator'.
Finding identical cells in module `\bvb'.
<suppressed ~12 debug messages>
Finding identical cells in module `\fetcher'.
<suppressed ~42 debug messages>
Finding identical cells in module `\spmv'.
<suppressed ~12 debug messages>
Removed a total of 32 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
Finding unused cells or wires in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
Finding unused cells or wires in module \Accumulator..
Finding unused cells or wires in module \Big_Channel..
Finding unused cells or wires in module \Channel..
Finding unused cells or wires in module \Channel_Accumulator..
Finding unused cells or wires in module \bvb..
Finding unused cells or wires in module \fetcher..
Finding unused cells or wires in module \spmv..
Removed 0 unused cells and 32 unused wires.
<suppressed ~5 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Optimizing module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Optimizing module Accumulator.
<suppressed ~1 debug messages>
Optimizing module Big_Channel.
Optimizing module Channel.
Optimizing module Channel_Accumulator.
Optimizing module bvb.
Optimizing module fetcher.
Optimizing module spmv.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Big_Channel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Channel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Channel_Accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bvb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spmv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
  Optimizing cells in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
  Optimizing cells in module \Accumulator.
  Optimizing cells in module \Big_Channel.
  Optimizing cells in module \Channel.
  Optimizing cells in module \Channel_Accumulator.
  Optimizing cells in module \bvb.
  Optimizing cells in module \fetcher.
  Optimizing cells in module \spmv.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram'.
Finding identical cells in module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram'.
Finding identical cells in module `\Accumulator'.
Finding identical cells in module `\Big_Channel'.
Finding identical cells in module `\Channel'.
Finding identical cells in module `\Channel_Accumulator'.
Finding identical cells in module `\bvb'.
Finding identical cells in module `\fetcher'.
Finding identical cells in module `\spmv'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
Finding unused cells or wires in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
Finding unused cells or wires in module \Accumulator..
Finding unused cells or wires in module \Big_Channel..
Finding unused cells or wires in module \Channel..
Finding unused cells or wires in module \Channel_Accumulator..
Finding unused cells or wires in module \bvb..
Finding unused cells or wires in module \fetcher..
Finding unused cells or wires in module \spmv..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Optimizing module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Optimizing module Accumulator.
Optimizing module Big_Channel.
Optimizing module Channel.
Optimizing module Channel_Accumulator.
Optimizing module bvb.
Optimizing module fetcher.
Optimizing module spmv.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Big_Channel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Channel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Channel_Accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bvb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spmv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
  Optimizing cells in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
  Optimizing cells in module \Accumulator.
  Optimizing cells in module \Big_Channel.
  Optimizing cells in module \Channel.
  Optimizing cells in module \Channel_Accumulator.
  Optimizing cells in module \bvb.
  Optimizing cells in module \fetcher.
  Optimizing cells in module \spmv.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram'.
Finding identical cells in module `$paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram'.
Finding identical cells in module `\Accumulator'.
Finding identical cells in module `\Big_Channel'.
Finding identical cells in module `\Channel'.
Finding identical cells in module `\Channel_Accumulator'.
Finding identical cells in module `\bvb'.
Finding identical cells in module `\fetcher'.
Finding identical cells in module `\spmv'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram..
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram..
Finding unused cells or wires in module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram..
Finding unused cells or wires in module \Accumulator..
Finding unused cells or wires in module \Big_Channel..
Finding unused cells or wires in module \Channel..
Finding unused cells or wires in module \Channel_Accumulator..
Finding unused cells or wires in module \bvb..
Finding unused cells or wires in module \fetcher..
Finding unused cells or wires in module \spmv..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram.
Optimizing module $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram.
Optimizing module Accumulator.
Optimizing module Big_Channel.
Optimizing module Channel.
Optimizing module Channel_Accumulator.
Optimizing module bvb.
Optimizing module fetcher.
Optimizing module spmv.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram ===

   Number of wires:                  9
   Number of wire bits:             98
   Number of public wires:           5
   Number of public wire bits:      42
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  6
     $dffe                          16
     $mux                           25

=== $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           23

=== $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           23

=== $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram ===

   Number of wires:                 17
   Number of wire bits:            175
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           40

=== $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $adffe                          7
     $and                            3
     $eq                             6
     $logic_not                      1
     $mux                           15
     $reduce_bool                    7

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           24

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $adffe                          7
     $and                            3
     $eq                             6
     $logic_not                      1
     $mux                           15
     $reduce_bool                    7

=== $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           23

=== $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram ===

   Number of wires:                  9
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      26
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           17

=== Accumulator ===

   Number of wires:                 51
   Number of wire bits:            190
   Number of public wires:          27
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           16
     $adffe                         19
     $and                            4
     $dffe                          34
     $mux                           43
     $ne                            13
     $not                            5
     $reduce_and                    15

=== Big_Channel ===

   Number of wires:                 18
   Number of wire bits:           1828
   Number of public wires:          18
   Number of public wire bits:    1828
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== Channel ===

   Number of wires:                 27
   Number of wire bits:             86
   Number of public wires:          19
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            5
     $dff                            2
     $dffe                          16
     $mul                           16
     $mux                            1
     $not                            3

=== Channel_Accumulator ===

   Number of wires:                 22
   Number of wire bits:             80
   Number of public wires:          22
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== bvb ===

   Number of wires:                 30
   Number of wire bits:           1134
   Number of public wires:          20
   Number of public wire bits:     745
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                           32
     $adffe                         10
     $and                            2
     $dffe                          41
     $not                            3
     $reduce_and                     2
     $shl                           64
     $shr                          320

=== fetcher ===

   Number of wires:                 57
   Number of wire bits:           1869
   Number of public wires:          31
   Number of public wire bits:    1347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $add                          224
     $adffe                        168
     $ge                            32
     $mux                          192
     $ne                             6
     $not                            4
     $reduce_and                     6
     $shl                           96
     $shr                           96

=== spmv ===

   Number of wires:                 57
   Number of wire bits:           4102
   Number of public wires:          38
   Number of public wire bits:    3224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                           32
     $adff                           1
     $adffe                         12
     $and                           34
     $dffe                           8
     $eq                             5
     $logic_not                      1
     $mux                            1
     $not                           35
     $reduce_and                    43
     $reduce_or                     96
     $shl                           32
     $shr                          800

=== design hierarchy ===

   spmv                              1
     $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram      0
     Big_Channel                     0
       Channel_Accumulator           0
         Accumulator                 0
           $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      0
             $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      0
           $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      0
             $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      0
         Channel                     0
           $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      0
             $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      0
     bvb                             0
       $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      0
         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      0
       $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram      0
     fetcher                         0
       $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram      0
       $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram      0
       $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      0
         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      0
       $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram      0

   Number of wires:                 57
   Number of wire bits:           4102
   Number of public wires:          38
   Number of public wire bits:    3224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                           32
     $adff                           1
     $adffe                         12
     $and                           34
     $dffe                           8
     $eq                             5
     $logic_not                      1
     $mux                            1
     $not                           35
     $reduce_and                    43
     $reduce_or                     96
     $shl                           32
     $shr                          800

Warnings: 140 unique messages, 140 total
End of script. Logfile hash: 32cb8bf6e5, CPU: user 0.57s system 0.01s, MEM: 22.28 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 4x opt_clean (0 sec), 21% 6x opt_expr (0 sec), ...
