module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output       out_or_logical,
    output [5:0] out_not
);

    // Bitwise OR produces a 3-bit output
    assign out_or_bitwise = a | b;

    // Logical OR produces a 1-bit output: true if any bit of a or b is 1
    assign out_or_logical = |a | |b;
    
    // out_not concatenates ~b in upper bits and ~a in lower bits ([5:3] = ~b; [2:0] = ~a)
    assign out_not = {~b, ~a};

endmodule