

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                                           Tue Dec 13 13:52:35 2022


     1                           	processor	18F47Q10
     2                           	pagewidth 132
     3                           	opt	flic
     4                           	psect	udata_acs,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     5                           	psect	udata_bank0,global,class=BANK0,space=1,delta=1,lowdata,noexec
     6                           	psect	udata_bank1,global,class=BANK1,space=1,delta=1,lowdata,noexec
     7                           	psect	udata_bank2,global,class=BANK2,space=1,delta=1,lowdata,noexec
     8                           	psect	udata_bank3,global,class=BANK3,space=1,delta=1,lowdata,noexec
     9                           	psect	udata_bank4,global,class=BANK4,space=1,delta=1,lowdata,noexec
    10                           	psect	udata_bank5,global,class=BANK5,space=1,delta=1,lowdata,noexec
    11                           	psect	udata_bank6,global,class=BANK6,space=1,delta=1,lowdata,noexec
    12                           	psect	udata_bank7,global,class=BANK7,space=1,delta=1,lowdata,noexec
    13                           	psect	udata_bank8,global,class=BANK8,space=1,delta=1,lowdata,noexec
    14                           	psect	udata_bank9,global,class=BANK9,space=1,delta=1,lowdata,noexec
    15                           	psect	udata_bank10,global,class=BANK10,space=1,delta=1,lowdata,noexec
    16                           	psect	udata_bank11,global,class=BANK11,space=1,delta=1,lowdata,noexec
    17                           	psect	udata_bank12,global,class=BANK12,space=1,delta=1,lowdata,noexec
    18                           	psect	udata_bank14,global,class=BANK14,space=1,delta=1,lowdata,noexec
    19                           	psect	udata,global,class=RAM,space=1,delta=1,noexec
    20                           	psect	code,global,reloc=2,class=CODE,delta=1
    21                           	psect	data,global,reloc=2,class=CONST,delta=1,noexec
    22                           	psect	edata,global,class=EEDATA,space=3,delta=2,noexec
    23                           	psect	text0,local,reloc=2,class=CODE,delta=1
    24                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    25   000000                     
    26                           	psect	edata
    27   000000                     stk_offset	set	0
    28   000000                     auto_size	set	0
    29                           
    30                           ; stack_auto defines a symbol /name/_offset which equates to the
    31                           ; stack offset of the auto object in question
    32   000000                     
    33                           ; stack_param defines a symbol /name/_offset which equates to the
    34                           ; stack offset of the parameter object in question
    35   000000                     
    36                           ; alloc_stack adjusts the SP to allocate space for auto objects
    37                           ; it also links in to the btemp symbol so that can be used
    38   000000                     
    39                           ; restore_stack adjusts the SP to remove all auto and parameter
    40                           ; objects from the stack prior to returning from a function
    41   000000                     
    42                           	psect	text0
    43   0010FA                     _config:
    44                           	callstack 0
    45                           
    46                           ;===============
    47                           ;CONFIGURE PORTA
    48                           ;===============
    49   0010FA  010F               	banksel	3970
    50   0010FC  6B82               	clrf	3970,b	; Set all LatchA bits to zero
    51   0010FE  0E01               	movlw	1
    52   001100  010F               	banksel	3975
    53   001102  6F87               	movwf	3975,b	;defines the pin direction. 0=out, 1=in. ((PORTA) and 0FFh), 0, a connects to potencio
      +                          meter. All other are output pins
    54   001104  0E01               	movlw	1
    55   001106  010F               	banksel	3852
    56   001108  6F0C               	movwf	3852,b	;analog select. ((PORTA) and 0FFh), 0, a connects to potenciometer. The others are dig
      +                          ital pins
    57                           
    58                           ;===============
    59                           ;CONFIGURE PORTB
    60                           ;===============
    61   00110A  010F               	banksel	3971
    62   00110C  6B83               	clrf	3971,b	; Set all LatchB bits to zero
    63   00110E  0E07               	movlw	7
    64   001110  010F               	banksel	3971
    65   001112  6F83               	movwf	3971,b	;defines the pin direction. 0=out, 1=in. ((PORTA) and 0FFh), 0, a connects to potencio
      +                          meter. All other are output pins
    66   001114  0E07               	movlw	7
    67   001116  010F               	banksel	3860
    68   001118  6F14               	movwf	3860,b	; analog select. ((PORTB) and 0FFh), 0, a, ((PORTB) and 0FFh), 1, a, ((PORTB) and 0FFh
      +                          ), 2, a connects to accelerometer. The others are digital pins
    69                           
    70                           ;===============
    71                           ;CONFIGURE PORTC
    72                           ;===============
    73   00111A  010F               	banksel	3972
    74   00111C  6B84               	clrf	3972,b	; Set all LatchD bits to zero
    75   00111E  010F               	banksel	3977
    76   001120  6B89               	clrf	3977,b	;All pins are output
    77   001122  8E89               	bsf	3977,7,c	;except ((PORTC) and 0FFh), 7, a, that will be used as RX - microchip specifies RX as 
      +                          input pin
    78   001124  010F               	banksel	3868
    79   001126  6B1C               	clrf	3868,b	;All digital pins
    80   001128  010E               	banksel	3830
    81   00112A  0E09               	movlw	9	; Q: WHAT VALUE MUST WE GIVE ((STATUS) and 0FFh), 6, a RC4PPS ((STATUS) and 0FFh), 6, a PUT
      +                           THE EUSART1 TX ((CWG1CON1) and 0FFh), 5, b PIN ((PORTC) and 0FFh), 4, a? HINT: look in the 17.2 sec
      +                          tion of the datasheet, table 17.2
    82   00112C  6FF6               	movwf	3830,b	;place the EUSART1 (TX/CK) in ((PORTC) and 0FFh), 4, a
    83   00112E  010E               	banksel	3760
    84   001130  0E17               	movlw	23	; Q: WHAT VALUE MUST WE GIVE ((STATUS) and 0FFh), 6, a RX1PPS ((STATUS) and 0FFh), 6, a PU
      +                          T THE EUSART1 RX ((CWG1CON1) and 0FFh), 5, b PIN ((PORTC) and 0FFh), 7, a? HINT: look in the PPS cha
      +                          pter of the datasheet
    85   001132  6FB0               	movwf	3760,b	;place the EUSART1 (RX) in ((PORTC) and 0FFh), 7, a
    86                           
    87                           ;===============
    88                           ;CONFIGURE CLOCK
    89                           ;===============
    90   001134  010E               	banksel	3795
    91   001136  0E60               	movlw	96	;NOSC=0110 (internal high speed osc)
    92   001138  6FD3               	movwf	3795,b	;NDIV=0000 (divider=1, clk divided by 1)
    93   00113A  010E               	banksel	3801
    94   00113C  0E06               	movlw	6	; HFFRQ 0110 -> clk= 32 MHz
    95   00113E  6FD9               	movwf	3801,b
    96   001140  010E               	banksel	3799
    97   001142  0E40               	movlw	64	;internal clock @freq=OSCFRQ ativo
    98   001144  6FD7               	movwf	3799,b
    99                           
   100                           ;===============
   101                           ;CONFIGURE USART
   102                           ;===============
   103                           ;BR=9600 @ CLK=32 MHz
   104                           ; Q: WHAT VALUE SHOULD WE PUT ((CWG1CON1) and 0FFh), 5, b SP1BRGL AND SP1BRG1H ((STATUS) and 0FFh), 
      +                          6, a GET A BAUD RATE OF 9600 BPS FOR A CLOCK SPEED OF 32 MHZ? HINT: CHECK SECTION 28.2
   105   001146  010F               	banksel	3994
   106   001148  0E33               	movlw	51
   107   00114A  6E9A               	movwf	3994,c
   108   00114C  0E00               	movlw	0
   109   00114E  6E9B               	movwf	3995,c
   110   001150  010F               	banksel	3997
   111   001152  0E20               	movlw	32	;8 data bits, TX enabled, ASYNC
   112   001154  6E9D               	movwf	3997,c
   113                           
   114                           ; Q: HERE YOU MUST ENABLE THE USART AND THE RECEIVER WITH REGISTER RC1STA
   115   001156  0EB0               	movlw	176
   116   001158  010F               	banksel	3996
   117   00115A  6E9C               	movwf	3996,c
   118                           
   119                           ;=============
   120                           ;CONFIGURE ADC
   121                           ;=============
   122                           ; ADPCH Possibilities
   123                           ; 001011 ((PORTB) and 0FFh), 3, a/ANB3
   124                           ; 001010 ((PORTB) and 0FFh), 2, a/ ANB2
   125                           ; 001001 ((PORTB) and 0FFh), 1, a/ ANB1
   126                           ; 001000 ((PORTB) and 0FFh), 0, a/ANB0
   127                           ; 000000 ((PORTA) and 0FFh), 0, a/ANA0
   128   00115C  010F               	banksel	3930
   129   00115E  0E08               	movlw	8	;set ((PORTA) and 0FFh), 0, a as ADC input
   130   001160  6F5A               	movwf	3930,b
   131   001162  010F               	banksel	3923
   132   001164  0E00               	movlw	0	;Vref set to vdd and vss
   133   001166  6F53               	movwf	3923,b
   134   001168  010F               	banksel	3922
   135   00116A  0E0F               	movlw	15	; Q: SET THE ADC CLOCK FREQUENCY ((STATUS) and 0FFh), 6, a 1 MHZ, KNOWING THAT FOSC = 32 M
      +                          HZ
   136   00116C  6F52               	movwf	3922,b
   137   00116E  010F               	banksel	3931
   138   001170  0E00               	movlw	0	;Q: SET THE ADC ((STATUS) and 0FFh), 6, a: results left-justified, clock=Fosc/div, non-cont
      +                          inuous operation
   139   001172  6F5B               	movwf	3931,b
   140                           
   141                           ;================
   142                           ;CONFIGURE TIMER0
   143                           ;================
   144   001174  010F               	banksel	4052
   145   001176  6AD4               	clrf	4052,c
   146   001178  010F               	banksel	4053
   147   00117A  0E4C               	movlw	76
   148   00117C  6ED5               	movwf	4053,c
   149   00117E  010F               	banksel	4050
   150   001180  6AD2               	clrf	4050,c	;clear the counter
   151                           
   152                           ;=================
   153                           ;ENABLE INTERRUPTS
   154                           ;=================
   155   001182  010E               	banksel	3781
   156   001184  9BC5               	bcf	3781,5,b	;clear timer interrupt flag
   157   001186  010E               	banksel	3782
   158   001188  91C6               	bcf	3782,0,b	;clear ADC interrupt flag
   159   00118A  010E               	banksel	3784
   160   00118C  9BC8               	bcf	3784,5,b	;clear RX1 interrupt flag
   161   00118E  010E               	banksel	3773
   162   001190  8BBD               	bsf	3773,5,b	; Q: enable timer int
   163   001192  010E               	banksel	3774
   164   001194  81BE               	bsf	3774,0,b	; Q: enable adc int
   165   001196  010E               	banksel	3776
   166   001198  8BC0               	bsf	3776,5,b	; Q: enable RX1 int
   167   00119A  010F               	banksel	4052
   168   00119C  8ED4               	bsf	4052,7,c	;start timer 0
   169   00119E  010F               	banksel	3931
   170   0011A0  8F5B               	bsf	3931,7,b	;ENABLE ADC
   171                           
   172                           ; Q: HERE YOU MUST ENABLE PERIPHERAL INTERRUPTIONS AND GLOBAL INTERRUPTIONS
   173   0011A2  010F               	banksel	4082
   174   0011A4  8EF2               	bsf	4082,7,c
   175   0011A6  8CF2               	bsf	4082,6,c
   176                           
   177                           ;=================
   178                           ;INITIALIZE COMMUTING VARIABLE
   179                           ;=================
   180   0011A8  0100               	banksel	_comutar
   181   0011AA  0E00               	movlw	0
   182   0011AC  6F41               	movwf	_comutar,b
   183   0011AE  0012               	return	
   184                           
   185                           	psect	config
   186                           
   187                           ;Config register CONFIG1L @ 0x300000
   188                           ;	External Oscillator mode Selection bits
   189                           ;	FEXTOSC = 0x4, user specified literal
   190                           ;	Power-up default value for COSC bits
   191                           ;	RSTOSC = 0x7, unprogrammed default
   192   300000                     	org	3145728
   193   300000  FC                 	db	252
   194                           
   195                           ;Config register CONFIG1H @ 0x300001
   196                           ;	Clock Out Enable bit
   197                           ;	CLKOUTEN = 0x1, unprogrammed default
   198                           ;	Clock Switch Enable bit
   199                           ;	CSWEN = 0x1, user specified literal
   200                           ;	Fail-Safe Clock Monitor Enable bit
   201                           ;	FCMEN = 0x1, unprogrammed default
   202   300001                     	org	3145729
   203   300001  FF                 	db	255
   204                           
   205                           ;Config register CONFIG2L @ 0x300002
   206                           ;	unspecified, using default values
   207                           ;	Master Clear Enable bit
   208                           ;	MCLRE = 0x1, unprogrammed default
   209                           ;	Power-up Timer Enable bit
   210                           ;	PWRTE = 0x1, unprogrammed default
   211                           ;	Low-power BOR enable bit
   212                           ;	LPBOREN = 0x1, unprogrammed default
   213                           ;	Brown-out Reset Enable bits
   214                           ;	BOREN = 0x3, unprogrammed default
   215   300002                     	org	3145730
   216   300002  FF                 	db	255
   217                           
   218                           ;Config register CONFIG2H @ 0x300003
   219                           ;	unspecified, using default values
   220                           ;	Brown Out Reset Voltage selection bits
   221                           ;	BORV = 0x3, unprogrammed default
   222                           ;	ZCD Disable bit
   223                           ;	ZCD = 0x1, unprogrammed default
   224                           ;	PPSLOCK bit One-Way Set Enable bit
   225                           ;	PPS1WAY = 0x1, unprogrammed default
   226                           ;	Stack Full/Underflow Reset Enable bit
   227                           ;	STVREN = 0x1, unprogrammed default
   228                           ;	Extended Instruction Set Enable bit
   229                           ;	XINST = 0x1, unprogrammed default
   230   300003                     	org	3145731
   231   300003  FF                 	db	255
   232                           
   233                           ;Config register CONFIG3L @ 0x300004
   234                           ;	WDT Period Select bits
   235                           ;	WDTCPS = 0x1F, unprogrammed default
   236                           ;	WDT operating mode
   237                           ;	WDTE = OFF, WDT Disabled
   238   300004                     	org	3145732
   239   300004  9F                 	db	159
   240                           
   241                           ;Config register CONFIG3H @ 0x300005
   242                           ;	unspecified, using default values
   243                           ;	WDT Window Select bits
   244                           ;	WDTCWS = 0x7, unprogrammed default
   245                           ;	WDT input clock selector
   246                           ;	WDTCCS = 0x7, unprogrammed default
   247   300005                     	org	3145733
   248   300005  FF                 	db	255
   249                           
   250                           ;Config register CONFIG4L @ 0x300006
   251                           ;	unspecified, using default values
   252                           ;	Write Protection Block 0
   253                           ;	WRT0 = 0x1, unprogrammed default
   254                           ;	Write Protection Block 1
   255                           ;	WRT1 = 0x1, unprogrammed default
   256                           ;	Write Protection Block 2
   257                           ;	WRT2 = 0x1, unprogrammed default
   258                           ;	Write Protection Block 3
   259                           ;	WRT3 = 0x1, unprogrammed default
   260                           ;	Write Protection Block 4
   261                           ;	WRT4 = 0x1, unprogrammed default
   262                           ;	Write Protection Block 5
   263                           ;	WRT5 = 0x1, unprogrammed default
   264                           ;	Write Protection Block 6
   265                           ;	WRT6 = 0x1, unprogrammed default
   266                           ;	Write Protection Block 7
   267                           ;	WRT7 = 0x1, unprogrammed default
   268   300006                     	org	3145734
   269   300006  FF                 	db	255
   270                           
   271                           ;Config register CONFIG4H @ 0x300007
   272                           ;	unspecified, using default values
   273                           ;	Configuration Register Write Protection bit
   274                           ;	WRTC = 0x1, unprogrammed default
   275                           ;	Boot Block Write Protection bit
   276                           ;	WRTB = 0x1, unprogrammed default
   277                           ;	Data EEPROM Write Protection bit
   278                           ;	WRTD = 0x1, unprogrammed default
   279                           ;	Scanner Enable bit
   280                           ;	SCANE = 0x1, unprogrammed default
   281                           ;	Low Voltage Programming Enable bit
   282                           ;	LVP = 0x1, unprogrammed default
   283   300007                     	org	3145735
   284   300007  FF                 	db	255
   285                           
   286                           ;Config register CONFIG5L @ 0x300008
   287                           ;	unspecified, using default values
   288                           ;	UserNVM Program Memory Code Protection bit
   289                           ;	CP = 0x1, unprogrammed default
   290                           ;	DataNVM Memory Code Protection bit
   291                           ;	CPD = 0x1, unprogrammed default
   292   300008                     	org	3145736
   293   300008  FF                 	db	255
   294                           
   295                           ;Config register CONFIG5H @ 0x300009
   296                           ;	unspecified, using default values
   297   300009                     	org	3145737
   298   300009  FF                 	db	255
   299                           
   300                           ;Config register CONFIG6L @ 0x30000A
   301                           ;	unspecified, using default values
   302                           ;	Table Read Protection Block 0
   303                           ;	EBTR0 = 0x1, unprogrammed default
   304                           ;	Table Read Protection Block 1
   305                           ;	EBTR1 = 0x1, unprogrammed default
   306                           ;	Table Read Protection Block 2
   307                           ;	EBTR2 = 0x1, unprogrammed default
   308                           ;	Table Read Protection Block 3
   309                           ;	EBTR3 = 0x1, unprogrammed default
   310                           ;	Table Read Protection Block 4
   311                           ;	EBTR4 = 0x1, unprogrammed default
   312                           ;	Table Read Protection Block 5
   313                           ;	EBTR5 = 0x1, unprogrammed default
   314                           ;	Table Read Protection Block 6
   315                           ;	EBTR6 = 0x1, unprogrammed default
   316                           ;	Table Read Protection Block 7
   317                           ;	EBTR7 = 0x1, unprogrammed default
   318   30000A                     	org	3145738
   319   30000A  FF                 	db	255
   320                           
   321                           ;Config register CONFIG6H @ 0x30000B
   322                           ;	unspecified, using default values
   323                           ;	Boot Block Table Read Protection bit
   324                           ;	EBTRB = 0x1, unprogrammed default
   325   30000B                     	org	3145739
   326   30000B  FF                 	db	255
   327                           tosu	equ	0xFFF
   328                           tosh	equ	0xFFE
   329                           tosl	equ	0xFFD
   330                           stkptr	equ	0xFFC
   331                           pclatu	equ	0xFFB
   332                           pclath	equ	0xFFA
   333                           pcl	equ	0xFF9
   334                           tblptru	equ	0xFF8
   335                           tblptrh	equ	0xFF7
   336                           tblptrl	equ	0xFF6
   337                           tablat	equ	0xFF5
   338                           prodh	equ	0xFF4
   339                           prodl	equ	0xFF3
   340                           indf0	equ	0xFEF
   341                           postinc0	equ	0xFEE
   342                           postdec0	equ	0xFED
   343                           preinc0	equ	0xFEC
   344                           plusw0	equ	0xFEB
   345                           fsr0h	equ	0xFEA
   346                           fsr0l	equ	0xFE9
   347                           wreg	equ	0xFE8
   348                           indf1	equ	0xFE7
   349                           postinc1	equ	0xFE6
   350                           postdec1	equ	0xFE5
   351                           preinc1	equ	0xFE4
   352                           plusw1	equ	0xFE3
   353                           fsr1h	equ	0xFE2
   354                           fsr1l	equ	0xFE1
   355                           bsr	equ	0xFE0
   356                           indf2	equ	0xFDF
   357                           postinc2	equ	0xFDE
   358                           postdec2	equ	0xFDD
   359                           preinc2	equ	0xFDC
   360                           plusw2	equ	0xFDB
   361                           fsr2h	equ	0xFDA
   362                           fsr2l	equ	0xFD9
   363                           status	equ	0xFD8


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                               Tue Dec 13 13:52:35 2022

                           LATA 000F82                             LATB 000F83                             LATC 000F84  
                           PIE0 000EBD                             PIE1 000EBE                             PIE3 000EC0  
                           PIR0 000EC5                             PIR1 000EC6                             PIR3 000EC8  
                          ADCLK 000F52                            ADPCH 000F5A                            ADREF 000F53  
                          OSCEN 000ED7                            TMR0L 000FD2                            TRISA 000F87  
                          TRISC 000F89                           ADCON0 000F5B                           ANSELA 000F0C  
                         ANSELB 000F14                           ANSELC 000F1C                           T0CON0 000FD4  
                         T0CON1 000FD5                           RC1STA 000F9C                           RC4PPS 000EF6  
                         INTCON 000FF2                           OSCFRQ 000ED9                           RX1PPS 000EB0  
                         TX1STA 000F9D                          SP1BRGH 000F9B                          SP1BRGL 000F9A  
                        OSCCON1 000ED3                          _config 10FA                          isa$std 000001  
                       _comutar 0041                        isa$xinst 000000  
