synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thu Nov 20 03:56:37 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/mtatsumi/my_designs/e155-karaoke/impl_1/e155_karaoke_impl_1_lattice.synproj -logfile e155_karaoke_impl_1_lattice.srp -gui -msgset C:/Users/mtatsumi/my_designs/e155-karaoke/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | karaoke_top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: e155_karaoke_impl_1.vm
-path C:/Users/mtatsumi/my_designs/e155-karaoke (searchpath added)
-path C:/Users/mtatsumi/my_designs/e155-karaoke/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/karaoke_top.sv
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/cic.sv
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/fir.sv
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/clk_gen.sv
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/synchronizer.sv
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/spi.sv
Verilog design file: C:/Users/mtatsumi/my_designs/e155-karaoke/hb.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/karaoke_top.sv. VERI-1482
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/cic.sv. VERI-1482
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/fir.sv. VERI-1482
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/clk_gen.sv. VERI-1482
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/synchronizer.sv. VERI-1482
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/spi.sv. VERI-1482
Analyzing Verilog file c:/users/mtatsumi/my_designs/e155-karaoke/hb.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/mtatsumi/my_designs/e155-karaoke/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): karaoke_top
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/karaoke_top.sv(9): compiling module karaoke_top. VERI-1018
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/clk_gen.sv(10): compiling module clk_gen. VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/clk_gen.sv(28): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/clk_gen.sv(49): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/clk_gen.sv(52): expression size 32 truncated to fit in target size 6. VERI-1209
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/synchronizer.sv(7): compiling module synchronizer. VERI-1018
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/cic.sv(20): compiling module cic. VERI-1018
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/cic.sv(82): expression size 32 truncated to fit in target size 5. VERI-1209
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/hb.sv(8): compiling module hb. VERI-1018
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/hb.sv(148): expression size 23 truncated to fit in target size 16. VERI-1209
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/fir.sv(8): compiling module fir. VERI-1018
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/fir.sv(110): expression size 17 truncated to fit in target size 1. VERI-1209
WARNING <35901209> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/fir.sv(242): expression size 23 truncated to fit in target size 16. VERI-1209
INFO <35901018> - synthesis: c:/users/mtatsumi/my_designs/e155-karaoke/spi.sv(8): compiling module spi. VERI-1018
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): cic_decimator]
	(Module: cic)
		R                         24
		N                         4
		M                         1
		OUT_WIDTH                 16
		NORMALIZE                 1'b0
		ACC_WIDTH                 21
		GAIN_INT                  331776
		POS_ONE                   2'sb01
		MIN_ONE                   2'sb11
		SCALE_FRAC                24
		RECIPROCAL                51

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 "0b00"

[Parameter Setting Section End]
Constant propagated thru Read Port :read_port_240.

Constant propagated thru Read Port :read_port_288.

Constant propagated thru Read Port :read_port_336.

Constant propagated thru Write Port :clk_write_port_348.

Constant propagated thru Write Port :clk_write_port_354.

Constant propagated thru Write Port :clk_write_port_360.

Constant propagated thru Read Port :read_port_408.

Constant propagated thru Read Port :read_port_504.

Constant propagated thru Read Port :read_port_552.

Constant propagated thru Write Port :clk_write_port_558.

Constant propagated thru Write Port :clk_write_port_570.

Constant propagated thru Write Port :clk_write_port_576.

Constant propagated thru Read Port :read_port_624.

Constant propagated thru Read Port :read_port_672.

Constant propagated thru Read Port :read_port_768.

Constant propagated thru Write Port :clk_write_port_774.

Constant propagated thru Write Port :clk_write_port_780.

Constant propagated thru Write Port :clk_write_port_792.

Constant propagated thru Read Port :read_port_840.

Constant propagated thru Read Port :read_port_888.

Constant propagated thru Read Port :read_port_936.

Constant propagated thru Write Port :clk_write_port_990.

Constant propagated thru Write Port :clk_write_port_996.

Constant propagated thru Write Port :clk_write_port_1002.

WARNING <35001771> - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net pwr will be ignored due to unrecognized driver type
CRITICAL <35001747> - synthesis: Bit(s) of register driving hb/products[2][33:0] stuck at '0': 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving hb/center_product[31:0] stuck at '0': 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving fir/products[0][32:0] stuck at '0': 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1
CRITICAL <35002028> - synthesis: I/O port's net has no driver and is unused: sdi
CRITICAL <35002028> - synthesis: I/O port's net has no driver and is unused: sdone



CRITICAL <35001747> - synthesis: Bit(s) of register driving \generic_fir/products[1][32:0] stuck at '0': 2, 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \generic_fir/products[4][32:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \generic_fir/products[6][32:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \generic_fir/products[8][32:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \generic_fir/products[9][32:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \generic_fir/products[12][32:0] stuck at '0': 0
CRITICAL <35001747> - synthesis: Bit(s) of register \halfband/sym_pairs[6]_res14 stuck at '0': 1
CRITICAL <35001747> - synthesis: Bit(s) of register \halfband/products[6]_res20 stuck at '0': 0
CRITICAL <35001747> - synthesis: Bit(s) of register \halfband/sym_pairs[6]_res10 stuck at '0': 1
CRITICAL <35001747> - synthesis: Bit(s) of register \halfband/sym_pairs[6]_res11 stuck at '0': 1
CRITICAL <35001747> - synthesis: Bit(s) of register \halfband/sym_pairs[6]_res8 stuck at '0': 1
CRITICAL <35001747> - synthesis: Bit(s) of register \halfband/sym_pairs[6]_res5 stuck at '0': 1
CRITICAL <35001747> - synthesis: Bit(s) of register \generic_fir/products[15]_res30 stuck at '0': 2, 1

The number of registers created due to operator pipelining is 5.

CRITICAL <35002028> - synthesis: I/O port's net has no driver and is unused: sdi
CRITICAL <35002028> - synthesis: I/O port's net has no driver and is unused: sdone
WARNING <35935040> - synthesis: Register \halfband/sym_pairs[6]_res5_ret0_i0_i2 clock is stuck at Zero. VDB-5040
Optimized async. reset : \spi_interface/toggle_sync/sync_stage1_N_15420 on data cone feeding flop : 


 \cic_decimator/\i1037/comb_delay_3_0_20


 \cic_decimator/\i1037/comb_delay_3_0_19


 \cic_decimator/\i1037/comb_delay_3_0_18


 \cic_decimator/\i1037/comb_delay_3_0_17


 \cic_decimator/\i1037/comb_delay_3_0_16


 \cic_decimator/\i1037/comb_delay_3_0_15


 \cic_decimator/\i1037/comb_delay_3_0_14


 \cic_decimator/\i1037/comb_delay_3_0_13


 \cic_decimator/\i1037/comb_delay_3_0_12


 \cic_decimator/\i1037/comb_delay_3_0_11


 \cic_decimator/\i1037/comb_delay_3_0_10


 \cic_decimator/\i1037/comb_delay_3_0_9


 \cic_decimator/\i1037/comb_delay_3_0_8


 \cic_decimator/\i1037/comb_delay_3_0_7


 \cic_decimator/\i1037/comb_delay_3_0_6


 \cic_decimator/\i1037/comb_delay_3_0_5


 \cic_decimator/\i1037/comb_delay_3_0_4


 \cic_decimator/\i1037/comb_delay_3_0_3


 \cic_decimator/\i1037/comb_delay_3_0_2


 \cic_decimator/\i1037/comb_delay_3_0_1


 \cic_decimator/\i1037/comb_delay_3_0_0


 \cic_decimator/\i1036/comb_delay_2_0_20


 \cic_decimator/\i1036/comb_delay_2_0_19


 \cic_decimator/\i1036/comb_delay_2_0_18


 \cic_decimator/\i1036/comb_delay_2_0_17


 \cic_decimator/\i1036/comb_delay_2_0_16


 \cic_decimator/\i1036/comb_delay_2_0_15


 \cic_decimator/\i1036/comb_delay_2_0_14


 \cic_decimator/\i1036/comb_delay_2_0_13


 \cic_decimator/\i1036/comb_delay_2_0_12


 \cic_decimator/\i1036/comb_delay_2_0_11


 \cic_decimator/\i1036/comb_delay_2_0_10


 \cic_decimator/\i1036/comb_delay_2_0_9


 \cic_decimator/\i1036/comb_delay_2_0_8


 \cic_decimator/\i1036/comb_delay_2_0_7


 \cic_decimator/\i1036/comb_delay_2_0_6


 \cic_decimator/\i1036/comb_delay_2_0_5


 \cic_decimator/\i1036/comb_delay_2_0_4


 \cic_decimator/\i1036/comb_delay_2_0_3


 \cic_decimator/\i1036/comb_delay_2_0_2


 \cic_decimator/\i1036/comb_delay_2_0_1


 \cic_decimator/\i1036/comb_delay_2_0_0


 \cic_decimator/\i1035/comb_delay_0_0_20


 \cic_decimator/\i1035/comb_delay_0_0_19


 \cic_decimator/\i1035/comb_delay_0_0_18


 \cic_decimator/\i1035/comb_delay_0_0_17


 \cic_decimator/\i1035/comb_delay_0_0_16


 \cic_decimator/\i1035/comb_delay_0_0_15


 \cic_decimator/\i1035/comb_delay_0_0_14


 \cic_decimator/\i1035/comb_delay_0_0_13


 \cic_decimator/\i1035/comb_delay_0_0_12


 \cic_decimator/\i1035/comb_delay_0_0_11


 \cic_decimator/\i1035/comb_delay_0_0_10


 \cic_decimator/\i1035/comb_delay_0_0_9


 \cic_decimator/\i1035/comb_delay_0_0_8


 \cic_decimator/\i1035/comb_delay_0_0_7


 \cic_decimator/\i1035/comb_delay_0_0_6


 \cic_decimator/\i1035/comb_delay_0_0_5


 \cic_decimator/\i1035/comb_delay_0_0_4


 \cic_decimator/\i1035/comb_delay_0_0_3


 \cic_decimator/\i1035/comb_delay_0_0_2


 \cic_decimator/\i1035/comb_delay_0_0_1


 \cic_decimator/\i1035/comb_delay_0_0_0


 \cic_decimator/\i1034/comb_delay_1_0_20


 \cic_decimator/\i1034/comb_delay_1_0_19


 \cic_decimator/\i1034/comb_delay_1_0_18


 \cic_decimator/\i1034/comb_delay_1_0_17


 \cic_decimator/\i1034/comb_delay_1_0_16


 \cic_decimator/\i1034/comb_delay_1_0_15


 \cic_decimator/\i1034/comb_delay_1_0_14


 \cic_decimator/\i1034/comb_delay_1_0_13


 \cic_decimator/\i1034/comb_delay_1_0_12


 \cic_decimator/\i1034/comb_delay_1_0_11


 \cic_decimator/\i1034/comb_delay_1_0_10


 \cic_decimator/\i1034/comb_delay_1_0_9


 \cic_decimator/\i1034/comb_delay_1_0_8


 \cic_decimator/\i1034/comb_delay_1_0_7


 \cic_decimator/\i1034/comb_delay_1_0_6


 \cic_decimator/\i1034/comb_delay_1_0_5


 \cic_decimator/\i1034/comb_delay_1_0_4


 \cic_decimator/\i1034/comb_delay_1_0_3


 \cic_decimator/\i1034/comb_delay_1_0_2


 \cic_decimator/\i1034/comb_delay_1_0_1


 \cic_decimator/\i1034/comb_delay_1_0_0


Duplicate register/latch removal. \generic_fir/sym_pairs[15]_res32__i1 is a one-to-one match with \generic_fir/sym_pairs[15]_i240.
Duplicate register/latch removal. \halfband/sym_pairs[6]_res5_ret0_i0_i0 is a one-to-one match with \halfband/sym_pairs[6]_res5_ret0_i0_i5.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i241 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i2.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i242 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i3.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i243 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i4.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i244 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i5.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i245 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i6.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i246 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i7.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i247 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i8.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i248 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i9.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i249 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i10.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i250 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i11.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i251 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i12.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i252 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i13.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i253 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i14.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i254 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i15.
Duplicate register/latch removal. \generic_fir/sym_pairs[15]_i255 is a one-to-one match with \generic_fir/sym_pairs[15]_res32__i16.
Duplicate register/latch removal. \halfband/sym_pairs[6]_res5_ret0_i0_i1 is a one-to-one match with \halfband/sym_pairs[6]_res5_ret0_i0_i4.
Duplicate register/latch removal. \halfband/sym_pairs[6]_res5_ret0_i0_i3 is a one-to-one match with \halfband/sym_pairs[6]_res5_ret0_i0_i1.
Duplicate register/latch removal. \halfband/sym_pairs[6]_res5_ret0_i0_i0 is a one-to-one match with \halfband/sym_pairs[6]_res5_ret0_i0_i3.

################### Begin Area Report (karaoke_top)######################
Number of register bits => 2342 of 5280 (44 % )
CCU2 => 1447
FD1P3XZ => 2342
HSOSC => 1
IB => 3
INV => 1
LUT4 => 345
MAC16 => 8
OB => 19
################### End Area Report ##################
Number of odd-length carry chains : 67
Number of even-length carry chains : 55

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_generator/clk_c, loads : 4
  Net : sck_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : spi_interface/toggle_sync/sync_stage1_N_15420, loads : 998
  Net : spi_interface/toggle_sync/maxfan_replicated_net_999, loads : 998
  Net : halfband/hb_out_valid, loads : 528
  Net : cic_decimator/cic_out_valid, loads : 460
  Net : spi_interface/toggle_sync/maxfan_replicated_net_1335, loads : 334
  Net : cic_decimator/new_decim_valid, loads : 101
  Net : generic_fir/sym_pairs[11][16], loads : 47
  Net : generic_fir/sym_pairs[8][16], loads : 46
  Net : generic_fir/sym_pairs[9][16], loads : 45
  Net : generic_fir/sym_pairs[5][16], loads : 39
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 165 MB

--------------------------------------------------------------
Total CPU Time: 7 secs 
Total REAL Time: 15 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: df9f82561d3f74eaba1f5795cc7124251e2be40c
