--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 155 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.012ns.
--------------------------------------------------------------------------------
Slack:                  16.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=4)        1.911   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.470   render/M_muxclk_value
                                                       render/muxclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.005ns logic, 1.911ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=4)        1.911   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.461   render/M_muxclk_value
                                                       render/muxclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.996ns logic, 1.911ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  17.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=4)        1.911   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.450   render/M_muxclk_value
                                                       render/muxclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.985ns logic, 1.911ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  17.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=4)        1.911   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.428   render/M_muxclk_value
                                                       render/muxclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.963ns logic, 1.911ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  17.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.728ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=4)        1.723   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.470   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (1.005ns logic, 1.723ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  17.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=4)        1.723   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.461   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.996ns logic, 1.723ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  17.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=4)        1.723   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.450   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.985ns logic, 1.723ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  17.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=4)        1.723   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.428   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.963ns logic, 1.723ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  17.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.501ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=4)        1.496   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.470   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (1.005ns logic, 1.496ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  17.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=4)        1.496   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.461   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.996ns logic, 1.496ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  17.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=4)        1.496   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.450   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.985ns logic, 1.496ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  17.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.589 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=4)        1.496   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.428   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.963ns logic, 1.496ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  17.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=4)        1.302   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.470   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (1.005ns logic, 1.302ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  17.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=4)        1.302   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.461   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.996ns logic, 1.302ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  17.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=4)        1.302   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.450   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.985ns logic, 1.302ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  17.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/muxclk/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=4)        1.302   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.428   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.963ns logic, 1.302ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  17.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.313   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (1.498ns logic, 0.544ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  17.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.303   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (1.488ns logic, 0.544ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.272   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (1.457ns logic, 0.544ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack:                  17.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_0 (FF)
  Destination:          reset_cond/M_stage_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_0 to reset_cond/M_stage_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_0
    SLICE_X10Y16.BX      net (fanout=1)        1.387   reset_cond/M_stage_q[0]
    SLICE_X10Y16.CLK     Tdick                 0.114   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.590ns logic, 1.387ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  18.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.CLK     Tcinck                0.313   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
                                                       render/muxclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.405ns logic, 0.541ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  18.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_4 (FF)
  Destination:          render/muxclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_4 to render/muxclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q[4]_rt
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.313   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.405ns logic, 0.541ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  18.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.213   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.398ns logic, 0.544ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack:                  18.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.CLK     Tcinck                0.303   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
                                                       render/muxclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.395ns logic, 0.541ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  18.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_4 (FF)
  Destination:          render/muxclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_4 to render/muxclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q[4]_rt
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.303   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.395ns logic, 0.541ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  18.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_0 (FF)
  Destination:          render/muxclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_0 to render/muxclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.CLK     Tcinck                0.272   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
                                                       render/muxclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.364ns logic, 0.541ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  18.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_4 (FF)
  Destination:          render/muxclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_4 to render/muxclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q[4]_rt
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.272   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.364ns logic, 0.541ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  18.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_3 to render/muxclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_3
    SLICE_X16Y22.D5      net (fanout=1)        0.448   render/muxclk/M_ctr_q[3]
    SLICE_X16Y22.COUT    Topcyd                0.312   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q[3]_rt
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.313   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.336ns logic, 0.536ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack:                  18.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_3 (FF)
  Destination:          render/muxclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_3 to render/muxclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.525   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q_3
    SLICE_X16Y22.D5      net (fanout=1)        0.448   render/muxclk/M_ctr_q[3]
    SLICE_X16Y22.COUT    Topcyd                0.312   render/muxclk/M_ctr_q[3]
                                                       render/muxclk/M_ctr_q[3]_rt
                                                       render/muxclk/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   render/muxclk/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y25.CLK     Tcinck                0.303   render/M_muxclk_value
                                                       render/muxclk/Mcount_M_ctr_q_xor<15>
                                                       render/muxclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (1.326ns logic, 0.536ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack:                  18.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               render/muxclk/M_ctr_q_4 (FF)
  Destination:          render/muxclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: render/muxclk/M_ctr_q_4 to render/muxclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   render/muxclk/M_ctr_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   render/muxclk/M_ctr_q[7]
                                                       render/muxclk/M_ctr_q[4]_rt
                                                       render/muxclk/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   render/muxclk/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y24.CLK     Tcinck                0.313   render/muxclk/M_ctr_q[11]
                                                       render/muxclk/Mcount_M_ctr_q_cy<11>
                                                       render/muxclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (1.312ns logic, 0.538ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_3/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_4/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_5/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_6/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_7/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_8/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_9/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_10/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_11/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_muxclk_value/CLK
  Logical resource: render/muxclk/M_ctr_q_12/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_muxclk_value/CLK
  Logical resource: render/muxclk/M_ctr_q_13/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_muxclk_value/CLK
  Logical resource: render/muxclk/M_ctr_q_14/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_muxclk_value/CLK
  Logical resource: render/muxclk/M_ctr_q_15/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X10Y16.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.012|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 155 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   3.012ns{1}   (Maximum frequency: 332.005MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 15:45:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



