Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 14 03:13:21 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Dual_core_mcu_timing_summary_routed.rpt -pb Dual_core_mcu_timing_summary_routed.pb -rpx Dual_core_mcu_timing_summary_routed.rpx
| Design       : Dual_core_mcu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.372        0.000                      0                34542        0.036        0.000                      0                34542        2.000        0.000                       0                 17131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.372        0.000                      0                34542        0.036        0.000                      0                34542       11.250        0.000                       0                 17127  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 3.949ns (20.711%)  route 15.118ns (79.289%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 22.779 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.338    16.581    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X49Y69         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.466    22.779    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y69         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2/C
                         clock pessimism             -0.538    22.241    
                         clock uncertainty           -0.083    22.158    
    SLICE_X49Y69         FDRE (Setup_fdre_C_CE)      -0.205    21.953    PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -16.581    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 3.949ns (20.711%)  route 15.118ns (79.289%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 22.779 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.338    16.581    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X49Y69         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.466    22.779    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y69         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/C
                         clock pessimism             -0.538    22.241    
                         clock uncertainty           -0.083    22.158    
    SLICE_X49Y69         FDRE (Setup_fdre_C_CE)      -0.205    21.953    PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -16.581    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.902ns  (logic 3.949ns (20.892%)  route 14.953ns (79.108%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 22.781 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.173    16.415    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X45Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.468    22.781    PROGRAM_PROCESSOR/clk_out1
    SLICE_X45Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/C
                         clock pessimism             -0.538    22.243    
                         clock uncertainty           -0.083    22.160    
    SLICE_X45Y68         FDRE (Setup_fdre_C_CE)      -0.205    21.955    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         21.955    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 3.949ns (21.009%)  route 14.848ns (78.991%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 22.842 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.068    16.311    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X57Y67         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.529    22.842    PROGRAM_PROCESSOR/clk_out1
    SLICE_X57Y67         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]/C
                         clock pessimism             -0.538    22.304    
                         clock uncertainty           -0.083    22.221    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    22.016    PROGRAM_PROCESSOR/IR_processor_2_reg[18]
  -------------------------------------------------------------------
                         required time                         22.016    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 3.949ns (21.101%)  route 14.765ns (78.899%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 22.774 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          1.986    16.228    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X51Y63         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.461    22.774    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y63         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/C
                         clock pessimism             -0.538    22.236    
                         clock uncertainty           -0.083    22.153    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    21.948    PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         21.948    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 3.949ns (21.101%)  route 14.765ns (78.899%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 22.774 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          1.986    16.228    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X51Y63         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.461    22.774    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y63         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1/C
                         clock pessimism             -0.538    22.236    
                         clock uncertainty           -0.083    22.153    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    21.948    PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1
  -------------------------------------------------------------------
                         required time                         21.948    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 3.949ns (21.101%)  route 14.765ns (78.899%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 22.774 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          1.986    16.228    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X51Y63         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.461    22.774    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y63         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[20]/C
                         clock pessimism             -0.538    22.236    
                         clock uncertainty           -0.083    22.153    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    21.948    PROGRAM_PROCESSOR/IR_processor_2_reg[20]
  -------------------------------------------------------------------
                         required time                         21.948    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[24]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.655ns  (logic 3.949ns (21.169%)  route 14.706ns (78.831%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 22.808 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          1.926    16.168    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X44Y45         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[24]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.494    22.808    PROGRAM_PROCESSOR/clk_out1
    SLICE_X44Y45         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[24]_rep/C
                         clock pessimism             -0.524    22.284    
                         clock uncertainty           -0.083    22.201    
    SLICE_X44Y45         FDRE (Setup_fdre_C_CE)      -0.205    21.996    PROGRAM_PROCESSOR/IR_processor_2_reg[24]_rep
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.654ns  (logic 3.949ns (21.170%)  route 14.705ns (78.830%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 22.844 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          1.925    16.167    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X56Y65         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.531    22.844    PROGRAM_PROCESSOR/clk_out1
    SLICE_X56Y65         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/C
                         clock pessimism             -0.538    22.306    
                         clock uncertainty           -0.083    22.223    
    SLICE_X56Y65         FDRE (Setup_fdre_C_CE)      -0.205    22.018    PROGRAM_PROCESSOR/IR_processor_2_reg[17]
  -------------------------------------------------------------------
                         required time                         22.018    
                         arrival time                         -16.167    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 3.949ns (21.222%)  route 14.659ns (78.778%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 22.792 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X87Y8          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[54]/Q
                         net (fo=5, routed)           2.170     0.139    PROGRAM_PROCESSOR/IR_2ins__0[54]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.150     0.289 r  PROGRAM_PROCESSOR/PC[9]_i_818/O
                         net (fo=112, routed)         3.386     3.676    registers_management/PC_reg[9]_i_190_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I4_O)        0.348     4.024 r  registers_management/PC[9]_i_767/O
                         net (fo=1, routed)           0.000     4.024    registers_management/PC[9]_i_767_n_0
    SLICE_X28Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     4.262 r  registers_management/PC_reg[9]_i_349/O
                         net (fo=1, routed)           0.814     5.076    registers_management/PC_reg[9]_i_349_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.298     5.374 r  registers_management/PC[9]_i_132/O
                         net (fo=7, routed)           2.113     7.486    registers_management/PC[9]_i_132_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.610 r  registers_management/IR_processor_1[31]_i_120/O
                         net (fo=1, routed)           0.000     7.610    registers_management/IR_processor_1[31]_i_120_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  registers_management/IR_processor_1_reg[31]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.142    registers_management/IR_processor_1_reg[31]_i_103_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  registers_management/IR_processor_1_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.256    registers_management/IR_processor_1_reg[31]_i_91_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  registers_management/IR_processor_1_reg[31]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.370    registers_management/IR_processor_1_reg[31]_i_79_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.484    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.598    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.595    10.506    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.306    10.812 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.520    11.332    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.579    12.035    registers_management/IR_processor_2[31]_i_3
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.153    12.188 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.621    12.809    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.327    13.136 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.983    14.118    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.242 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          1.880    16.122    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X46Y51         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       1.479    22.792    PROGRAM_PROCESSOR/clk_out1
    SLICE_X46Y51         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__0/C
                         clock pessimism             -0.538    22.254    
                         clock uncertainty           -0.083    22.171    
    SLICE_X46Y51         FDRE (Setup_fdre_C_CE)      -0.169    22.002    PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__0
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  5.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DMEM/genblk12[9].reserved_block.registers_reg[9][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/tx_controller/data_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.386%)  route 0.223ns (51.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.608    -0.571    DMEM/clk
    SLICE_X94Y51         FDSE                                         r  DMEM/genblk12[9].reserved_block.registers_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.407 r  DMEM/genblk12[9].reserved_block.registers_reg[9][0]/Q
                         net (fo=7, routed)           0.223    -0.184    UART_PERIPHERAL_2/tx_controller/stop_bit_counter_reg_0[0]
    SLICE_X100Y48        LUT6 (Prop_lut6_I1_O)        0.045    -0.139 r  UART_PERIPHERAL_2/tx_controller/data_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.139    UART_PERIPHERAL_2/tx_controller/data_counter[0]_i_1__0_n_0
    SLICE_X100Y48        FDRE                                         r  UART_PERIPHERAL_2/tx_controller/data_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.884    -0.335    UART_PERIPHERAL_2/tx_controller/clk_out1
    SLICE_X100Y48        FDRE                                         r  UART_PERIPHERAL_2/tx_controller/data_counter_reg[0]/C
                         clock pessimism              0.040    -0.295    
    SLICE_X100Y48        FDRE (Hold_fdre_C_D)         0.120    -0.175    UART_PERIPHERAL_2/tx_controller/data_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 IMEM/data_bus_wr_buf_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            IMEM/genblk9[929].registers_reg[929][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.604%)  route 0.177ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.554    -0.626    IMEM/clk_out1
    SLICE_X50Y14         FDRE                                         r  IMEM/data_bus_wr_buf_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  IMEM/data_bus_wr_buf_reg[6]_rep/Q
                         net (fo=128, routed)         0.177    -0.301    IMEM/data_bus_wr_buf_reg[6]_rep_n_0
    SLICE_X48Y16         FDRE                                         r  IMEM/genblk9[929].registers_reg[929][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.822    -0.397    IMEM/clk_out1
    SLICE_X48Y16         FDRE                                         r  IMEM/genblk9[929].registers_reg[929][6]/C
                         clock pessimism              0.035    -0.362    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.022    -0.340    IMEM/genblk9[929].registers_reg[929][6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 IMEM/data_bus_wr_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            IMEM/genblk9[933].registers_reg[933][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.007%)  route 0.230ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.554    -0.626    IMEM/clk_out1
    SLICE_X49Y18         FDRE                                         r  IMEM/data_bus_wr_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  IMEM/data_bus_wr_buf_reg[3]/Q
                         net (fo=128, routed)         0.230    -0.255    IMEM/data_bus_wr_buf_reg_n_0_[3]
    SLICE_X50Y16         FDRE                                         r  IMEM/genblk9[933].registers_reg[933][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.818    -0.401    IMEM/clk_out1
    SLICE_X50Y16         FDRE                                         r  IMEM/genblk9[933].registers_reg[933][3]/C
                         clock pessimism              0.035    -0.366    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.063    -0.303    IMEM/genblk9[933].registers_reg[933][3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.698%)  route 0.304ns (68.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.589    -0.591    ISSUE_PROCESSOR_2/clk_out1
    SLICE_X78Y48         FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[19]/Q
                         net (fo=2, routed)           0.304    -0.146    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_18_23/DIA1
    SLICE_X86Y50         RAMD32                                       r  ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.854    -0.365    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_18_23/WCLK
    SLICE_X86Y50         RAMD32                                       r  ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.040    -0.325    
    SLICE_X86Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.205    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.614    -0.566    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X101Y43        FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.242    -0.183    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/ADDRD0
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.883    -0.336    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/WCLK
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.217    -0.553    
    SLICE_X100Y43        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.243    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.614    -0.566    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X101Y43        FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.242    -0.183    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/ADDRD0
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.883    -0.336    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/WCLK
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.217    -0.553    
    SLICE_X100Y43        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.243    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.614    -0.566    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X101Y43        FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.242    -0.183    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/ADDRD0
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.883    -0.336    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/WCLK
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.217    -0.553    
    SLICE_X100Y43        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.243    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.614    -0.566    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X101Y43        FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.242    -0.183    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/ADDRD0
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.883    -0.336    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/WCLK
    SLICE_X100Y43        RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.217    -0.553    
    SLICE_X100Y43        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.243    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.213ns (47.162%)  route 0.239ns (52.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.577    -0.602    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/clk_out1
    SLICE_X58Y53         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[56]/Q
                         net (fo=2, routed)           0.239    -0.200    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg_n_0_[56]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.049    -0.151 r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq[55]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_next[55]
    SLICE_X59Y48         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.853    -0.366    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/clk_out1
    SLICE_X59Y48         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[55]/C
                         clock pessimism              0.040    -0.326    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.107    -0.219    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_2_seq_reg[55]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DMEM/data_bus_wr_buf_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.190ns (42.484%)  route 0.257ns (57.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.590    -0.590    ATI_DMEM_BUS1/clk_out1
    SLICE_X84Y49         FDRE                                         r  ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[23]/Q
                         net (fo=1, routed)           0.257    -0.191    ATI_DMEM_BUS1/s_ati_dmem_p1_data_out[23]
    SLICE_X88Y50         LUT3 (Prop_lut3_I0_O)        0.049    -0.142 r  ATI_DMEM_BUS1/data_bus_wr_buf[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    DMEM/data_bus_wr_buf_reg[63]_0[23]
    SLICE_X88Y50         FDRE                                         r  DMEM/data_bus_wr_buf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17125, routed)       0.854    -0.365    DMEM/clk
    SLICE_X88Y50         FDRE                                         r  DMEM/data_bus_wr_buf_reg[23]/C
                         clock pessimism              0.040    -0.325    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.107    -0.218    DMEM/data_bus_wr_buf_reg[23]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  system_tick/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X93Y48    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y45    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y45    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X87Y49    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X89Y49    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X87Y47    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X87Y47    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y47    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X90Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y45    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y46    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y46    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  system_tick/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT



