Original cmd-> /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/bin/perceptron-no-multi-no-ship-1core --warmup_instructions=1000000 --simulation_instructions=10000000 --config=/cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini --mail-type=BEGIN,END  -traces /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/602.gcc_s-2226B.champsimtrace.xz
*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Nov 19 2024 20:10:11
*************************************************
parsing config file: /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini
unable to parse section: , name: mail-type, value: BEGIN,END

trace_0 /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/602.gcc_s-2226B.champsimtrace.xz
adding L2C_PREFETCHER: NONE
Initialize SHIP state
warmup_instructions 1000000
simulation_instructions 10000000
champsim_seed 270
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 4000
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 6
decode_width 6
exec_width 4
lq_width 2
sq_width 2
retire_width 4
scheduler_size 128
branch_mispredict_penalty 20
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 16
itlb_way 8
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 1

dtlb_set 16
dtlb_way 4
dtlb_rq_size 16
dtlb_wq_size 16
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 1

stlb_set 128
stlb_way 12
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 8

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 8
l1i_mshr_size 8
l1i_latency 1

l1d_size 32
l1d_set 64
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 4

l2c_size 256
l2c_set 512
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 32
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 30
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 13


Heartbeat CPU  0 instructions:    1000003 cycles:     559822 heartbeat IPC: 1.78629 cumulative IPC: 1.78629 (Simulation time: 0 hr 0 min 1 sec) 

Warmup complete CPU  0 instructions:    1000003 cycles:     559822 (Simulation time: 0 hr 0 min 1 sec) 

Heartbeat CPU  0 instructions:    2000002 cycles:   10305703 heartbeat IPC: 0.10261 cumulative IPC: 0.10261 (Simulation time: 0 hr 0 min 5 sec) 
Heartbeat CPU  0 instructions:    3000001 cycles:   20085046 heartbeat IPC: 0.10226 cumulative IPC: 0.10243 (Simulation time: 0 hr 0 min 8 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   29800885 heartbeat IPC: 0.10292 cumulative IPC: 0.10260 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU  0 instructions:    5000001 cycles:   39549531 heartbeat IPC: 0.10258 cumulative IPC: 0.10259 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU  0 instructions:    6000003 cycles:   48541671 heartbeat IPC: 0.11121 cumulative IPC: 0.10421 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU  0 instructions:    7000000 cycles:   58306962 heartbeat IPC: 0.10240 cumulative IPC: 0.10390 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU  0 instructions:    8000000 cycles:   68064283 heartbeat IPC: 0.10249 cumulative IPC: 0.10370 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU  0 instructions:    9000000 cycles:   77849145 heartbeat IPC: 0.10220 cumulative IPC: 0.10351 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU  0 instructions:   10000000 cycles:   87658229 heartbeat IPC: 0.10195 cumulative IPC: 0.10333 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU  0 instructions:   11000000 cycles:   97449505 heartbeat IPC: 0.10213 cumulative IPC: 0.10321 (Simulation time: 0 hr 0 min 37 sec) 
Finished CPU 0 instructions: 10000002 cycles: 96889687 cumulative IPC: 0.10321 (Simulation time: 0 hr 0 min 37 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 10000002
Core_0_cycles 96889687
Core_0_IPC 0.10321

Core_0_branch_prediction_accuracy 99.54650
Core_0_branch_MPKI 1.59670
Core_0_average_ROB_occupancy_at_mispredict 198.46120

Core_0_L1D_total_access 1589070
Core_0_L1D_total_hit 869774
Core_0_L1D_total_miss 719296
Core_0_L1D_loads 1432934
Core_0_L1D_load_hit 713960
Core_0_L1D_load_miss 718974
Core_0_L1D_RFOs 156136
Core_0_L1D_RFO_hit 155814
Core_0_L1D_RFO_miss 322
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 116.05558

Core_0_L1D_rq_access 3570552
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 1883465
Core_0_L1D_rq_to_cache 1687087
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 156233
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 92
Core_0_L1D_wq_to_cache 156141
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 93825
Core_0_L1D_acc_level_0 93825
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 3560765
Core_0_L1I_total_hit 3560728
Core_0_L1I_total_miss 37
Core_0_L1I_loads 3560765
Core_0_L1I_load_hit 3560728
Core_0_L1I_load_miss 37
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency 209.51351

Core_0_L1I_rq_access 10000074
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 6439304
Core_0_L1I_rq_to_cache 3560770
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 93825
Core_0_L1I_acc_level_0 93825
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 721878
Core_0_L2C_total_hit 27224
Core_0_L2C_total_miss 694654
Core_0_L2C_loads 719011
Core_0_L2C_load_hit 24679
Core_0_L2C_load_miss 694332
Core_0_L2C_RFOs 322
Core_0_L2C_RFO_hit 0
Core_0_L2C_RFO_miss 322
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 2545
Core_0_L2C_writeback_hit 2545
Core_0_L2C_writeback_miss 0
Core_0_L2C_prefetch_requested 0
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 0
Core_0_L2C_prefetch_filled 0
Core_0_L2C_prefetch_useful 0
Core_0_L2C_prefetch_useless 0
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 105.67362

Core_0_L2C_rq_access 719332
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 719332
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 2545
Core_0_L2C_wq_forward 0
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 2545
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 0
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 0
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 93825
Core_0_L2C_acc_level_0 93825
Core_0_L2C_acc_level_1 0
Core_0_L2C_acc_level_2 0
Core_0_L2C_acc_level_3 0
Core_0_L2C_acc_level_4 0
Core_0_L2C_acc_level_5 0
Core_0_L2C_acc_level_6 0
Core_0_L2C_acc_level_7 0
Core_0_L2C_acc_level_8 0
Core_0_L2C_acc_level_9 0

Core_0_LLC_total_access 695829
Core_0_LLC_total_hit 199
Core_0_LLC_total_miss 695630
Core_0_LLC_loads 694332
Core_0_LLC_load_hit 103
Core_0_LLC_load_miss 694229
Core_0_LLC_RFOs 322
Core_0_LLC_RFO_hit 0
Core_0_LLC_RFO_miss 322
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 1175
Core_0_LLC_writeback_hit 96
Core_0_LLC_writeback_miss 1079
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 0
Core_0_LLC_prefetch_useful 0
Core_0_LLC_prefetch_useless 0
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 75.56006

Core_0_LLC_rq_access 694653
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 694653
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 1175
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 1175
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 0
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 0
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 95166
Core_0_LLC_acc_level_0 95166
Core_0_LLC_acc_level_1 0
Core_0_LLC_acc_level_2 0
Core_0_LLC_acc_level_3 0
Core_0_LLC_acc_level_4 0
Core_0_LLC_acc_level_5 0
Core_0_LLC_acc_level_6 0
Core_0_LLC_acc_level_7 0
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 0

Core_0_major_page_fault 0
Core_0_minor_page_fault 15051

Channel_0_RQ_row_buffer_hit 662678
Channel_0_RQ_row_buffer_miss 31872
Channel_0_WQ_row_buffer_hit 5
Channel_0_WQ_row_buffer_miss 23
Channel_0_WQ_full 0
Channel_0_dbus_congested 3513

avg_congested_cycle 11

DRAM_bw_pochs 380663
DRAM_bw_level_0 379841
DRAM_bw_level_1 822
DRAM_bw_level_2 0
DRAM_bw_level_3 0
