--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ImageFilter.twx ImageFilter.ncd -o ImageFilter.twr
ImageFilter.pcf -ucf ImageFilter.ucf

Design file:              ImageFilter.ncd
Physical constraint file: ImageFilter.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21502 paths analyzed, 2383 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.876ns.
--------------------------------------------------------------------------------

Paths for end point kernel0/absRes_9 (SLICE_X11Y123.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y121.D4     net (fanout=11)       0.941   kernel0/add123456789<16>
    SLICE_X11Y121.COUT   Topcyd                0.525   kernel0/absRes<3>
                                                       kernel0/Mxor_add123456789[3]_add123456789[16]_XOR_29_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.COUT   Tbyp                  0.114   kernel0/absRes<7>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.269   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_9
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.426ns logic, 0.941ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y122.A4     net (fanout=11)       0.791   kernel0/add123456789<16>
    SLICE_X11Y122.COUT   Topcya                0.656   kernel0/absRes<7>
                                                       kernel0/Mxor_add123456789[4]_add123456789[16]_XOR_28_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.269   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_9
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.443ns logic, 0.791ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y121.B5     net (fanout=11)       0.659   kernel0/add123456789<16>
    SLICE_X11Y121.COUT   Topcyb                0.674   kernel0/absRes<3>
                                                       kernel0/Mxor_add123456789[1]_add123456789[16]_XOR_31_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.COUT   Tbyp                  0.114   kernel0/absRes<7>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.269   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_9
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.575ns logic, 0.659ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point kernel0/absRes_10 (SLICE_X11Y123.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_10 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y121.D4     net (fanout=11)       0.941   kernel0/add123456789<16>
    SLICE_X11Y121.COUT   Topcyd                0.525   kernel0/absRes<3>
                                                       kernel0/Mxor_add123456789[3]_add123456789[16]_XOR_29_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.COUT   Tbyp                  0.114   kernel0/absRes<7>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.174   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_10
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (1.331ns logic, 0.941ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_10 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y122.A4     net (fanout=11)       0.791   kernel0/add123456789<16>
    SLICE_X11Y122.COUT   Topcya                0.656   kernel0/absRes<7>
                                                       kernel0/Mxor_add123456789[4]_add123456789[16]_XOR_28_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.174   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_10
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (1.348ns logic, 0.791ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_10 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y121.B5     net (fanout=11)       0.659   kernel0/add123456789<16>
    SLICE_X11Y121.COUT   Topcyb                0.674   kernel0/absRes<3>
                                                       kernel0/Mxor_add123456789[1]_add123456789[16]_XOR_31_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.COUT   Tbyp                  0.114   kernel0/absRes<7>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.174   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_10
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (1.480ns logic, 0.659ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Paths for end point kernel0/absRes_8 (SLICE_X11Y123.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y121.D4     net (fanout=11)       0.941   kernel0/add123456789<16>
    SLICE_X11Y121.COUT   Topcyd                0.525   kernel0/absRes<3>
                                                       kernel0/Mxor_add123456789[3]_add123456789[16]_XOR_29_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.COUT   Tbyp                  0.114   kernel0/absRes<7>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.158   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_8
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (1.315ns logic, 0.941ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.123ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y122.A4     net (fanout=11)       0.791   kernel0/add123456789<16>
    SLICE_X11Y122.COUT   Topcya                0.656   kernel0/absRes<7>
                                                       kernel0/Mxor_add123456789[4]_add123456789[16]_XOR_28_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.158   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_8
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (1.332ns logic, 0.791ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kernel0/add123456789_16 (FF)
  Destination:          kernel0/absRes_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.788 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 2.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kernel0/add123456789_16 to kernel0/absRes_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y125.AQ     Tcko                  0.518   kernel0/add123456789<16>
                                                       kernel0/add123456789_16
    SLICE_X11Y121.B5     net (fanout=11)       0.659   kernel0/add123456789<16>
    SLICE_X11Y121.COUT   Topcyb                0.674   kernel0/absRes<3>
                                                       kernel0/Mxor_add123456789[1]_add123456789[16]_XOR_31_o_xo<0>1
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>
    SLICE_X11Y122.COUT   Tbyp                  0.114   kernel0/absRes<7>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CIN    net (fanout=1)        0.000   kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>
    SLICE_X11Y123.CLK    Tcinck                0.158   kernel0/absRes<10>
                                                       kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10>
                                                       kernel0/absRes_8
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (1.464ns logic, 0.659ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kernel0/sum78/temp_3 (SLICE_X33Y143.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kernel0/add78_3 (FF)
  Destination:          kernel0/sum78/temp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.781 - 0.599)
  Source Clock:         CLK_BUFGP rising at 4.000ns
  Destination Clock:    CLK_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kernel0/add78_3 to kernel0/sum78/temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y150.DQ     Tcko                  0.141   kernel0/add78<3>
                                                       kernel0/add78_3
    SLICE_X33Y143.DX     net (fanout=1)        0.198   kernel0/add78<3>
    SLICE_X33Y143.CLK    Tckdi       (-Th)     0.072   kernel0/sum78/temp<3>
                                                       kernel0/sum78/temp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.069ns logic, 0.198ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point kernel0/sum78/temp_7 (SLICE_X33Y144.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kernel0/add78_7 (FF)
  Destination:          kernel0/sum78/temp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.781 - 0.599)
  Source Clock:         CLK_BUFGP rising at 4.000ns
  Destination Clock:    CLK_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kernel0/add78_7 to kernel0/sum78/temp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y151.DQ     Tcko                  0.141   kernel0/add78<7>
                                                       kernel0/add78_7
    SLICE_X33Y144.DX     net (fanout=1)        0.198   kernel0/add78<7>
    SLICE_X33Y144.CLK    Tckdi       (-Th)     0.072   kernel0/sum78/temp<7>
                                                       kernel0/sum78/temp_7
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.069ns logic, 0.198ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point kernel0/sum78/temp_0 (SLICE_X33Y143.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kernel0/add78_0 (FF)
  Destination:          kernel0/sum78/temp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.781 - 0.599)
  Source Clock:         CLK_BUFGP rising at 4.000ns
  Destination Clock:    CLK_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kernel0/add78_0 to kernel0/sum78/temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y150.AQ     Tcko                  0.141   kernel0/add78<3>
                                                       kernel0/add78_0
    SLICE_X33Y143.AX     net (fanout=1)        0.197   kernel0/add78<0>
    SLICE_X33Y143.CLK    Tckdi       (-Th)     0.070   kernel0/sum78/temp<3>
                                                       kernel0/sum78/temp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.071ns logic, 0.197ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.056ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: fif0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: fif0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y64.RDCLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 1.056ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: fif0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: fif0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y64.WRCLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 1.056ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y44.RDCLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.999|         |    2.438|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 2215  (Setup/Max: 2215, Hold: 0)

Constraints cover 21502 paths, 0 nets, and 2272 connections

Design statistics:
   Minimum period:   4.876ns{1}   (Maximum frequency: 205.086MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  3 11:55:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 781 MB



