// Seed: 3831115517
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output tri0 id_2
);
  parameter id_4 = (1);
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd99
) (
    output tri0 id_0,
    input  wor  id_1,
    output wire id_2,
    output wire id_3,
    output wand id_4,
    output wor  _id_5
);
  assign id_2 = -1;
  logic [-1 : id_5] id_7;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output logic [7:0] id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_3.id_14 = 0;
  for (id_31 = -1; -1; id_31 = id_19) begin : LABEL_0
    for (id_32 = id_30; -1; id_18[-1] = id_7) begin : LABEL_1
      assign id_14[-1] = -1;
    end
  end
  wire id_33;
endmodule
module module_3 #(
    parameter id_10 = 32'd29,
    parameter id_3  = 32'd56,
    parameter id_5  = 32'd39
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout tri1 id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire _id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : id_3] id_16;
  ;
  module_2 modCall_1 (
      id_13,
      id_4,
      id_4,
      id_4,
      id_13,
      id_14,
      id_12,
      id_14,
      id_12,
      id_4,
      id_4,
      id_12,
      id_6,
      id_16,
      id_4,
      id_14,
      id_14,
      id_16,
      id_7,
      id_15,
      id_6,
      id_4,
      id_1,
      id_12,
      id_9,
      id_2,
      id_14,
      id_12,
      id_4,
      id_12
  );
  assign id_16 = id_16;
  assign id_16[(id_10) : id_5] = -1'h0;
  wire id_17;
  parameter id_18 = id_14++;
endmodule
