CLRENA, bits [31:0], on a write<BR><FONT class=clozed>Clear enable. For CLRENA[m] in NVIC_ICERn, allows interrupt 32n + m to be disabled.<BR>The possible values of each bit are:<BR>0 No effect.<BR>1 Disable interrupt 32n + m.<BR>Bits corresponding to unimplemented interrupts are RES0. Bits corresponding to interrupts targeting Secure state are RAZ/WI from Non-secure.</FONT>