m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/simulation/modelsim
vdisenyo_qsys_mm_interconnect_0_router_003
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1581783609
!i10b 1
!s100 VV:DVoHfeOfA;z`kz5mhW1
Io1ElMld>Nj[SLOQ1^Mc<c1
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 disenyo_qsys_mm_interconnect_0_router_003_sv_unit
S1
R0
Z5 w1581778891
Z6 8/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv
Z7 F/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv
L0 84
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1581783609.000000
Z10 !s107 /home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv|
Z11 !s90 -reportprogress|300|-sv|/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv|-work|router_003|
!i113 1
Z12 o-sv -work router_003
Z13 tCvgOpt 0
vdisenyo_qsys_mm_interconnect_0_router_003_default_decode
R1
R2
!i10b 1
!s100 `M>>97FCFb85NQY;DiSTc1
ISO`McfY5k9UI@C:^nQi=j3
R3
R4
S1
R0
R5
R6
R7
L0 45
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
