{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 21:22:29 2018 " "Info: Processing started: Sun Jun 10 21:22:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off soma_sub -c soma_sub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off soma_sub -c soma_sub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register flop:acumulador\|q\[6\] register flop:acumulador\|q\[8\] 184.91 MHz 5.408 ns Internal " "Info: Clock \"clk\" has Internal fmax of 184.91 MHz between source register \"flop:acumulador\|q\[6\]\" and destination register \"flop:acumulador\|q\[8\]\" (period= 5.408 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns + Longest register register " "Info: + Longest register to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flop:acumulador\|q\[6\] 1 REG LCFF_X9_Y10_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 4; REG Node = 'flop:acumulador\|q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flop:acumulador|q[6] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 0.468 ns cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g 2 COMB LCCOMB_X9_Y10_N28 1 " "Info: 2: + IC(0.318 ns) + CELL(0.150 ns) = 0.468 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { flop:acumulador|q[6] cla16:somador|cla4:cla4_2|fulladder:somador2|g } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 0.858 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0 3 COMB LCCOMB_X9_Y10_N14 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 0.858 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.245 ns) 2.339 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1 4 COMB LCCOMB_X15_Y11_N8 3 " "Info: 4: + IC(1.236 ns) + CELL(0.245 ns) = 2.339 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 3; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.149 ns) 3.178 ns cla16:somador\|vuaparalela_16bits:v1\|c\[2\]~1 5 COMB LCCOMB_X17_Y11_N20 4 " "Info: 5: + IC(0.690 ns) + CELL(0.149 ns) = 3.178 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 4; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela_16bits:v1|c[2]~1 } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.150 ns) 4.570 ns mux2:multiplexador1\|y\[8\]~23 6 COMB LCCOMB_X9_Y10_N24 2 " "Info: 6: + IC(1.242 ns) + CELL(0.150 ns) = 4.570 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[8\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { cla16:somador|vuaparalela_16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 5.194 ns flop:acumulador\|q\[8\] 7 REG LCFF_X9_Y10_N17 4 " "Info: 7: + IC(0.258 ns) + CELL(0.366 ns) = 5.194 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 23.30 % ) " "Info: Total cell delay = 1.210 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.984 ns ( 76.70 % ) " "Info: Total interconnect delay = 3.984 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { flop:acumulador|q[6] cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela_16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { flop:acumulador|q[6] {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela_16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.318ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.150ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.357 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[8\] 3 REG LCFF_X9_Y10_N17 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.357 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[6\] 3 REG LCFF_X9_Y10_N1 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 4; REG Node = 'flop:acumulador\|q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[6] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[6] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { flop:acumulador|q[6] cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela_16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { flop:acumulador|q[6] {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela_16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.318ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.150ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[6] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flop:acumulador\|q\[8\] s0 clk 9.559 ns register " "Info: tsu for register \"flop:acumulador\|q\[8\]\" (data pin = \"s0\", clock pin = \"clk\") is 9.559 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.952 ns + Longest pin register " "Info: + Longest pin to register delay is 11.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns s0 1 PIN PIN_115 64 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_115; Fanout = 64; PIN Node = 's0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.988 ns) + CELL(0.388 ns) 7.226 ns cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g 2 COMB LCCOMB_X9_Y10_N28 1 " "Info: 2: + IC(5.988 ns) + CELL(0.388 ns) = 7.226 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { s0 cla16:somador|cla4:cla4_2|fulladder:somador2|g } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.616 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0 3 COMB LCCOMB_X9_Y10_N14 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 7.616 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.245 ns) 9.097 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1 4 COMB LCCOMB_X15_Y11_N8 3 " "Info: 4: + IC(1.236 ns) + CELL(0.245 ns) = 9.097 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 3; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.149 ns) 9.936 ns cla16:somador\|vuaparalela_16bits:v1\|c\[2\]~1 5 COMB LCCOMB_X17_Y11_N20 4 " "Info: 5: + IC(0.690 ns) + CELL(0.149 ns) = 9.936 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 4; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela_16bits:v1|c[2]~1 } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.150 ns) 11.328 ns mux2:multiplexador1\|y\[8\]~23 6 COMB LCCOMB_X9_Y10_N24 2 " "Info: 6: + IC(1.242 ns) + CELL(0.150 ns) = 11.328 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[8\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { cla16:somador|vuaparalela_16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 11.952 ns flop:acumulador\|q\[8\] 7 REG LCFF_X9_Y10_N17 4 " "Info: 7: + IC(0.258 ns) + CELL(0.366 ns) = 11.952 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 19.23 % ) " "Info: Total cell delay = 2.298 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.654 ns ( 80.77 % ) " "Info: Total interconnect delay = 9.654 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.952 ns" { s0 cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela_16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.952 ns" { s0 {} s0~combout {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela_16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 5.988ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.850ns 0.388ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.357 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[8\] 3 REG LCFF_X9_Y10_N17 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.952 ns" { s0 cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela_16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.952 ns" { s0 {} s0~combout {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela_16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 5.988ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.850ns 0.388ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s\[13\] flop:acumulador\|q\[8\] 11.957 ns register " "Info: tco from clock \"clk\" to destination pin \"s\[13\]\" through register \"flop:acumulador\|q\[8\]\" is 11.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.357 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[8\] 3 REG LCFF_X9_Y10_N17 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.350 ns + Longest register pin " "Info: + Longest register to pin delay is 9.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flop:acumulador\|q\[8\] 1 REG LCFF_X9_Y10_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.150 ns) 1.465 ns cla16:somador\|cla4:cla4_3\|fulladder:somador0\|p 2 COMB LCCOMB_X17_Y11_N24 5 " "Info: 2: + IC(1.315 ns) + CELL(0.150 ns) = 1.465 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 5; COMB Node = 'cla16:somador\|cla4:cla4_3\|fulladder:somador0\|p'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { flop:acumulador|q[8] cla16:somador|cla4:cla4_3|fulladder:somador0|p } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 2.074 ns cla16:somador\|cla4:cla4_3\|vuaparalela:carry\|pg~1 3 COMB LCCOMB_X17_Y11_N6 1 " "Info: 3: + IC(0.459 ns) + CELL(0.150 ns) = 2.074 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_3\|vuaparalela:carry\|pg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { cla16:somador|cla4:cla4_3|fulladder:somador0|p cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.419 ns) 3.169 ns cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~2 4 COMB LCCOMB_X15_Y11_N12 2 " "Info: 4: + IC(0.676 ns) + CELL(0.419 ns) = 3.169 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 2; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 cla16:somador|vuaparalela_16bits:v1|c[3]~2 } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 3.571 ns cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~3 5 COMB LCCOMB_X15_Y11_N14 3 " "Info: 5: + IC(0.253 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 3; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { cla16:somador|vuaparalela_16bits:v1|c[3]~2 cla16:somador|vuaparalela_16bits:v1|c[3]~3 } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 4.115 ns cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0 6 COMB LCCOMB_X15_Y11_N2 1 " "Info: 6: + IC(0.269 ns) + CELL(0.275 ns) = 4.115 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { cla16:somador|vuaparalela_16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.516 ns mux2:multiplexador1\|y\[13\]~42 7 COMB LCCOMB_X15_Y11_N16 2 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 4.516 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(2.652 ns) 9.350 ns s\[13\] 8 PIN PIN_73 0 " "Info: 8: + IC(2.182 ns) + CELL(2.652 ns) = 9.350 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 's\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 42.19 % ) " "Info: Total cell delay = 3.945 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.405 ns ( 57.81 % ) " "Info: Total interconnect delay = 5.405 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { flop:acumulador|q[8] cla16:somador|cla4:cla4_3|fulladder:somador0|p cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 cla16:somador|vuaparalela_16bits:v1|c[3]~2 cla16:somador|vuaparalela_16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { flop:acumulador|q[8] {} cla16:somador|cla4:cla4_3|fulladder:somador0|p {} cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 {} cla16:somador|vuaparalela_16bits:v1|c[3]~2 {} cla16:somador|vuaparalela_16bits:v1|c[3]~3 {} cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 {} mux2:multiplexador1|y[13]~42 {} s[13] {} } { 0.000ns 1.315ns 0.459ns 0.676ns 0.253ns 0.269ns 0.251ns 2.182ns } { 0.000ns 0.150ns 0.150ns 0.419ns 0.149ns 0.275ns 0.150ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { flop:acumulador|q[8] cla16:somador|cla4:cla4_3|fulladder:somador0|p cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 cla16:somador|vuaparalela_16bits:v1|c[3]~2 cla16:somador|vuaparalela_16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { flop:acumulador|q[8] {} cla16:somador|cla4:cla4_3|fulladder:somador0|p {} cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 {} cla16:somador|vuaparalela_16bits:v1|c[3]~2 {} cla16:somador|vuaparalela_16bits:v1|c[3]~3 {} cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 {} mux2:multiplexador1|y[13]~42 {} s[13] {} } { 0.000ns 1.315ns 0.459ns 0.676ns 0.253ns 0.269ns 0.251ns 2.182ns } { 0.000ns 0.150ns 0.150ns 0.419ns 0.149ns 0.275ns 0.150ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s0 s\[13\] 15.902 ns Longest " "Info: Longest tpd from source pin \"s0\" to destination pin \"s\[13\]\" is 15.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns s0 1 PIN PIN_115 64 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_115; Fanout = 64; PIN Node = 's0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.022 ns) + CELL(0.420 ns) 7.292 ns cla16:somador\|cla4:cla4_1\|fulladder:somador2\|p 2 COMB LCCOMB_X18_Y9_N26 3 " "Info: 2: + IC(6.022 ns) + CELL(0.420 ns) = 7.292 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 3; COMB Node = 'cla16:somador\|cla4:cla4_1\|fulladder:somador2\|p'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { s0 cla16:somador|cla4:cla4_1|fulladder:somador2|p } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 8.185 ns cla16:somador\|cla4:cla4_1\|vuaparalela:carry\|gg~0 3 COMB LCCOMB_X17_Y11_N22 2 " "Info: 3: + IC(0.743 ns) + CELL(0.150 ns) = 8.185 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 2; COMB Node = 'cla16:somador\|cla4:cla4_1\|vuaparalela:carry\|gg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { cla16:somador|cla4:cla4_1|fulladder:somador2|p cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 9.009 ns cla16:somador\|vuaparalela_16bits:v1\|c\[1\] 4 COMB LCCOMB_X15_Y11_N20 6 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 9.009 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 6; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 cla16:somador|vuaparalela_16bits:v1|c[1] } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.437 ns) 9.721 ns cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~2 5 COMB LCCOMB_X15_Y11_N12 2 " "Info: 5: + IC(0.275 ns) + CELL(0.437 ns) = 9.721 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 2; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { cla16:somador|vuaparalela_16bits:v1|c[1] cla16:somador|vuaparalela_16bits:v1|c[3]~2 } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 10.123 ns cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~3 6 COMB LCCOMB_X15_Y11_N14 3 " "Info: 6: + IC(0.253 ns) + CELL(0.149 ns) = 10.123 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 3; COMB Node = 'cla16:somador\|vuaparalela_16bits:v1\|c\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { cla16:somador|vuaparalela_16bits:v1|c[3]~2 cla16:somador|vuaparalela_16bits:v1|c[3]~3 } "NODE_NAME" } } { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 10.667 ns cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0 7 COMB LCCOMB_X15_Y11_N2 1 " "Info: 7: + IC(0.269 ns) + CELL(0.275 ns) = 10.667 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { cla16:somador|vuaparalela_16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 11.068 ns mux2:multiplexador1\|y\[13\]~42 8 COMB LCCOMB_X15_Y11_N16 2 " "Info: 8: + IC(0.251 ns) + CELL(0.150 ns) = 11.068 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(2.652 ns) 15.902 ns s\[13\] 9 PIN PIN_73 0 " "Info: 9: + IC(2.182 ns) + CELL(2.652 ns) = 15.902 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 's\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 32.91 % ) " "Info: Total cell delay = 5.233 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.669 ns ( 67.09 % ) " "Info: Total interconnect delay = 10.669 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.902 ns" { s0 cla16:somador|cla4:cla4_1|fulladder:somador2|p cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 cla16:somador|vuaparalela_16bits:v1|c[1] cla16:somador|vuaparalela_16bits:v1|c[3]~2 cla16:somador|vuaparalela_16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.902 ns" { s0 {} s0~combout {} cla16:somador|cla4:cla4_1|fulladder:somador2|p {} cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 {} cla16:somador|vuaparalela_16bits:v1|c[1] {} cla16:somador|vuaparalela_16bits:v1|c[3]~2 {} cla16:somador|vuaparalela_16bits:v1|c[3]~3 {} cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 {} mux2:multiplexador1|y[13]~42 {} s[13] {} } { 0.000ns 0.000ns 6.022ns 0.743ns 0.674ns 0.275ns 0.253ns 0.269ns 0.251ns 2.182ns } { 0.000ns 0.850ns 0.420ns 0.150ns 0.150ns 0.437ns 0.149ns 0.275ns 0.150ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flop:acumulador\|q\[13\] s1 clk -3.831 ns register " "Info: th for register \"flop:acumulador\|q\[13\]\" (data pin = \"s1\", clock pin = \"clk\") is -3.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.537 ns) 2.361 ns flop:acumulador\|q\[13\] 3 REG LCFF_X15_Y11_N17 3 " "Info: 3: + IC(0.713 ns) + CELL(0.537 ns) = 2.361 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 3; REG Node = 'flop:acumulador\|q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { clk~clkctrl flop:acumulador|q[13] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.63 % ) " "Info: Total cell delay = 1.526 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 35.37 % ) " "Info: Total interconnect delay = 0.835 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 0.122ns 0.713ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.458 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns s1 1 PIN PIN_129 36 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_129; Fanout = 36; PIN Node = 's1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.096 ns) + CELL(0.438 ns) 6.374 ns mux2:multiplexador1\|y\[13\]~42 2 COMB LCCOMB_X15_Y11_N16 2 " "Info: 2: + IC(5.096 ns) + CELL(0.438 ns) = 6.374 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { s1 mux2:multiplexador1|y[13]~42 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.458 ns flop:acumulador\|q\[13\] 3 REG LCFF_X15_Y11_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.458 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 3; REG Node = 'flop:acumulador\|q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mux2:multiplexador1|y[13]~42 flop:acumulador|q[13] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 21.09 % ) " "Info: Total cell delay = 1.362 ns ( 21.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns ( 78.91 % ) " "Info: Total interconnect delay = 5.096 ns ( 78.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { s1 mux2:multiplexador1|y[13]~42 flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { s1 {} s1~combout {} mux2:multiplexador1|y[13]~42 {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 5.096ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 0.122ns 0.713ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { s1 mux2:multiplexador1|y[13]~42 flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { s1 {} s1~combout {} mux2:multiplexador1|y[13]~42 {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 5.096ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 21:22:29 2018 " "Info: Processing ended: Sun Jun 10 21:22:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
