<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006033A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006033</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17522290</doc-number><date>20211109</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202110759810.5</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>49</main-group><subgroup>02</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>28</main-group><subgroup>92</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1085</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>28</main-group><subgroup>91</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">CAPACITOR ARRAY STRUCTURE AND METHOD FOR FORMING SAME</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/CN2021/116895</doc-number><date>20210907</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17522290</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="obligated-assignee"><addressbook><orgname>CHANGXIN MEMORY TECHNOLOGIES, INC.</orgname><address><city>Hefei City</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Liu</last-name><first-name>Yanghao</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Xia</last-name><first-name>Jun</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Zhan</last-name><first-name>Kangshu</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Li</last-name><first-name>Sen</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>Wan</last-name><first-name>Qiang</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>Liu</last-name><first-name>Tao</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor><inventor sequence="06" designation="us-only"><addressbook><last-name>Xu</last-name><first-name>Penghui</first-name><address><city>Hefei</city><country>CN</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A method for forming a capacitor array structure includes the following operations. A base is formed, which includes a substrate, a stack structure located on the substrate and a mask layer located on the stack structure in which an etching window that penetrates the mask layer in a direction perpendicular to the substrate is provided. The stack structure is etched along the etching window to form a capacitor hole that penetrates the stack structure along the direction perpendicular to the substrate. A conductive layer that fills up the capacitor hole and the etching window and covers a top surface of the mask layer is formed. The conductive layer and the mask layer at a top surface of the stack structure are removed, and the conductive layer remaining in the capacitor hole forms a lower electrode.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="106.09mm" wi="135.89mm" file="US20230006033A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="117.18mm" wi="137.92mm" file="US20230006033A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="164.85mm" wi="120.82mm" file="US20230006033A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="152.74mm" wi="119.30mm" file="US20230006033A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="118.19mm" wi="114.81mm" file="US20230006033A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="110.32mm" wi="104.56mm" file="US20230006033A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="126.66mm" wi="106.85mm" file="US20230006033A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="119.89mm" wi="107.02mm" file="US20230006033A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="105.75mm" wi="104.99mm" file="US20230006033A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="121.41mm" wi="101.52mm" file="US20230006033A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="104.56mm" wi="109.22mm" file="US20230006033A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">The present application is a continuation application of International Application No. PCT/CN2021/116895, filed on Sep. 7, 2021, which claims priority to Chinese Patent Application No. 202110759810.5, filed on Jul. 5, 2021. The disclosures of International Application No. PCT/CN2021/116895 and Chinese Patent Application No. 202110759810.5 are hereby incorporated by reference in their entireties.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">A Dynamic Random Access Memory (DRAM) is a commonly used semiconductor structure in electronic devices such as computers, and is composed of a plurality of storage units. Each of the storage units typically includes a transistor and a capacitor. The transistor has a gate electrically connected to a word line, a source electrically connected to a bit line, and a drain electrically connected to the capacitor. A word line voltage on the word line can control on and off of the transistor, thus through the bit line, data information stored in the capacitor can be read or data information can be written into the capacitor.</p><p id="p-0004" num="0003">Due to limitations of the process method, feature sizes of capacitor holes in the formed capacitor array structure increase abnormally, thereby affecting the electrical property of the capacitor.</p><p id="p-0005" num="0004">Therefore, how to avoid the abnormal increase of the capacitor holes so as to improve the electrical property of the capacitor array structure is a technical problem that needs to be solved urgently at present.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0006" num="0005">The disclosure relates to the technical field of integrated circuit, in particular to a capacitor array structure and a method for forming the same.</p><p id="p-0007" num="0006">According to some embodiments, the disclosure provides a method for forming a capacitor array structure, which includes the following operations.</p><p id="p-0008" num="0007">A base is formed. The base includes a substrate, a stack structure located on the substrate and a mask layer located on the stack structure, in which an etching window that penetrates the mask layer in a direction perpendicular to the substrate is provided in the mask layer.</p><p id="p-0009" num="0008">The stack structure is etched along the etching window to form a capacitor hole that penetrates the stack structure along the direction perpendicular to the substrate.</p><p id="p-0010" num="0009">A conductive layer that fills up the capacitor hole and the etching window and covers a top surface of the mask layer is formed.</p><p id="p-0011" num="0010">The conductive layer and the mask layer at a top surface of the stack structure are removed, in which the conductive layer remaining in the capacitor hole forms a lower electrode.</p><p id="p-0012" num="0011">According to some other embodiments, the disclosure further provides a capacitor array structure, which is formed by using the above method for forming a capacitor array structure.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a flow chart of a method for forming a capacitor array structure in specific embodiments of the disclosure.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> to <figref idref="DRAWINGS">FIG. <b>2</b>H</figref> are schematic sectional views illustrating main processes in forming a capacitor array structure in specific embodiments of the disclosure.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of a capacitor array structure in specific embodiments of the disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0016" num="0015">Specific embodiments of a capacitor array structure and a method for forming the same provided by the disclosure will be described in combination with the drawings.</p><p id="p-0017" num="0016">The specific embodiment provides a method for forming a capacitor array structure. <figref idref="DRAWINGS">FIG. <b>1</b></figref> is a flow chart of a method for forming a capacitor array structure in specific embodiments of the disclosure, <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> to <figref idref="DRAWINGS">FIG. <b>2</b>G</figref> are schematic sectional views illustrating main processes in forming a capacitor array structure in specific embodiments of the disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> to <figref idref="DRAWINGS">FIG. <b>2</b>H</figref>, the method for forming a capacitor array structure provided by the specific embodiment includes the following operations.</p><p id="p-0018" num="0017">At S<b>11</b>, a base is formed, which includes a substrate <b>20</b>, a stack structure <b>22</b> located on the substrate <b>20</b> and a mask layer <b>23</b> located on the stack structure <b>22</b>, and an etching window <b>231</b> that penetrates the mask layer <b>23</b> in a direction perpendicular to the substrate <b>20</b> is provided in the mask layer <b>23</b>, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>.</p><p id="p-0019" num="0018">In some embodiments, forming the base particularly includes the following operations.</p><p id="p-0020" num="0019">A substrate <b>20</b> is provided.</p><p id="p-0021" num="0020">Support layers and sacrificial layers are alternately deposited on a surface of the substrate <b>20</b> to form the stack structure <b>22</b>.</p><p id="p-0022" num="0021">The mask layer <b>23</b> is formed on a surface of the stack structure <b>22</b>.</p><p id="p-0023" num="0022">The mask layer <b>23</b> is patterned, so that the etching window <b>231</b> that penetrates the mask layer <b>23</b> in a direction perpendicular to the substrate <b>20</b> is formed in the mask layer <b>23</b>.</p><p id="p-0024" num="0023">Specifically, the substrate <b>20</b> may be, but is not limited to, a silicon substrate, the specific embodiment takes a case where the substrate <b>20</b> is the silicon substrate as an example for description. In another example, the substrate <b>20</b> may be a semiconductor substrate, such as gallium nitride, gallium arsenide, gallium carbide, silicon carbide, or semiconductor-on-insulator (SOD, or the like. There are a plurality of capacitor contacts <b>21</b> arranged in an array in the substrate <b>20</b>. A material of the capacitor contacts <b>21</b> may be a conductive metal material, such as metal tungsten.</p><p id="p-0025" num="0024">In some embodiments, forming the stack structure <b>22</b> particularly includes the following operations.</p><p id="p-0026" num="0025">A bottom support layer <b>221</b> is deposited on the surface of the substrate <b>20</b>.</p><p id="p-0027" num="0026">A first sacrificial layer <b>222</b> is deposited on a surface of the bottom support layer <b>221</b>.</p><p id="p-0028" num="0027">An intermediate support layer <b>223</b> is deposited on a surface of the first sacrificial layer <b>222</b>.</p><p id="p-0029" num="0028">A second sacrificial layer <b>224</b> is deposited on a surface of the intermediate support layer <b>223</b>.</p><p id="p-0030" num="0029">A top support layer <b>225</b> is deposited at on surface of the second sacrificial layer <b>224</b>.</p><p id="p-0031" num="0030">Specifically, a chemical vapor deposition (CVD) process, a physical vapor deposition (PVD) process, or an atomic layer deposition (ALD) process may be used to sequentially deposit, along the direction perpendicular to the surface of the substrate <b>20</b>, the bottom support layer <b>221</b>, the first sacrificial layer <b>222</b>, the intermediate support layer <b>223</b>, the second sacrificial layer <b>224</b>, and the top support layer <b>225</b> on the surface of the substrate <b>20</b> to form the stack structure <b>22</b>. The above is merely illustrative, and those skilled in the art may select the specific number of the support layers and the sacrificial layers that needs to be deposited according to the actual needs, such as depending on factors, for example, the height of the capacitor required.</p><p id="p-0032" num="0031">In some embodiments, a material of the support layers includes a nitride material, and a material of the sacrificial layers includes an oxide material.</p><p id="p-0033" num="0032">For example, all of the bottom support layer <b>221</b>, the intermediate support layer <b>223</b>, and the top support layer <b>225</b> have the same material, which, for example, is silicon nitride; both the first sacrificial layer <b>222</b> and the second sacrificial layer <b>224</b> also have the same material, which, for example, is silica.</p><p id="p-0034" num="0033">After the stack structure <b>22</b> is formed, the mask layer <b>23</b> is deposited at a top surface of the stack structure <b>22</b> (that is, a surface, facing away from the substrate, of the stack structure <b>22</b>). A material of the mask layer <b>23</b> may be a hard mask material, such as polysilicon, and may also be an organic mask material, such as carbon. Afterwards, a patterned photoresist layer <b>24</b> is formed on the surface of the mask layer <b>23</b>, there is an opening <b>241</b> that exposes the mask layer <b>23</b> in the photoresist layer <b>24</b>, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>. Next, a dry etching process may be used to etch the mask layer <b>23</b> along the opening <b>241</b> to form an etching window <b>231</b> that exposes the stack structure in the mask layer <b>23</b> (that is, the etching window <b>231</b> penetrates the mask layer <b>23</b> along the direction perpendicular to the surface of the substrate <b>20</b>), as shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>.</p><p id="p-0035" num="0034">At S<b>12</b>, the stack structure <b>22</b> is etched along the etching window <b>231</b> to form a capacitor hole <b>25</b> that penetrates the stack structure <b>22</b> along the direction perpendicular to the substrate <b>20</b>, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>.</p><p id="p-0036" num="0035">In some embodiments, etching the stack structure <b>22</b> along the etching window <b>231</b> particularly includes the following operations.</p><p id="p-0037" num="0036">A first dry etching process is used to etch the stack structure <b>22</b> along the etching window <b>231</b>.</p><p id="p-0038" num="0037">Specifically, the first dry etching process may be used to etch the stack structure <b>22</b> down vertically along the etching window <b>231</b> to form the capacitor hole <b>25</b> that penetrates the stack structure <b>22</b> along the direction perpendicular to the substrate <b>20</b> and exposes the capacitor contact <b>21</b> in the substrate <b>20</b>. After the photoresist layer <b>24</b> is removed, a structure shown in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref> is obtained.</p><p id="p-0039" num="0038">At S<b>13</b>, a conductive layer <b>26</b> that fills up the capacitor hole <b>25</b> and the etching window <b>231</b> and covers the top surface of the mask layer <b>23</b> is formed, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>D</figref>.</p><p id="p-0040" num="0039">Specifically, after the capacitor hole <b>25</b> is formed, in order to sufficiently fill up the capacitor hole <b>25</b> and avoid generating voids, the ALD process may be used to deposit a conductive material so as to form the conductive layer <b>26</b> that fills up the capacitor hole <b>25</b> and the etching window <b>231</b> and covers the top surface of the mask layer <b>23</b>. A material of the conductive layer <b>26</b> may be, but is not limited to, TiN.</p><p id="p-0041" num="0040">In the embodiment, after the capacitor hole <b>25</b> is formed, firstly the capacitor hole <b>25</b> is filled up instead of removing the mask layer <b>23</b>, so as to avoid subsequent processes, such as the process of removing the mask layer <b>23</b> resulting in an abnormal increase in the feature size of the capacitor hole <b>25</b>.</p><p id="p-0042" num="0041">At S<b>14</b>, the conductive layer <b>26</b> and the mask layer <b>23</b> at the top surface of the stack structure <b>22</b> are removed, the conductive layer <b>26</b> remaining within the capacitor hole <b>25</b> forms a lower electrode <b>27</b>, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>F</figref>.</p><p id="p-0043" num="0042">In some embodiments, removing the conductive layer <b>26</b> and the mask layer <b>23</b> at the top surface of the stack structure <b>22</b> particularly includes the following operations.</p><p id="p-0044" num="0043">The conductive layer <b>26</b> that covers the top surface of the mask layer <b>23</b> and is located in the etching window <b>231</b> is removed and the mask layer <b>23</b> is exposed, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>E</figref>.</p><p id="p-0045" num="0044">The mask layer <b>23</b> is then removed.</p><p id="p-0046" num="0045">In order to avoid an influence on the conductive layer <b>26</b> filled within the capacitor hole <b>25</b> in the process of removing the mask layer <b>23</b>, the specific embodiment employs a stepwise removal, in which the conductive layer <b>26</b> that covers the top surface of the mask layer <b>23</b> and is located in the etching window <b>231</b> is removed firstly, and then the mask layer <b>23</b> is removed.</p><p id="p-0047" num="0046">In some embodiments, removing the conductive layer <b>26</b> that covers the top surface of the mask layer <b>23</b> and is located in the etching window <b>231</b> particularly includes the following operation.</p><p id="p-0048" num="0047">A second dry etching process is used to remove the conductive layer <b>26</b> that covers the top surface of the mask layer <b>23</b> and is located in the etching window <b>231</b>.</p><p id="p-0049" num="0048">In some embodiments, removing the conductive layer <b>26</b> that covers the top surface of the mask layer <b>23</b> and is located in the etching window <b>231</b> particularly includes the following operation.</p><p id="p-0050" num="0049">A second dry etching process is used to remove the conductive layer <b>26</b> that covers the top surface of the mask layer <b>23</b> and is located in the etching window <b>231</b> as well as a portion of the mask layer <b>23</b>.</p><p id="p-0051" num="0050">In some embodiments, the method for forming a semiconductor structure includes the following operation.</p><p id="p-0052" num="0051">An etching parameter of the second dry etching process is controlled so that the top surface of the remaining conductive layer <b>26</b> is flush with the top surface of the stack structure <b>22</b>.</p><p id="p-0053" num="0052">In some embodiments, the etching parameter includes an etching time.</p><p id="p-0054" num="0053">Specifically, a second dry etchant used in the second dry etching process may be selected such that an etching rate of the second dry etchant on the conductive layer <b>26</b> is greater than an etching rate of the second dry etchant on the mask layer <b>23</b>, and by predetermining the specific value of the etch rate of the second dry etchant on the conductive layer <b>26</b> and the specific value of the etch rate of the second dry etchant on the mask layer <b>23</b>, it is possible to precisely control the amount of the etched conductive layer <b>26</b> by controlling the etching time in the course of etching, and thus the top surface of the remaining conductive layer <b>26</b> is flush with the top surface of the stack structure <b>22</b>, thereby avoiding a damage to the conductive layer <b>26</b> inside the capacitor hole <b>25</b> and ensuring the morphology integrity of the subsequently formed lower electrode <b>27</b>.</p><p id="p-0055" num="0054">Those skilled in the art may further make the top surface of the remaining conductive layer <b>26</b> flush with the top surface of the stack structure <b>22</b> by controlling other etching parameters, such as selecting a second dry etchant and/or adjusting the flow rate of the second dry etchant, which is not limited in this specific embodiment.</p><p id="p-0056" num="0055">In some embodiments, an etching selection ratio of the second dry etchant used in the second dry etching process between the conductive layer <b>26</b> and the mask layer <b>23</b> is greater than 2, for example, may be 3, 5, 8, 10, or 20.</p><p id="p-0057" num="0056">In some embodiments, the material of the conductive layer <b>26</b> includes TiN, the material of the mask layer <b>23</b> includes polysilicon.</p><p id="p-0058" num="0057">In some embodiments, the second dry etchant used in the second dry etching process includes a mixed gas of Cl<sub>2 </sub>and BCl<sub>3</sub>.</p><p id="p-0059" num="0058">Specifically, when the material of the conductive layer <b>26</b> includes TiN and the material of the mask layer <b>23</b> includes polysilicon, the mixed gas of Cl<sub>2 </sub>and BCl<sub>3 </sub>is selected as the second dry etchant, which can effectively improve the etching selection ratio between the conductive layer <b>26</b> and the mask layer <b>23</b>, therefore it is possible to sufficiently remove the conductive layer <b>26</b> on the top surface of the mask layer <b>23</b> and in the etching window <b>231</b>.</p><p id="p-0060" num="0059">In some embodiments, removing the mask layer <b>23</b> particularly includes the following operation.</p><p id="p-0061" num="0060">A third dry etching process is used to remove the mask layer <b>23</b>.</p><p id="p-0062" num="0061">In some embodiments, the etching selection ratio of a third dry etchant used in the third dry etching process between the mask layer <b>23</b> and the conductive layer <b>26</b> is greater than 10, for example, may be 15, 20, 30, 50, or 100.</p><p id="p-0063" num="0062">In some embodiments, the etching selection ratio of the third dry etchant between the mask layer <b>23</b> and the conductive layer <b>26</b> is greater than the etching selection ratio of the second dry etchant between the conductive layer <b>26</b> and the mask layer <b>23</b>.</p><p id="p-0064" num="0063">In some embodiments, the third dry etchant used in the third dry etching process includes a mixed gas of HBr and Cl<sub>2</sub>.</p><p id="p-0065" num="0064">Specifically, in order to avoid the damage to the lower electrode <b>27</b> in the process of removing the remaining mask layer <b>23</b>, it is necessary to control that the etching selection ratio of the third dry etchant between the mask layer <b>23</b> and the conductive layer <b>26</b> is greater than the etching selection ratio of the second dry etchant between the conductive layer <b>26</b> and the mask layer <b>23</b>. For example, when the material of the conductive layer <b>26</b> includes TiN and the material of the mask layer <b>23</b> includes polysilicon, and the mixed gas containing HBr and Cl<sub>2 </sub>is selected as the third dry etchant, there is no damage to the lower electrode <b>27</b> within the capacitor hole <b>25</b> while the mask layer <b>23</b> is sufficiently removed.</p><p id="p-0066" num="0065">In some embodiments, after the mask layer <b>23</b> is removed, the method further includes the following operation.</p><p id="p-0067" num="0066">The top surface of the stack structure <b>22</b> and the top surface of the lower electrode <b>27</b> are cleaned.</p><p id="p-0068" num="0067">Specifically, in order to avoid the influence of the polymer generated in the process of etching the mask layer <b>23</b> or the residual third dry etchant on subsequent processes, such as the influence on subsequent deposition of a dielectric layer and an upper electrode, after the mask layer <b>23</b> is etched away, deionized water may be used to clean the top surface of the stack structure <b>22</b> and the top surface of the lower electrode <b>27</b> to remove residual impurities.</p><p id="p-0069" num="0068">Afterwards, the dry etching process may be used to remove a portion of the top support layer <b>225</b> to expose the second sacrificial layer <b>224</b>; then a wet etch process is used to remove all of the second sacrificial layer <b>224</b>; next, a portion of the intermediate support layer <b>223</b> is etched to expose the first sacrificial layer <b>222</b>; after all of the first sacrificial layer <b>222</b> is removed with the wet etch process, a structure as shown in <figref idref="DRAWINGS">FIG. <b>2</b>G</figref> is obtained. Next, a dielectric layer <b>28</b> is deposited on the surface of the lower electrode <b>27</b>, the surface of the remaining top support layer <b>225</b>, the surface of the remaining intermediate support layer <b>223</b>, and the surface of the bottom support layer <b>221</b>, and an upper electrode <b>29</b> is deposited on the surface of the dielectric layer <b>28</b>. Then, a conductive filling layer <b>30</b>, that covers the surface of the upper electrode <b>29</b> and fills up recesses in the upper electrode <b>29</b>, is formed to form a pillar-shaped capacitor as shown in <figref idref="DRAWINGS">FIG. <b>2</b>H</figref>. A material of the dielectric layer <b>28</b> may be an oxide material having a high dielectric constant. A material of the upper electrode <b>29</b> may be the same as the material of the lower electrode <b>27</b>, for example, both are TiN. A material of the conductive filling layer <b>30</b> may be polysilicon.</p><p id="p-0070" num="0069">Moreover, the specific embodiment further provides a capacitor array structure, which is formed by using the method for forming a capacitor array structure as mentioned in any of the above embodiments. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of a capacitor array structure in specific embodiments of the disclosure.</p><p id="p-0071" num="0070">As for the capacitor array structure and the method for forming the same provided in the specific embodiment, the mask layer is removed after the conductive layer that fills up the capacitor hole and covers the top surface of the mask layer is formed, so that an abnormal enlarge in the feature size of the capacitor hole in the process of removing the mask layer is avoided, thereby ensuring the feature size of the formed lower electrode and improving the electrical property of the capacitor array structure.</p><p id="p-0072" num="0071">The above are only the preferred embodiments of this application. It should be pointed out that for those of ordinary skill in the art, several improvements and modifications may further be made without departing from the principle of this disclosure, and these improvements and modifications may also be considered as falling in the scope of protection of this disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method for forming a capacitor array structure, comprising:<claim-text>forming a base, the base comprising a substrate, a stack structure located on the substrate and a mask layer located on the stack structure, in which an etching window that penetrates the mask layer in a direction perpendicular to the substrate being provided in the mask layer;</claim-text><claim-text>etching the stack structure along the etching window to form a capacitor hole that penetrates the stack structure along the direction perpendicular to the substrate;</claim-text><claim-text>forming a conductive layer that fills up the capacitor hole and the etching window and covers a top surface of the mask layer; and</claim-text><claim-text>removing the conductive layer and the mask layer at a top surface of the stack structure, the conductive layer remaining in the capacitor hole forming a lower electrode.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein forming the base particularly comprises:<claim-text>providing a substrate;</claim-text><claim-text>alternately depositing support layers and sacrificial layers on a surface of the substrate to form the stack structure;</claim-text><claim-text>forming the mask layer at a surface of the stack structure; and</claim-text><claim-text>patterning the mask layer to form the etching window in the mask layer, that penetrates the mask layer along the direction perpendicular to the substrate.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein forming the stack structure particularly comprises:<claim-text>depositing a bottom support layer on the surface of the substrate;</claim-text><claim-text>depositing a first sacrificial layer on a surface of the bottom support layer;</claim-text><claim-text>depositing an intermediate support layer on a surface of the first sacrificial layer;</claim-text><claim-text>depositing a second sacrificial layer on a surface of the intermediate support layer; and</claim-text><claim-text>depositing a top support layer on a surface of the second sacrificial layer.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein a material of the support layers includes a nitride material, and a material of the sacrificial layers includes an oxide material.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein etching the stack structure along the etching window particularly comprises:<claim-text>etching the stack structure along the etching window with a first dry etching process.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein removing the conductive layer and the mask layer at the top surface of the stack structure particularly comprises:<claim-text>removing the conductive layer that covers the top surface of the mask layer and locates in the etching window to expose the mask layer; and</claim-text><claim-text>removing the mask layer.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein removing the conductive layer that covers the top surface of the mask layer and is located in the etching window particularly comprises:<claim-text>removing the conductive layer that covers the top surface of the mask layer and locates in the etching window with a second dry etching process; or</claim-text><claim-text>removing the conductive layer that covers the top surface of the mask layer and locates in the etching window as well as a portion of the mask layer with a second dry etching process.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00007">claim 7</claim-ref>, comprising:<claim-text>controlling an etching parameter of the second dry etching process so that a top surface of the remaining conductive layer is flush with the top surface of the stack structure.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the etching parameter includes an etching time.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein an etching selection ratio of a second dry etchant used in the second dry etching process between the conductive layer and the mask layer is greater than 2.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a material of the conductive layer includes TiN, and a material of the mask layer includes polysilicon.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a second dry etchant used in the second dry etching process includes a mixed gas of Cl<sub>2 </sub>and BCl<sub>3</sub>.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein removing the mask layer particularly comprises:<claim-text>removing the mask layer with a third dry etching process.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein an etching selection ratio of a third dry etchant used in the third dry etching process between the mask layer and the conductive layer is greater than 10.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the etching selection ratio of the third dry etchant between the mask layer and the conductive layer is greater than an selection ratio of the second dry etchant between the conductive layer and the mask layer.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the third dry etchant used in the third dry etching process includes a mixed gas of HBr and Cl<sub>2</sub>.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The method for forming a capacitor array structure of <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising:<claim-text>cleaning the top surface of the stack structure and a top surface of the lower electrode after removing the mask layer.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A capacitor array structure, which is formed by using the method for forming a capacitor array structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text></claim></claims></us-patent-application>