{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507060653423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507060653426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 16:57:33 2017 " "Processing started: Tue Oct  3 16:57:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507060653426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060653426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060653426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507060653800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507060653800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise1.v 4 4 " "Found 4 design units, including 4 entities, in source file exercise1.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise1a " "Found entity 1: exercise1a" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663660 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise1b " "Found entity 2: exercise1b" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663660 ""} { "Info" "ISGN_ENTITY_NAME" "3 exercise1c " "Found entity 3: exercise1c" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663660 ""} { "Info" "ISGN_ENTITY_NAME" "4 exercise1d " "Found entity 4: exercise1d" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise7.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise7 " "Found entity 1: exercise7" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663667 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise7tb " "Found entity 2: exercise7tb" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise4.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise4 " "Found entity 1: exercise4" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663673 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise4tb " "Found entity 2: exercise4tb" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663679 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise3 " "Found entity 2: exercise3" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2.v 1 1 " "Found 1 design units, including 1 entities, in source file exercise2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise2 " "Found entity 1: exercise2" {  } { { "exercise2.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise6.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise6.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise6 " "Found entity 1: exercise6" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663690 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise6tb " "Found entity 2: exercise6tb" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise5.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise5 " "Found entity 1: exercise5" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663696 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise5tb " "Found entity 2: exercise5tb" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_1.v 1 1 " "Found 1 design units, including 1 entities, in source file list_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 list_1 " "Found entity 1: list_1" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663707 ""} { "Info" "ISGN_ENTITY_NAME" "2 alutb " "Found entity 2: alutb" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060663707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out exercise3.v(35) " "Verilog HDL Implicit Net warning at exercise3.v(35): created implicit net for \"carry_out\"" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "list_1 " "Elaborating entity \"list_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507060663981 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_tmp list_1.v(2) " "Output port \"output_tmp\" at list_1.v(2) has no driver" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507060663983 "|list_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise4tb exercise4tb:e4tb " "Elaborating entity \"exercise4tb\" for hierarchy \"exercise4tb:e4tb\"" {  } { { "list_1.v" "e4tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663985 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise4.v(80) " "Verilog HDL warning at exercise4.v(80): ignoring unsupported system task" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 80 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060663986 "|list_1|exercise4tb:e4tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise4.v(101) " "Verilog HDL warning at exercise4.v(101): ignoring unsupported system task" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 101 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060663986 "|list_1|exercise4tb:e4tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise4 exercise4tb:e4tb\|exercise4:e4 " "Elaborating entity \"exercise4\" for hierarchy \"exercise4tb:e4tb\|exercise4:e4\"" {  } { { "exercise4.v" "e4" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_floor exercise4.v(20) " "Verilog HDL or VHDL warning at exercise4.v(20): object \"next_floor\" assigned a value but never read" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 exercise4.v(26) " "Verilog HDL assignment warning at exercise4.v(26): truncated value with size 3 to match size of target (2)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(30) " "Verilog HDL assignment warning at exercise4.v(30): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(31) " "Verilog HDL assignment warning at exercise4.v(31): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(32) " "Verilog HDL assignment warning at exercise4.v(32): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(33) " "Verilog HDL assignment warning at exercise4.v(33): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(34) " "Verilog HDL assignment warning at exercise4.v(34): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(35) " "Verilog HDL assignment warning at exercise4.v(35): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(36) " "Verilog HDL assignment warning at exercise4.v(36): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exercise4.v(29) " "Verilog HDL Case Statement warning at exercise4.v(29): incomplete case statement has no default case item" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(43) " "Verilog HDL assignment warning at exercise4.v(43): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(44) " "Verilog HDL assignment warning at exercise4.v(44): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(45) " "Verilog HDL assignment warning at exercise4.v(45): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(46) " "Verilog HDL assignment warning at exercise4.v(46): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(47) " "Verilog HDL assignment warning at exercise4.v(47): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(48) " "Verilog HDL assignment warning at exercise4.v(48): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(49) " "Verilog HDL assignment warning at exercise4.v(49): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exercise4.v(41) " "Verilog HDL Case Statement warning at exercise4.v(41): incomplete case statement has no default case item" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 exercise4.v(55) " "Verilog HDL assignment warning at exercise4.v(55): truncated value with size 3 to match size of target (2)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 exercise4.v(58) " "Verilog HDL assignment warning at exercise4.v(58): truncated value with size 3 to match size of target (2)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state exercise4.v(24) " "Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_floor_u exercise4.v(24) " "Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable \"next_floor_u\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_floor_d exercise4.v(24) " "Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable \"next_floor_d\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[0\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[0\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[1\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[1\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663990 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[2\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[2\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[3\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[3\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[0\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[0\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[1\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[1\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[2\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[2\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[3\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[3\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] exercise4.v(29) " "Inferred latch for \"state\[0\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] exercise4.v(29) " "Inferred latch for \"state\[1\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise5tb exercise5tb:e5tb " "Elaborating entity \"exercise5tb\" for hierarchy \"exercise5tb:e5tb\"" {  } { { "list_1.v" "e5tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663991 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise5.v(61) " "Verilog HDL warning at exercise5.v(61): ignoring unsupported system task" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 61 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060663993 "|list_1|exercise5tb:e5tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock exercise5.v(65) " "Verilog HDL warning at exercise5.v(65): assignments to clock create a combinational loop" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 65 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1507060663993 "|list_1|exercise5tb:e5tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise5 exercise5tb:e5tb\|exercise5:e5 " "Elaborating entity \"exercise5\" for hierarchy \"exercise5tb:e5tb\|exercise5:e5\"" {  } { { "exercise5.v" "e5" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise6tb exercise6tb:e6tb " "Elaborating entity \"exercise6tb\" for hierarchy \"exercise6tb:e6tb\"" {  } { { "list_1.v" "e6tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663996 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise6.v(125) " "Verilog HDL warning at exercise6.v(125): ignoring unsupported system task" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 125 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060663997 "|list_1|exercise6tb:e6tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise6 exercise6tb:e6tb\|exercise6:e6 " "Elaborating entity \"exercise6\" for hierarchy \"exercise6tb:e6tb\|exercise6:e6\"" {  } { { "exercise6.v" "e6" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060663998 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state exercise6.v(31) " "Verilog HDL Always Construct warning at exercise6.v(31): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060663999 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] exercise6.v(31) " "Inferred latch for \"state\[0\]\" at exercise6.v(31)" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663999 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] exercise6.v(31) " "Inferred latch for \"state\[1\]\" at exercise6.v(31)" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663999 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] exercise6.v(31) " "Inferred latch for \"state\[2\]\" at exercise6.v(31)" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060663999 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise7tb exercise7tb:e7tb " "Elaborating entity \"exercise7tb\" for hierarchy \"exercise7tb:e7tb\"" {  } { { "list_1.v" "e7tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060664000 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise7.v(82) " "Verilog HDL warning at exercise7.v(82): ignoring unsupported system task" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 82 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060664001 "|list_1|exercise7tb:e7tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk exercise7.v(86) " "Verilog HDL warning at exercise7.v(86): assignments to clk create a combinational loop" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 86 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1507060664001 "|list_1|exercise7tb:e7tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise7 exercise7tb:e7tb\|exercise7:e7 " "Elaborating entity \"exercise7\" for hierarchy \"exercise7tb:e7tb\|exercise7:e7\"" {  } { { "exercise7.v" "e7" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060664002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alutb alutb:alu1tb " "Elaborating entity \"alutb\" for hierarchy \"alutb:alu1tb\"" {  } { { "list_1.v" "alu1tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060664006 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "registers alu.v(67) " "Verilog HDL error at alu.v(67): can't resolve reference to object \"registers\"" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 67 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060664007 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "alutb:alu1tb " "Can't elaborate user hierarchy \"alutb:alu1tb\"" {  } { { "list_1.v" "alu1tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 8 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060664008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507060664134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  3 16:57:44 2017 " "Processing ended: Tue Oct  3 16:57:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507060664134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507060664134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507060664134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060664134 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060664280 ""}
