{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532023845904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532023845909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 19 15:10:45 2018 " "Processing started: Thu Jul 19 15:10:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532023845909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532023845909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULAVV -c ULAVV " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULAVV -c ULAVV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532023845910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532023846373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behv " "Found design unit 1: ULA-behv" {  } { { "../ULA-VHDL-master/ula.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847416 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA-VHDL-master/ula.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532023847416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alunoic/Downloads/ULA-VHDL-master/Sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alunoic/Downloads/ULA-VHDL-master/Sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doSUB-behv " "Found design unit 1: doSUB-behv" {  } { { "../ULA-VHDL-master/Sub.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/Sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847418 ""} { "Info" "ISGN_ENTITY_NAME" "1 doSUB " "Found entity 1: doSUB" {  } { { "../ULA-VHDL-master/Sub.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/Sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532023847418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alunoic/Downloads/ULA-VHDL-master/Soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alunoic/Downloads/ULA-VHDL-master/Soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doSUM-behv " "Found design unit 1: doSUM-behv" {  } { { "../ULA-VHDL-master/Soma.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/Soma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847419 ""} { "Info" "ISGN_ENTITY_NAME" "1 doSUM " "Found entity 1: doSUM" {  } { { "../ULA-VHDL-master/Soma.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/Soma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532023847419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alunoic/Downloads/ULA-VHDL-master/Or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alunoic/Downloads/ULA-VHDL-master/Or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doOR-behv " "Found design unit 1: doOR-behv" {  } { { "../ULA-VHDL-master/Or.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/Or.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847420 ""} { "Info" "ISGN_ENTITY_NAME" "1 doOR " "Found entity 1: doOR" {  } { { "../ULA-VHDL-master/Or.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/Or.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532023847420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alunoic/Downloads/ULA-VHDL-master/And.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alunoic/Downloads/ULA-VHDL-master/And.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doAND-behv " "Found design unit 1: doAND-behv" {  } { { "../ULA-VHDL-master/And.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/And.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847421 ""} { "Info" "ISGN_ENTITY_NAME" "1 doAND " "Found entity 1: doAND" {  } { { "../ULA-VHDL-master/And.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/And.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532023847421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532023847421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532023847520 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outAdd ula.vhd(35) " "VHDL Process Statement warning at ula.vhd(35): signal \"outAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA-VHDL-master/ula.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532023847524 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outSub ula.vhd(37) " "VHDL Process Statement warning at ula.vhd(37): signal \"outSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA-VHDL-master/ula.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532023847525 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outAnd ula.vhd(39) " "VHDL Process Statement warning at ula.vhd(39): signal \"outAnd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA-VHDL-master/ula.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532023847525 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outOr ula.vhd(41) " "VHDL Process Statement warning at ula.vhd(41): signal \"outOr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA-VHDL-master/ula.vhd" "" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532023847525 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doSUM doSUM:ADDER " "Elaborating entity \"doSUM\" for hierarchy \"doSUM:ADDER\"" {  } { { "../ULA-VHDL-master/ula.vhd" "ADDER" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532023847530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doSUB doSUB:SUBBER " "Elaborating entity \"doSUB\" for hierarchy \"doSUB:SUBBER\"" {  } { { "../ULA-VHDL-master/ula.vhd" "SUBBER" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532023847534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doAND doAND:ANDER " "Elaborating entity \"doAND\" for hierarchy \"doAND:ANDER\"" {  } { { "../ULA-VHDL-master/ula.vhd" "ANDER" { Text "/home/alunoic/Downloads/ULA-VHDL-master/ula.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532023847537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532023848693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532023848693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532023849046 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532023849046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532023849046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532023849046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532023849077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 19 15:10:49 2018 " "Processing ended: Thu Jul 19 15:10:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532023849077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532023849077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532023849077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532023849077 ""}
