#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|


#Text=[0340]FIGS. 26A to 26C are diagrams for explaining an AD conversion processing procedure of the reference signal comparison type according to the second example of the fourth embodiment.
1-1	0-1	[	_	
1-2	1-5	0340	_	
1-3	5-6	]	_	
1-4	6-10	FIGS	_	
1-5	10-11	.	_	
1-6	12-15	26A	_	
1-7	16-18	to	_	
1-8	19-22	26C	_	
1-9	23-26	are	_	
1-10	27-35	diagrams	_	
1-11	36-39	for	_	
1-12	40-50	explaining	_	
1-13	51-53	an	_	
1-14	54-56	AD	_	
1-15	57-67	conversion	_	
1-16	68-78	processing	_	
1-17	79-88	procedure	_	
1-18	89-91	of	_	
1-19	92-95	the	_	
1-20	96-105	reference	_	
1-21	106-112	signal	_	
1-22	113-123	comparison	_	
1-23	124-128	type	_	
1-24	129-138	according	_	
1-25	139-141	to	_	
1-26	142-145	the	_	
1-27	146-152	second	_	
1-28	153-160	example	_	
1-29	161-163	of	_	
1-30	164-167	the	_	
1-31	168-174	fourth	_	
1-32	175-185	embodiment	_	
1-33	185-186	.	_	

#Text=In the first example, it is assumed that time necessary for switching of the switch 410 in the operation-current-switching control unit 400 of the readout-current control unit 24 and a comparison operation in the voltage comparing unit 252 is sufficiently short and is also sufficiently short compared with time (AD unit Tad) in which a potential of the reference signal Vslop changes 2 LSB.
2-1	187-189	In	_	
2-2	190-193	the	_	
2-3	194-199	first	_	
2-4	200-207	example	_	
2-5	207-208	,	_	
2-6	209-211	it	_	
2-7	212-214	is	_	
2-8	215-222	assumed	_	
2-9	223-227	that	_	
2-10	228-232	time	_	
2-11	233-242	necessary	_	
2-12	243-246	for	_	
2-13	247-256	switching	_	
2-14	257-259	of	_	
2-15	260-263	the	_	
2-16	264-270	switch	_	
2-17	271-274	410	_	
2-18	275-277	in	_	
2-19	278-281	the	_	
2-20	282-309	operation-current-switching	_	
2-21	310-317	control	_	
2-22	318-322	unit	_	
2-23	323-326	400	_	
2-24	327-329	of	_	
2-25	330-333	the	_	
2-26	334-349	readout-current	_	
2-27	350-357	control	_	
2-28	358-362	unit	_	
2-29	363-365	24	_	
2-30	366-369	and	_	
2-31	370-371	a	_	
2-32	372-382	comparison	_	
2-33	383-392	operation	_	
2-34	393-395	in	_	
2-35	396-399	the	_	
2-36	400-407	voltage	_	
2-37	408-417	comparing	_	
2-38	418-422	unit	_	
2-39	423-426	252	_	
2-40	427-429	is	_	
2-41	430-442	sufficiently	_	
2-42	443-448	short	_	
2-43	449-452	and	_	
2-44	453-455	is	_	
2-45	456-460	also	_	
2-46	461-473	sufficiently	_	
2-47	474-479	short	_	
2-48	480-488	compared	_	
2-49	489-493	with	_	
2-50	494-498	time	_	
2-51	499-500	(	_	
2-52	500-502	AD	_	
2-53	503-507	unit	_	
2-54	508-511	Tad	_	
2-55	511-512	)	_	
2-56	513-515	in	_	
2-57	516-521	which	_	
2-58	522-523	a	_	
2-59	524-533	potential	_	
2-60	534-536	of	_	
2-61	537-540	the	_	
2-62	541-550	reference	_	
2-63	551-557	signal	_	
2-64	558-563	Vslop	_	
2-65	564-571	changes	_	
2-66	572-573	2	_	
2-67	574-577	LSB	_	
2-68	577-578	.	_	

#Text=However, actually, in some case, the time is not short in this way.
#Text=[0341]For example, as shown in FIG. 26A, time equal to or longer than .beta. clocks and shorter than ".beta.+1" clocks of the count clock CKdac (.beta. is referred to as processing delay clock width) is further necessary until comparison processing at the pixel signal voltage Vx_2 is completed after comparison processing at the pixel signal voltage Vx_1.
3-1	579-586	However	_	
3-2	586-587	,	_	
3-3	588-596	actually	_	
3-4	596-597	,	_	
3-5	598-600	in	_	
3-6	601-605	some	_	
3-7	606-610	case	_	
3-8	610-611	,	_	
3-9	612-615	the	_	
3-10	616-620	time	_	
3-11	621-623	is	_	
3-12	624-627	not	_	
3-13	628-633	short	_	
3-14	634-636	in	_	
3-15	637-641	this	_	
3-16	642-645	way	_	
3-17	645-646	.	_	
3-18	647-648	[	_	
3-19	648-652	0341	_	
3-20	652-653	]	_	
3-21	653-656	For	_	
3-22	657-664	example	_	
3-23	664-665	,	_	
3-24	666-668	as	_	
3-25	669-674	shown	_	
3-26	675-677	in	_	
3-27	678-681	FIG	_	
3-28	681-682	.	_	
3-29	683-686	26A	_	
3-30	686-687	,	_	
3-31	688-692	time	_	
3-32	693-698	equal	_	
3-33	699-701	to	_	
3-34	702-704	or	_	
3-35	705-711	longer	_	
3-36	712-716	than	_	
3-37	717-718	.	_	
3-38	718-722	beta	_	
3-39	722-723	.	_	
3-40	724-730	clocks	_	
3-41	731-734	and	_	
3-42	735-742	shorter	_	
3-43	743-747	than	_	
3-44	748-749	"	_	
3-45	749-750	.	_	
3-46	750-754	beta	_	
3-47	754-755	.	_	
3-48	755-756	+	_	
3-49	756-757	1	_	
3-50	757-758	"	_	
3-51	759-765	clocks	_	
3-52	766-768	of	_	
3-53	769-772	the	_	
3-54	773-778	count	_	
3-55	779-784	clock	_	
3-56	785-790	CKdac	_	
3-57	791-792	(	_	
3-58	792-793	.	_	
3-59	793-797	beta	_	
3-60	797-798	.	_	
3-61	799-801	is	_	
3-62	802-810	referred	_	
3-63	811-813	to	_	
3-64	814-816	as	_	
3-65	817-827	processing	_	
3-66	828-833	delay	_	
3-67	834-839	clock	_	
3-68	840-845	width	_	
3-69	845-846	)	_	
3-70	847-849	is	_	
3-71	850-857	further	_	
3-72	858-867	necessary	_	
3-73	868-873	until	_	
3-74	874-884	comparison	_	
3-75	885-895	processing	_	
3-76	896-898	at	_	
3-77	899-902	the	_	
3-78	903-908	pixel	_	
3-79	909-915	signal	_	
3-80	916-923	voltage	_	
3-81	924-926	Vx	_	
3-82	926-927	_	_	
3-83	927-928	2	_	
3-84	929-931	is	_	
3-85	932-941	completed	_	
3-86	942-947	after	_	
3-87	948-958	comparison	_	
3-88	959-969	processing	_	
3-89	970-972	at	_	
3-90	973-976	the	_	
3-91	977-982	pixel	_	
3-92	983-989	signal	_	
3-93	990-997	voltage	_	
3-94	998-1000	Vx	_	
3-95	1000-1001	_	_	
3-96	1001-1002	1	_	
3-97	1002-1003	.	_	

#Text=In this case, in the processing in the first example, the counter unit 254 stores a count value "T+.beta.".
4-1	1004-1006	In	_	
4-2	1007-1011	this	_	
4-3	1012-1016	case	_	
4-4	1016-1017	,	_	
4-5	1018-1020	in	_	
4-6	1021-1024	the	_	
4-7	1025-1035	processing	_	
4-8	1036-1038	in	_	
4-9	1039-1042	the	_	
4-10	1043-1048	first	_	
4-11	1049-1056	example	_	
4-12	1056-1057	,	_	
4-13	1058-1061	the	_	
4-14	1062-1069	counter	_	
4-15	1070-1074	unit	_	
4-16	1075-1078	254	_	
4-17	1079-1085	stores	_	
4-18	1086-1087	a	_	
4-19	1088-1093	count	_	
4-20	1094-1099	value	_	
4-21	1100-1101	"	_	
4-22	1101-1102	T	_	
4-23	1102-1103	+	_	
4-24	1103-1104	.	_	
4-25	1104-1108	beta	_	
4-26	1108-1109	.	_	
4-27	1109-1110	"	_	
4-28	1110-1111	.	_	

#Text=In processing for deciding pixel data, since the counter unit 254 outputs "2 (T+.beta.)-1" or 2 (T+.beta.) as a final count value, an error occurs.
5-1	1112-1114	In	*[1]	
5-2	1115-1125	processing	*[1]	
5-3	1126-1129	for	*[1]	
5-4	1130-1138	deciding	*[1]	
5-5	1139-1144	pixel	*[1]	
5-6	1145-1149	data	*[1]	
5-7	1149-1150	,	*[1]	
5-8	1151-1156	since	*[1]	
5-9	1157-1160	the	*[1]	
5-10	1161-1168	counter	*[1]	
5-11	1169-1173	unit	*[1]	
5-12	1174-1177	254	*[1]	
5-13	1178-1185	outputs	*[1]	
5-14	1186-1187	"	*[1]	
5-15	1187-1188	2	*[1]	
5-16	1189-1190	(	*[1]	
5-17	1190-1191	T	*[1]	
5-18	1191-1192	+	*[1]	
5-19	1192-1193	.	*[1]	
5-20	1193-1197	beta	*[1]	
5-21	1197-1198	.	*[1]	
5-22	1198-1199	)	*[1]	
5-23	1199-1200	-	*[1]	
5-24	1200-1201	1	*[1]	
5-25	1201-1202	"	*[1]	
5-26	1203-1205	or	*[1]	
5-27	1206-1207	2	*[1]	
5-28	1208-1209	(	*[1]	
5-29	1209-1210	T	*[1]	
5-30	1210-1211	+	*[1]	
5-31	1211-1212	.	*[1]	
5-32	1212-1216	beta	*[1]	
5-33	1216-1217	.	*[1]	
5-34	1217-1218	)	*[1]	
5-35	1219-1221	as	*[1]	
5-36	1222-1223	a	*[1]	
5-37	1224-1229	final	*[1]	
5-38	1230-1235	count	*[1]	
5-39	1236-1241	value	*[1]	
5-40	1241-1242	,	*[1]	
5-41	1243-1245	an	*[1]	
5-42	1246-1251	error	*[1]	
5-43	1252-1258	occurs	*[1]	
5-44	1258-1259	.	*[1]	

#Text=This is similar to the problem in the first example of the first embodiment.
#Text=[0342]To solve this problem, in the same manner as the measures taken in the second example of the first embodiment, it is sufficient to set, according to the processing delay clock width .beta., the pixel signal voltage Vx_2 "1+2.beta."
6-1	1260-1264	This	_	
6-2	1265-1267	is	_	
6-3	1268-1275	similar	_	
6-4	1276-1278	to	_	
6-5	1279-1282	the	_	
6-6	1283-1290	problem	_	
6-7	1291-1293	in	_	
6-8	1294-1297	the	_	
6-9	1298-1303	first	_	
6-10	1304-1311	example	_	
6-11	1312-1314	of	_	
6-12	1315-1318	the	_	
6-13	1319-1324	first	_	
6-14	1325-1335	embodiment	_	
6-15	1335-1336	.	_	
6-16	1337-1338	[	_	
6-17	1338-1342	0342	_	
6-18	1342-1343	]	_	
6-19	1343-1345	To	_	
6-20	1346-1351	solve	_	
6-21	1352-1356	this	_	
6-22	1357-1364	problem	_	
6-23	1364-1365	,	_	
6-24	1366-1368	in	_	
6-25	1369-1372	the	_	
6-26	1373-1377	same	_	
6-27	1378-1384	manner	_	
6-28	1385-1387	as	_	
6-29	1388-1391	the	_	
6-30	1392-1400	measures	_	
6-31	1401-1406	taken	_	
6-32	1407-1409	in	_	
6-33	1410-1413	the	_	
6-34	1414-1420	second	_	
6-35	1421-1428	example	_	
6-36	1429-1431	of	_	
6-37	1432-1435	the	_	
6-38	1436-1441	first	_	
6-39	1442-1452	embodiment	_	
6-40	1452-1453	,	_	
6-41	1454-1456	it	_	
6-42	1457-1459	is	_	
6-43	1460-1470	sufficient	_	
6-44	1471-1473	to	_	
6-45	1474-1477	set	_	
6-46	1477-1478	,	_	
6-47	1479-1488	according	_	
6-48	1489-1491	to	_	
6-49	1492-1495	the	_	
6-50	1496-1506	processing	_	
6-51	1507-1512	delay	_	
6-52	1513-1518	clock	_	
6-53	1519-1524	width	_	
6-54	1525-1526	.	_	
6-55	1526-1530	beta	_	
6-56	1530-1531	.	_	
6-57	1531-1532	,	_	
6-58	1533-1536	the	_	
6-59	1537-1542	pixel	_	
6-60	1543-1549	signal	_	
6-61	1550-1557	voltage	_	
6-62	1558-1560	Vx	_	
6-63	1560-1561	_	_	
6-64	1561-1562	2	_	
6-65	1563-1564	"	_	
6-66	1564-1565	1	_	
6-67	1565-1566	+	_	
6-68	1566-1567	2	_	
6-69	1567-1568	.	_	
6-70	1568-1572	beta	_	
6-71	1572-1573	.	_	
6-72	1573-1574	"	_	

#Text=LSB lower compared with the pixel signal voltage Vx_1 and perform an AD conversion operation in synchronization with a count operation in the counter unit 254 as described below.
#Text=[0343]Specifically, as in the first example, the voltage comparing unit 252 in each of the pixel rows compares, in the beginning of the comparison processing, the pixel signal voltage Vx_1 and the reference signal Vslop supplied from the vertical signal line 19 of the pixel row corresponding thereto.
7-1	1575-1578	LSB	_	
7-2	1579-1584	lower	_	
7-3	1585-1593	compared	_	
7-4	1594-1598	with	_	
7-5	1599-1602	the	_	
7-6	1603-1608	pixel	_	
7-7	1609-1615	signal	_	
7-8	1616-1623	voltage	_	
7-9	1624-1626	Vx	_	
7-10	1626-1627	_	_	
7-11	1627-1628	1	_	
7-12	1629-1632	and	_	
7-13	1633-1640	perform	_	
7-14	1641-1643	an	_	
7-15	1644-1646	AD	_	
7-16	1647-1657	conversion	_	
7-17	1658-1667	operation	_	
7-18	1668-1670	in	_	
7-19	1671-1686	synchronization	_	
7-20	1687-1691	with	_	
7-21	1692-1693	a	_	
7-22	1694-1699	count	_	
7-23	1700-1709	operation	_	
7-24	1710-1712	in	_	
7-25	1713-1716	the	_	
7-26	1717-1724	counter	_	
7-27	1725-1729	unit	_	
7-28	1730-1733	254	_	
7-29	1734-1736	as	_	
7-30	1737-1746	described	_	
7-31	1747-1752	below	_	
7-32	1752-1753	.	_	
7-33	1754-1755	[	_	
7-34	1755-1759	0343	_	
7-35	1759-1760	]	_	
7-36	1760-1772	Specifically	_	
7-37	1772-1773	,	_	
7-38	1774-1776	as	_	
7-39	1777-1779	in	_	
7-40	1780-1783	the	_	
7-41	1784-1789	first	_	
7-42	1790-1797	example	_	
7-43	1797-1798	,	_	
7-44	1799-1802	the	_	
7-45	1803-1810	voltage	_	
7-46	1811-1820	comparing	_	
7-47	1821-1825	unit	_	
7-48	1826-1829	252	_	
7-49	1830-1832	in	_	
7-50	1833-1837	each	_	
7-51	1838-1840	of	_	
7-52	1841-1844	the	_	
7-53	1845-1850	pixel	_	
7-54	1851-1855	rows	_	
7-55	1856-1864	compares	_	
7-56	1864-1865	,	_	
7-57	1866-1868	in	_	
7-58	1869-1872	the	_	
7-59	1873-1882	beginning	_	
7-60	1883-1885	of	_	
7-61	1886-1889	the	_	
7-62	1890-1900	comparison	_	
7-63	1901-1911	processing	_	
7-64	1911-1912	,	_	
7-65	1913-1916	the	_	
7-66	1917-1922	pixel	_	
7-67	1923-1929	signal	_	
7-68	1930-1937	voltage	_	
7-69	1938-1940	Vx	_	
7-70	1940-1941	_	_	
7-71	1941-1942	1	_	
7-72	1943-1946	and	_	
7-73	1947-1950	the	_	
7-74	1951-1960	reference	_	
7-75	1961-1967	signal	_	
7-76	1968-1973	Vslop	_	
7-77	1974-1982	supplied	_	
7-78	1983-1987	from	_	
7-79	1988-1991	the	_	
7-80	1992-2000	vertical	_	
7-81	2001-2007	signal	_	
7-82	2008-2012	line	_	
7-83	2013-2015	19	_	
7-84	2016-2018	of	_	
7-85	2019-2022	the	_	
7-86	2023-2028	pixel	_	
7-87	2029-2032	row	_	
7-88	2033-2046	corresponding	_	
7-89	2047-2054	thereto	_	
7-90	2054-2055	.	_	

#Text=At a point when the pixel signal voltage Vx_1 (an analog value) and the reference signal Vslop coincide with each other, the voltage comparing unit 252 switches the comparison pulse COMP from the H level to the L level.
8-1	2056-2058	At	_	
8-2	2059-2060	a	_	
8-3	2061-2066	point	_	
8-4	2067-2071	when	_	
8-5	2072-2075	the	_	
8-6	2076-2081	pixel	_	
8-7	2082-2088	signal	_	
8-8	2089-2096	voltage	_	
8-9	2097-2099	Vx	_	
8-10	2099-2100	_	_	
8-11	2100-2101	1	_	
8-12	2102-2103	(	_	
8-13	2103-2105	an	_	
8-14	2106-2112	analog	_	
8-15	2113-2118	value	_	
8-16	2118-2119	)	_	
8-17	2120-2123	and	_	
8-18	2124-2127	the	_	
8-19	2128-2137	reference	_	
8-20	2138-2144	signal	_	
8-21	2145-2150	Vslop	_	
8-22	2151-2159	coincide	_	
8-23	2160-2164	with	_	
8-24	2165-2169	each	_	
8-25	2170-2175	other	_	
8-26	2175-2176	,	_	
8-27	2177-2180	the	_	
8-28	2181-2188	voltage	_	
8-29	2189-2198	comparing	_	
8-30	2199-2203	unit	_	
8-31	2204-2207	252	_	
8-32	2208-2216	switches	_	
8-33	2217-2220	the	_	
8-34	2221-2231	comparison	_	
8-35	2232-2237	pulse	_	
8-36	2238-2242	COMP	_	
8-37	2243-2247	from	_	
8-38	2248-2251	the	_	
8-39	2252-2253	H	_	
8-40	2254-2259	level	_	
8-41	2260-2262	to	_	
8-42	2263-2266	the	_	
8-43	2267-2268	L	_	
8-44	2269-2274	level	_	
8-45	2274-2275	.	_	

#Text=The counter unit 254 stores a count value T at this point.
#Text=[0344]In the operation-current-switching control unit 400 of the readout-current control unit 24, the switch 410 in each of the pixel rows switches connection of a gate line to the load MOS transistor 242 from the gate line 243_1 corresponding to the operation current Id_1 to the gate line 243_2 corresponding to the operation current Id_2 when the comparison pulse COMP from the voltage comparing unit 252 in the column is switched to the L level.
9-1	2276-2279	The	_	
9-2	2280-2287	counter	_	
9-3	2288-2292	unit	_	
9-4	2293-2296	254	_	
9-5	2297-2303	stores	_	
9-6	2304-2305	a	_	
9-7	2306-2311	count	_	
9-8	2312-2317	value	_	
9-9	2318-2319	T	_	
9-10	2320-2322	at	_	
9-11	2323-2327	this	_	
9-12	2328-2333	point	_	
9-13	2333-2334	.	_	
9-14	2335-2336	[	_	
9-15	2336-2340	0344	_	
9-16	2340-2341	]	_	
9-17	2341-2343	In	_	
9-18	2344-2347	the	_	
9-19	2348-2375	operation-current-switching	_	
9-20	2376-2383	control	_	
9-21	2384-2388	unit	_	
9-22	2389-2392	400	_	
9-23	2393-2395	of	_	
9-24	2396-2399	the	_	
9-25	2400-2415	readout-current	_	
9-26	2416-2423	control	_	
9-27	2424-2428	unit	_	
9-28	2429-2431	24	_	
9-29	2431-2432	,	_	
9-30	2433-2436	the	_	
9-31	2437-2443	switch	_	
9-32	2444-2447	410	_	
9-33	2448-2450	in	_	
9-34	2451-2455	each	_	
9-35	2456-2458	of	_	
9-36	2459-2462	the	_	
9-37	2463-2468	pixel	_	
9-38	2469-2473	rows	_	
9-39	2474-2482	switches	_	
9-40	2483-2493	connection	_	
9-41	2494-2496	of	_	
9-42	2497-2498	a	_	
9-43	2499-2503	gate	_	
9-44	2504-2508	line	_	
9-45	2509-2511	to	_	
9-46	2512-2515	the	_	
9-47	2516-2520	load	_	
9-48	2521-2524	MOS	_	
9-49	2525-2535	transistor	_	
9-50	2536-2539	242	_	
9-51	2540-2544	from	_	
9-52	2545-2548	the	_	
9-53	2549-2553	gate	_	
9-54	2554-2558	line	_	
9-55	2559-2562	243	_	
9-56	2562-2563	_	_	
9-57	2563-2564	1	_	
9-58	2565-2578	corresponding	_	
9-59	2579-2581	to	_	
9-60	2582-2585	the	_	
9-61	2586-2595	operation	_	
9-62	2596-2603	current	_	
9-63	2604-2606	Id	_	
9-64	2606-2607	_	_	
9-65	2607-2608	1	_	
9-66	2609-2611	to	_	
9-67	2612-2615	the	_	
9-68	2616-2620	gate	_	
9-69	2621-2625	line	_	
9-70	2626-2629	243	_	
9-71	2629-2630	_	_	
9-72	2630-2631	2	_	
9-73	2632-2645	corresponding	_	
9-74	2646-2648	to	_	
9-75	2649-2652	the	_	
9-76	2653-2662	operation	_	
9-77	2663-2670	current	_	
9-78	2671-2673	Id	_	
9-79	2673-2674	_	_	
9-80	2674-2675	2	_	
9-81	2676-2680	when	_	
9-82	2681-2684	the	_	
9-83	2685-2695	comparison	_	
9-84	2696-2701	pulse	_	
9-85	2702-2706	COMP	_	
9-86	2707-2711	from	_	
9-87	2712-2715	the	_	
9-88	2716-2723	voltage	_	
9-89	2724-2733	comparing	_	
9-90	2734-2738	unit	_	
9-91	2739-2742	252	_	
9-92	2743-2745	in	_	
9-93	2746-2749	the	_	
9-94	2750-2756	column	_	
9-95	2757-2759	is	_	
9-96	2760-2768	switched	_	
9-97	2769-2771	to	_	
9-98	2772-2775	the	_	
9-99	2776-2777	L	_	
9-100	2778-2783	level	_	
9-101	2783-2784	.	_	
