INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sim_1/new/test_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
