# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_Project.srcs/sources_1/new/VGA_controller.vhd" \
"../../../../VGA_Project.srcs/sim_1/new/tb_controller.vhd" \

# Do not sort compile order
nosort
