
DAC_GenerateWaveform_TriggerHW_Init.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000204c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08002224  08002224  00012224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002274  08002274  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002274  08002274  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002274  08002274  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002274  08002274  00012274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002278  08002278  00012278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800227c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000004  08002280  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08002280  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_line   00003ee6  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000061ba  00000000  00000000  00023f1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00000f8f  00000000  00000000  0002a0d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000006f8  00000000  00000000  0002b068  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000b9399  00000000  00000000  0002b760  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000670  00000000  00000000  000e4b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0001f4e5  00000000  00000000  000e5170  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00104655  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cd0  00000000  00000000  001046d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800220c 	.word	0x0800220c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000008 	.word	0x20000008
 8000214:	0800220c 	.word	0x0800220c

08000218 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000218:	480d      	ldr	r0, [pc, #52]	; (8000250 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800021a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <LoopForever+0x6>)
  ldr r1, =_edata
 800021e:	490e      	ldr	r1, [pc, #56]	; (8000258 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000220:	4a0e      	ldr	r2, [pc, #56]	; (800025c <LoopForever+0xe>)
  movs r3, #0
 8000222:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000224:	e002      	b.n	800022c <LoopCopyDataInit>

08000226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800022a:	3304      	adds	r3, #4

0800022c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800022c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800022e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000230:	d3f9      	bcc.n	8000226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000232:	4a0b      	ldr	r2, [pc, #44]	; (8000260 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000234:	4c0b      	ldr	r4, [pc, #44]	; (8000264 <LoopForever+0x16>)
  movs r3, #0
 8000236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000238:	e001      	b.n	800023e <LoopFillZerobss>

0800023a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800023a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800023c:	3204      	adds	r2, #4

0800023e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800023e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000240:	d3fb      	bcc.n	800023a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000242:	f001 f9d1 	bl	80015e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000246:	f001 ffbd 	bl	80021c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800024a:	f000 fe1b 	bl	8000e84 <main>

0800024e <LoopForever>:

LoopForever:
    b LoopForever
 800024e:	e7fe      	b.n	800024e <LoopForever>
  ldr   r0, =_estack
 8000250:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000258:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800025c:	0800227c 	.word	0x0800227c
  ldr r2, =_sbss
 8000260:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000264:	2000002c 	.word	0x2000002c

08000268 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000268:	e7fe      	b.n	8000268 <ADC1_2_IRQHandler>
	...

0800026c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f003 0307 	and.w	r3, r3, #7
 800027a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800027c:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <__NVIC_SetPriorityGrouping+0x44>)
 800027e:	68db      	ldr	r3, [r3, #12]
 8000280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000288:	4013      	ands	r3, r2
 800028a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000294:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800029c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800029e:	4a04      	ldr	r2, [pc, #16]	; (80002b0 <__NVIC_SetPriorityGrouping+0x44>)
 80002a0:	68bb      	ldr	r3, [r7, #8]
 80002a2:	60d3      	str	r3, [r2, #12]
}
 80002a4:	bf00      	nop
 80002a6:	3714      	adds	r7, #20
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr
 80002b0:	e000ed00 	.word	0xe000ed00

080002b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__NVIC_GetPriorityGrouping+0x18>)
 80002ba:	68db      	ldr	r3, [r3, #12]
 80002bc:	0a1b      	lsrs	r3, r3, #8
 80002be:	f003 0307 	and.w	r3, r3, #7
}
 80002c2:	4618      	mov	r0, r3
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	e000ed00 	.word	0xe000ed00

080002d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	4603      	mov	r3, r0
 80002d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db0b      	blt.n	80002fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	f003 021f 	and.w	r2, r3, #31
 80002e8:	4907      	ldr	r1, [pc, #28]	; (8000308 <__NVIC_EnableIRQ+0x38>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	095b      	lsrs	r3, r3, #5
 80002f0:	2001      	movs	r0, #1
 80002f2:	fa00 f202 	lsl.w	r2, r0, r2
 80002f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80002fa:	bf00      	nop
 80002fc:	370c      	adds	r7, #12
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000e100 	.word	0xe000e100

0800030c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	4603      	mov	r3, r0
 8000314:	6039      	str	r1, [r7, #0]
 8000316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031c:	2b00      	cmp	r3, #0
 800031e:	db0a      	blt.n	8000336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000320:	683b      	ldr	r3, [r7, #0]
 8000322:	b2da      	uxtb	r2, r3
 8000324:	490c      	ldr	r1, [pc, #48]	; (8000358 <__NVIC_SetPriority+0x4c>)
 8000326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800032a:	0112      	lsls	r2, r2, #4
 800032c:	b2d2      	uxtb	r2, r2
 800032e:	440b      	add	r3, r1
 8000330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000334:	e00a      	b.n	800034c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	b2da      	uxtb	r2, r3
 800033a:	4908      	ldr	r1, [pc, #32]	; (800035c <__NVIC_SetPriority+0x50>)
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	f003 030f 	and.w	r3, r3, #15
 8000342:	3b04      	subs	r3, #4
 8000344:	0112      	lsls	r2, r2, #4
 8000346:	b2d2      	uxtb	r2, r2
 8000348:	440b      	add	r3, r1
 800034a:	761a      	strb	r2, [r3, #24]
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr
 8000358:	e000e100 	.word	0xe000e100
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000360:	b480      	push	{r7}
 8000362:	b089      	sub	sp, #36	; 0x24
 8000364:	af00      	add	r7, sp, #0
 8000366:	60f8      	str	r0, [r7, #12]
 8000368:	60b9      	str	r1, [r7, #8]
 800036a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	f003 0307 	and.w	r3, r3, #7
 8000372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000374:	69fb      	ldr	r3, [r7, #28]
 8000376:	f1c3 0307 	rsb	r3, r3, #7
 800037a:	2b04      	cmp	r3, #4
 800037c:	bf28      	it	cs
 800037e:	2304      	movcs	r3, #4
 8000380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000382:	69fb      	ldr	r3, [r7, #28]
 8000384:	3304      	adds	r3, #4
 8000386:	2b06      	cmp	r3, #6
 8000388:	d902      	bls.n	8000390 <NVIC_EncodePriority+0x30>
 800038a:	69fb      	ldr	r3, [r7, #28]
 800038c:	3b03      	subs	r3, #3
 800038e:	e000      	b.n	8000392 <NVIC_EncodePriority+0x32>
 8000390:	2300      	movs	r3, #0
 8000392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000394:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000398:	69bb      	ldr	r3, [r7, #24]
 800039a:	fa02 f303 	lsl.w	r3, r2, r3
 800039e:	43da      	mvns	r2, r3
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	401a      	ands	r2, r3
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80003ac:	697b      	ldr	r3, [r7, #20]
 80003ae:	fa01 f303 	lsl.w	r3, r1, r3
 80003b2:	43d9      	mvns	r1, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003b8:	4313      	orrs	r3, r2
         );
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3724      	adds	r7, #36	; 0x24
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr

080003c6 <LL_DAC_SetSignedFormat>:
  *         @arg @ref LL_DAC_SIGNED_FORMAT_ENABLE
  *         @arg @ref LL_DAC_SIGNED_FORMAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_DAC_SetSignedFormat(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SignedFormat)
{
 80003c6:	b480      	push	{r7}
 80003c8:	b085      	sub	sp, #20
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	60f8      	str	r0, [r7, #12]
 80003ce:	60b9      	str	r1, [r7, #8]
 80003d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(DACx->MCR,
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	f003 0310 	and.w	r3, r3, #16
 80003dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003e0:	fa01 f303 	lsl.w	r3, r1, r3
 80003e4:	43db      	mvns	r3, r3
 80003e6:	401a      	ands	r2, r3
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	f003 0310 	and.w	r3, r3, #16
 80003ee:	6879      	ldr	r1, [r7, #4]
 80003f0:	fa01 f303 	lsl.w	r3, r1, r3
 80003f4:	431a      	orrs	r2, r3
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	63da      	str	r2, [r3, #60]	; 0x3c
             DAC_MCR_SINFORMAT1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
             SignedFormat << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 80003fa:	bf00      	nop
 80003fc:	3714      	adds	r7, #20
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr

08000406 <LL_DAC_EnableDMAReq>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 8000406:	b480      	push	{r7}
 8000408:	b083      	sub	sp, #12
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
 800040e:	6039      	str	r1, [r7, #0]
  SET_BIT(DACx->CR,
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681a      	ldr	r2, [r3, #0]
 8000414:	683b      	ldr	r3, [r7, #0]
 8000416:	f003 0310 	and.w	r3, r3, #16
 800041a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800041e:	fa01 f303 	lsl.w	r3, r1, r3
 8000422:	431a      	orrs	r2, r3
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	601a      	str	r2, [r3, #0]
          DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000428:	bf00      	nop
 800042a:	370c      	adds	r7, #12
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr

08000434 <LL_DAC_DisableDMADoubleDataMode>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_DisableDMADoubleDataMode(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(DACx->MCR,
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	f003 0310 	and.w	r3, r3, #16
 8000448:	f44f 7180 	mov.w	r1, #256	; 0x100
 800044c:	fa01 f303 	lsl.w	r3, r1, r3
 8000450:	43db      	mvns	r3, r3
 8000452:	401a      	ands	r2, r3
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	63da      	str	r2, [r3, #60]	; 0x3c
            DAC_MCR_DMADOUBLE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr

08000464 <LL_DAC_DMA_GetRegAddr>:
  *         @arg @ref LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED
  *         @arg @ref LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED
  * @retval DAC register address
  */
__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)
{
 8000464:	b480      	push	{r7}
 8000466:	b085      	sub	sp, #20
 8000468:	af00      	add	r7, sp, #0
 800046a:	60f8      	str	r0, [r7, #12]
 800046c:	60b9      	str	r1, [r7, #8]
 800046e:	607a      	str	r2, [r7, #4]
  /* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on     */
  /* DAC channel selected.                                                    */
  return ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)->DHR12R1,
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	3308      	adds	r3, #8
 8000474:	4619      	mov	r1, r3
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	f003 031f 	and.w	r3, r3, #31
 800047c:	68ba      	ldr	r2, [r7, #8]
 800047e:	fa22 f303 	lsr.w	r3, r2, r3
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8000488:	440b      	add	r3, r1
                                          ((DAC_Channel >> (Register & 0x1FUL)) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0))));
}
 800048a:	4618      	mov	r0, r3
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr

08000496 <LL_DAC_Enable>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 8000496:	b480      	push	{r7}
 8000498:	b083      	sub	sp, #12
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
 800049e:	6039      	str	r1, [r7, #0]
  SET_BIT(DACx->CR,
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681a      	ldr	r2, [r3, #0]
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	f003 0310 	and.w	r3, r3, #16
 80004aa:	2101      	movs	r1, #1
 80004ac:	fa01 f303 	lsl.w	r3, r1, r3
 80004b0:	431a      	orrs	r2, r3
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	601a      	str	r2, [r3, #0]
          DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 80004b6:	bf00      	nop
 80004b8:	370c      	adds	r7, #12
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr

080004c2 <LL_DAC_EnableTrigger>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 80004c2:	b480      	push	{r7}
 80004c4:	b083      	sub	sp, #12
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
 80004ca:	6039      	str	r1, [r7, #0]
  SET_BIT(DACx->CR,
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	f003 0310 	and.w	r3, r3, #16
 80004d6:	2102      	movs	r1, #2
 80004d8:	fa01 f303 	lsl.w	r3, r1, r3
 80004dc:	431a      	orrs	r2, r3
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	601a      	str	r2, [r3, #0]
          DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 80004e2:	bf00      	nop
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr

080004ee <LL_DAC_EnableIT_DMAUDR1>:
  * @rmtoll CR       DMAUDRIE1      LL_DAC_EnableIT_DMAUDR1
  * @param  DACx DAC instance
  * @retval None
  */
__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR1(DAC_TypeDef *DACx)
{
 80004ee:	b480      	push	{r7}
 80004f0:	b083      	sub	sp, #12
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
  SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	601a      	str	r2, [r3, #0]
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr

0800050e <LL_DAC_DisableIT_DMAUDR1>:
  * @rmtoll CR       DMAUDRIE1      LL_DAC_DisableIT_DMAUDR1
  * @param  DACx DAC instance
  * @retval None
  */
__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR1(DAC_TypeDef *DACx)
{
 800050e:	b480      	push	{r7}
 8000510:	b083      	sub	sp, #12
 8000512:	af00      	add	r7, sp, #0
 8000514:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1);
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	601a      	str	r2, [r3, #0]
}
 8000522:	bf00      	nop
 8000524:	370c      	adds	r7, #12
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
	...

08000530 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800053e:	4a0c      	ldr	r2, [pc, #48]	; (8000570 <LL_DMA_EnableChannel+0x40>)
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	4413      	add	r3, r2
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	461a      	mov	r2, r3
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4413      	add	r3, r2
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4908      	ldr	r1, [pc, #32]	; (8000570 <LL_DMA_EnableChannel+0x40>)
 8000550:	683a      	ldr	r2, [r7, #0]
 8000552:	440a      	add	r2, r1
 8000554:	7812      	ldrb	r2, [r2, #0]
 8000556:	4611      	mov	r1, r2
 8000558:	68fa      	ldr	r2, [r7, #12]
 800055a:	440a      	add	r2, r1
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	6013      	str	r3, [r2, #0]
}
 8000562:	bf00      	nop
 8000564:	3714      	adds	r7, #20
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	08002224 	.word	0x08002224

08000574 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000574:	b480      	push	{r7}
 8000576:	b087      	sub	sp, #28
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8000584:	4a0e      	ldr	r2, [pc, #56]	; (80005c0 <LL_DMA_SetDataTransferDirection+0x4c>)
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	4413      	add	r3, r2
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	461a      	mov	r2, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	4413      	add	r3, r2
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000598:	f023 0310 	bic.w	r3, r3, #16
 800059c:	4908      	ldr	r1, [pc, #32]	; (80005c0 <LL_DMA_SetDataTransferDirection+0x4c>)
 800059e:	68ba      	ldr	r2, [r7, #8]
 80005a0:	440a      	add	r2, r1
 80005a2:	7812      	ldrb	r2, [r2, #0]
 80005a4:	4611      	mov	r1, r2
 80005a6:	697a      	ldr	r2, [r7, #20]
 80005a8:	440a      	add	r2, r1
 80005aa:	4611      	mov	r1, r2
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80005b2:	bf00      	nop
 80005b4:	371c      	adds	r7, #28
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	08002224 	.word	0x08002224

080005c4 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b087      	sub	sp, #28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	60f8      	str	r0, [r7, #12]
 80005cc:	60b9      	str	r1, [r7, #8]
 80005ce:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80005d4:	4a0d      	ldr	r2, [pc, #52]	; (800060c <LL_DMA_SetMode+0x48>)
 80005d6:	68bb      	ldr	r3, [r7, #8]
 80005d8:	4413      	add	r3, r2
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	461a      	mov	r2, r3
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	4413      	add	r3, r2
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f023 0220 	bic.w	r2, r3, #32
 80005e8:	4908      	ldr	r1, [pc, #32]	; (800060c <LL_DMA_SetMode+0x48>)
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	440b      	add	r3, r1
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	4619      	mov	r1, r3
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	440b      	add	r3, r1
 80005f6:	4619      	mov	r1, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4313      	orrs	r3, r2
 80005fc:	600b      	str	r3, [r1, #0]
             Mode);
}
 80005fe:	bf00      	nop
 8000600:	371c      	adds	r7, #28
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	08002224 	.word	0x08002224

08000610 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000610:	b480      	push	{r7}
 8000612:	b087      	sub	sp, #28
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8000620:	4a0d      	ldr	r2, [pc, #52]	; (8000658 <LL_DMA_SetPeriphIncMode+0x48>)
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	4413      	add	r3, r2
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	4413      	add	r3, r2
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000634:	4908      	ldr	r1, [pc, #32]	; (8000658 <LL_DMA_SetPeriphIncMode+0x48>)
 8000636:	68bb      	ldr	r3, [r7, #8]
 8000638:	440b      	add	r3, r1
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4619      	mov	r1, r3
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	440b      	add	r3, r1
 8000642:	4619      	mov	r1, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4313      	orrs	r3, r2
 8000648:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800064a:	bf00      	nop
 800064c:	371c      	adds	r7, #28
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	08002224 	.word	0x08002224

0800065c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800065c:	b480      	push	{r7}
 800065e:	b087      	sub	sp, #28
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 800066c:	4a0d      	ldr	r2, [pc, #52]	; (80006a4 <LL_DMA_SetMemoryIncMode+0x48>)
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	4413      	add	r3, r2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	461a      	mov	r2, r3
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	4413      	add	r3, r2
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000680:	4908      	ldr	r1, [pc, #32]	; (80006a4 <LL_DMA_SetMemoryIncMode+0x48>)
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	440b      	add	r3, r1
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4619      	mov	r1, r3
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	440b      	add	r3, r1
 800068e:	4619      	mov	r1, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4313      	orrs	r3, r2
 8000694:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8000696:	bf00      	nop
 8000698:	371c      	adds	r7, #28
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	08002224 	.word	0x08002224

080006a8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b087      	sub	sp, #28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80006b8:	4a0d      	ldr	r2, [pc, #52]	; (80006f0 <LL_DMA_SetPeriphSize+0x48>)
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	461a      	mov	r2, r3
 80006c2:	697b      	ldr	r3, [r7, #20]
 80006c4:	4413      	add	r3, r2
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80006cc:	4908      	ldr	r1, [pc, #32]	; (80006f0 <LL_DMA_SetPeriphSize+0x48>)
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	440b      	add	r3, r1
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	4619      	mov	r1, r3
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	440b      	add	r3, r1
 80006da:	4619      	mov	r1, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4313      	orrs	r3, r2
 80006e0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80006e2:	bf00      	nop
 80006e4:	371c      	adds	r7, #28
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	08002224 	.word	0x08002224

080006f4 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8000704:	4a0d      	ldr	r2, [pc, #52]	; (800073c <LL_DMA_SetMemorySize+0x48>)
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	4413      	add	r3, r2
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	461a      	mov	r2, r3
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	4413      	add	r3, r2
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8000718:	4908      	ldr	r1, [pc, #32]	; (800073c <LL_DMA_SetMemorySize+0x48>)
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	440b      	add	r3, r1
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	4619      	mov	r1, r3
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	440b      	add	r3, r1
 8000726:	4619      	mov	r1, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4313      	orrs	r3, r2
 800072c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800072e:	bf00      	nop
 8000730:	371c      	adds	r7, #28
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	08002224 	.word	0x08002224

08000740 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000740:	b480      	push	{r7}
 8000742:	b087      	sub	sp, #28
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8000750:	4a0d      	ldr	r2, [pc, #52]	; (8000788 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	4413      	add	r3, r2
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	461a      	mov	r2, r3
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	4413      	add	r3, r2
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000764:	4908      	ldr	r1, [pc, #32]	; (8000788 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	440b      	add	r3, r1
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	4619      	mov	r1, r3
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	440b      	add	r3, r1
 8000772:	4619      	mov	r1, r3
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	4313      	orrs	r3, r2
 8000778:	600b      	str	r3, [r1, #0]
             Priority);
}
 800077a:	bf00      	nop
 800077c:	371c      	adds	r7, #28
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	08002224 	.word	0x08002224

0800078c <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800078c:	b480      	push	{r7}
 800078e:	b087      	sub	sp, #28
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800079c:	4a0d      	ldr	r2, [pc, #52]	; (80007d4 <LL_DMA_SetDataLength+0x48>)
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	4413      	add	r3, r2
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	4413      	add	r3, r2
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	0c1b      	lsrs	r3, r3, #16
 80007ae:	041b      	lsls	r3, r3, #16
 80007b0:	4908      	ldr	r1, [pc, #32]	; (80007d4 <LL_DMA_SetDataLength+0x48>)
 80007b2:	68ba      	ldr	r2, [r7, #8]
 80007b4:	440a      	add	r2, r1
 80007b6:	7812      	ldrb	r2, [r2, #0]
 80007b8:	4611      	mov	r1, r2
 80007ba:	697a      	ldr	r2, [r7, #20]
 80007bc:	440a      	add	r2, r1
 80007be:	4611      	mov	r1, r2
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	4313      	orrs	r3, r2
 80007c4:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80007c6:	bf00      	nop
 80007c8:	371c      	adds	r7, #28
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	08002224 	.word	0x08002224

080007d8 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80007d8:	b480      	push	{r7}
 80007da:	b087      	sub	sp, #28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
 80007e4:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80007ea:	6a3b      	ldr	r3, [r7, #32]
 80007ec:	2b10      	cmp	r3, #16
 80007ee:	d114      	bne.n	800081a <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80007f0:	4a17      	ldr	r2, [pc, #92]	; (8000850 <LL_DMA_ConfigAddresses+0x78>)
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	4413      	add	r3, r2
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	4413      	add	r3, r2
 80007fe:	461a      	mov	r2, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 8000804:	4a12      	ldr	r2, [pc, #72]	; (8000850 <LL_DMA_ConfigAddresses+0x78>)
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	4413      	add	r3, r2
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	4413      	add	r3, r2
 8000812:	461a      	mov	r2, r3
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 8000818:	e013      	b.n	8000842 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 800081a:	4a0d      	ldr	r2, [pc, #52]	; (8000850 <LL_DMA_ConfigAddresses+0x78>)
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	4413      	add	r3, r2
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	461a      	mov	r2, r3
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	4413      	add	r3, r2
 8000828:	461a      	mov	r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 800082e:	4a08      	ldr	r2, [pc, #32]	; (8000850 <LL_DMA_ConfigAddresses+0x78>)
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	4413      	add	r3, r2
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	461a      	mov	r2, r3
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	4413      	add	r3, r2
 800083c:	461a      	mov	r2, r3
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	60d3      	str	r3, [r2, #12]
}
 8000842:	bf00      	nop
 8000844:	371c      	adds	r7, #28
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	08002224 	.word	0x08002224

08000854 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8000854:	b480      	push	{r7}
 8000856:	b087      	sub	sp, #28
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	0a9b      	lsrs	r3, r3, #10
 8000864:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000868:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 800086c:	00db      	lsls	r3, r3, #3
 800086e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8000870:	68ba      	ldr	r2, [r7, #8]
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	4413      	add	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800087c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000886:	68ba      	ldr	r2, [r7, #8]
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	4413      	add	r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000892:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	430a      	orrs	r2, r1
 800089a:	601a      	str	r2, [r3, #0]
}
 800089c:	bf00      	nop
 800089e:	371c      	adds	r7, #28
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80008b6:	4a0c      	ldr	r2, [pc, #48]	; (80008e8 <LL_DMA_EnableIT_TE+0x40>)
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	4413      	add	r3, r2
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	461a      	mov	r2, r3
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	4413      	add	r3, r2
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4908      	ldr	r1, [pc, #32]	; (80008e8 <LL_DMA_EnableIT_TE+0x40>)
 80008c8:	683a      	ldr	r2, [r7, #0]
 80008ca:	440a      	add	r2, r1
 80008cc:	7812      	ldrb	r2, [r2, #0]
 80008ce:	4611      	mov	r1, r2
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	440a      	add	r2, r1
 80008d4:	f043 0308 	orr.w	r3, r3, #8
 80008d8:	6013      	str	r3, [r2, #0]
}
 80008da:	bf00      	nop
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	08002224 	.word	0x08002224

080008ec <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80008f0:	4b05      	ldr	r3, [pc, #20]	; (8000908 <LL_RCC_HSI_Enable+0x1c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a04      	ldr	r2, [pc, #16]	; (8000908 <LL_RCC_HSI_Enable+0x1c>)
 80008f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008fa:	6013      	str	r3, [r2, #0]
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	40021000 	.word	0x40021000

0800090c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000910:	4b07      	ldr	r3, [pc, #28]	; (8000930 <LL_RCC_HSI_IsReady+0x24>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800091c:	d101      	bne.n	8000922 <LL_RCC_HSI_IsReady+0x16>
 800091e:	2301      	movs	r3, #1
 8000920:	e000      	b.n	8000924 <LL_RCC_HSI_IsReady+0x18>
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000

08000934 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800093c:	4b07      	ldr	r3, [pc, #28]	; (800095c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	061b      	lsls	r3, r3, #24
 8000948:	4904      	ldr	r1, [pc, #16]	; (800095c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800094a:	4313      	orrs	r3, r2
 800094c:	604b      	str	r3, [r1, #4]
}
 800094e:	bf00      	nop
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <LL_RCC_SetSysClkSource+0x24>)
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	f023 0203 	bic.w	r2, r3, #3
 8000970:	4904      	ldr	r1, [pc, #16]	; (8000984 <LL_RCC_SetSysClkSource+0x24>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4313      	orrs	r3, r2
 8000976:	608b      	str	r3, [r1, #8]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	40021000 	.word	0x40021000

08000988 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <LL_RCC_GetSysClkSource+0x18>)
 800098e:	689b      	ldr	r3, [r3, #8]
 8000990:	f003 030c 	and.w	r3, r3, #12
}
 8000994:	4618      	mov	r0, r3
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000

080009a4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80009ac:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <LL_RCC_SetAHBPrescaler+0x24>)
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009b4:	4904      	ldr	r1, [pc, #16]	; (80009c8 <LL_RCC_SetAHBPrescaler+0x24>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4313      	orrs	r3, r2
 80009ba:	608b      	str	r3, [r1, #8]
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	40021000 	.word	0x40021000

080009cc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80009d6:	689b      	ldr	r3, [r3, #8]
 80009d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80009dc:	4904      	ldr	r1, [pc, #16]	; (80009f0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	608b      	str	r3, [r1, #8]
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	40021000 	.word	0x40021000

080009f4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <LL_RCC_SetAPB2Prescaler+0x24>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000a04:	4904      	ldr	r1, [pc, #16]	; (8000a18 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	608b      	str	r3, [r1, #8]
}
 8000a0c:	bf00      	nop
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40021000 	.word	0x40021000

08000a1c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	40021000 	.word	0x40021000

08000a38 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <LL_RCC_PLL_Enable+0x1c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <LL_RCC_PLL_Enable+0x1c>)
 8000a42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a46:	6013      	str	r3, [r2, #0]
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	40021000 	.word	0x40021000

08000a58 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000a5c:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <LL_RCC_PLL_IsReady+0x24>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000a68:	d101      	bne.n	8000a6e <LL_RCC_PLL_IsReady+0x16>
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e000      	b.n	8000a70 <LL_RCC_PLL_IsReady+0x18>
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	40021000 	.word	0x40021000

08000a80 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000a90:	68da      	ldr	r2, [r3, #12]
 8000a92:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000a94:	4013      	ands	r3, r2
 8000a96:	68f9      	ldr	r1, [r7, #12]
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	4311      	orrs	r1, r2
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	0212      	lsls	r2, r2, #8
 8000aa0:	4311      	orrs	r1, r2
 8000aa2:	683a      	ldr	r2, [r7, #0]
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	4904      	ldr	r1, [pc, #16]	; (8000ab8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000aac:	bf00      	nop
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	f9ff800c 	.word	0xf9ff800c

08000ac0 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000ac4:	4b05      	ldr	r3, [pc, #20]	; (8000adc <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	4a04      	ldr	r2, [pc, #16]	; (8000adc <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000aca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ace:	60d3      	str	r3, [r2, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000aea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000aec:	4907      	ldr	r1, [pc, #28]	; (8000b0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000af6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4013      	ands	r3, r2
 8000afc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000afe:	68fb      	ldr	r3, [r7, #12]
}
 8000b00:	bf00      	nop
 8000b02:	3714      	adds	r7, #20
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	40021000 	.word	0x40021000

08000b10 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b18:	4b08      	ldr	r3, [pc, #32]	; (8000b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b1c:	4907      	ldr	r1, [pc, #28]	; (8000b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
}
 8000b30:	bf00      	nop
 8000b32:	3714      	adds	r7, #20
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	40021000 	.word	0x40021000

08000b40 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b4a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000b4c:	4907      	ldr	r1, [pc, #28]	; (8000b6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000b54:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000b56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
}
 8000b60:	bf00      	nop
 8000b62:	3714      	adds	r7, #20
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	40021000 	.word	0x40021000

08000b70 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b7a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b7c:	4907      	ldr	r1, [pc, #28]	; (8000b9c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b84:	4b05      	ldr	r3, [pc, #20]	; (8000b9c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b8e:	68fb      	ldr	r3, [r7, #12]
}
 8000b90:	bf00      	nop
 8000b92:	3714      	adds	r7, #20
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b087      	sub	sp, #28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8000baa:	4a18      	ldr	r2, [pc, #96]	; (8000c0c <LL_SYSCFG_SetEXTISource+0x6c>)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	f003 0303 	and.w	r3, r3, #3
 8000bb2:	3302      	adds	r3, #2
 8000bb4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	0c1b      	lsrs	r3, r3, #16
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	ea02 0103 	and.w	r1, r2, r3
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	0c1b      	lsrs	r3, r3, #16
 8000bc6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	fa93 f3a3 	rbit	r3, r3
 8000bce:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d101      	bne.n	8000bde <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 8000bda:	2320      	movs	r3, #32
 8000bdc:	e003      	b.n	8000be6 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	fab3 f383 	clz	r3, r3
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	f003 031f 	and.w	r3, r3, #31
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	409a      	lsls	r2, r3
 8000bee:	4807      	ldr	r0, [pc, #28]	; (8000c0c <LL_SYSCFG_SetEXTISource+0x6c>)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	f003 0303 	and.w	r3, r3, #3
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	3302      	adds	r3, #2
 8000bfa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000bfe:	bf00      	nop
 8000c00:	371c      	adds	r7, #28
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	40010000 	.word	0x40010000

08000c10 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <LL_FLASH_SetLatency+0x24>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f023 020f 	bic.w	r2, r3, #15
 8000c20:	4904      	ldr	r1, [pc, #16]	; (8000c34 <LL_FLASH_SetLatency+0x24>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
}
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	40022000 	.word	0x40022000

08000c38 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000c3c:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <LL_FLASH_GetLatency+0x18>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f003 030f 	and.w	r3, r3, #15
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40022000 	.word	0x40022000

08000c54 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000c64:	4904      	ldr	r1, [pc, #16]	; (8000c78 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	600b      	str	r3, [r1, #0]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	40007000 	.word	0x40007000

08000c7c <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	4a04      	ldr	r2, [pc, #16]	; (8000c98 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c8a:	6093      	str	r3, [r2, #8]
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	40007000 	.word	0x40007000

08000c9c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f043 0201 	orr.w	r2, r3, #1
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	601a      	str	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	601a      	str	r2, [r3, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	431a      	orrs	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	605a      	str	r2, [r3, #4]
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	609a      	str	r2, [r3, #8]
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000d26:	b480      	push	{r7}
 8000d28:	b08b      	sub	sp, #44	; 0x2c
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	60f8      	str	r0, [r7, #12]
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	fa93 f3a3 	rbit	r3, r3
 8000d40:	613b      	str	r3, [r7, #16]
  return result;
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d101      	bne.n	8000d50 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000d4c:	2320      	movs	r3, #32
 8000d4e:	e003      	b.n	8000d58 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	fab3 f383 	clz	r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	2103      	movs	r1, #3
 8000d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	401a      	ands	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d68:	6a3b      	ldr	r3, [r7, #32]
 8000d6a:	fa93 f3a3 	rbit	r3, r3
 8000d6e:	61fb      	str	r3, [r7, #28]
  return result;
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d101      	bne.n	8000d7e <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000d7a:	2320      	movs	r3, #32
 8000d7c:	e003      	b.n	8000d86 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d80:	fab3 f383 	clz	r3, r3
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	6879      	ldr	r1, [r7, #4]
 8000d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	601a      	str	r2, [r3, #0]
}
 8000d94:	bf00      	nop
 8000d96:	372c      	adds	r7, #44	; 0x2c
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b08b      	sub	sp, #44	; 0x2c
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	fa93 f3a3 	rbit	r3, r3
 8000dba:	613b      	str	r3, [r7, #16]
  return result;
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000dc6:	2320      	movs	r3, #32
 8000dc8:	e003      	b.n	8000dd2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	fab3 f383 	clz	r3, r3
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	2103      	movs	r1, #3
 8000dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	401a      	ands	r2, r3
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de2:	6a3b      	ldr	r3, [r7, #32]
 8000de4:	fa93 f3a3 	rbit	r3, r3
 8000de8:	61fb      	str	r3, [r7, #28]
  return result;
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d101      	bne.n	8000df8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000df4:	2320      	movs	r3, #32
 8000df6:	e003      	b.n	8000e00 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	fab3 f383 	clz	r3, r3
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	6879      	ldr	r1, [r7, #4]
 8000e04:	fa01 f303 	lsl.w	r3, r1, r3
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	60da      	str	r2, [r3, #12]
}
 8000e0e:	bf00      	nop
 8000e10:	372c      	adds	r7, #44	; 0x2c
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	683a      	ldr	r2, [r7, #0]
 8000e28:	619a      	str	r2, [r3, #24]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e36:	b480      	push	{r7}
 8000e38:	b083      	sub	sp, #12
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	683a      	ldr	r2, [r7, #0]
 8000e44:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e52:	b480      	push	{r7}
 8000e54:	b085      	sub	sp, #20
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	695b      	ldr	r3, [r3, #20]
 8000e60:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	4013      	ands	r3, r2
 8000e68:	041a      	lsls	r2, r3, #16
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	43d9      	mvns	r1, r3
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	400b      	ands	r3, r1
 8000e72:	431a      	orrs	r2, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	619a      	str	r2, [r3, #24]
}
 8000e78:	bf00      	nop
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e84:	b590      	push	{r4, r7, lr}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	f7ff fe70 	bl	8000b70 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000e90:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000e94:	f7ff fe54 	bl	8000b40 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f7ff f9e7 	bl	800026c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 8000e9e:	f7ff feed 	bl	8000c7c <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea2:	f000 f843 	bl	8000f2c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  TIM_PrescalerReloadCalculation();
 8000ea6:	f000 fa87 	bl	80013b8 <TIM_PrescalerReloadCalculation>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eaa:	f000 f98b 	bl	80011c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eae:	f000 f96f 	bl	8001190 <MX_DMA_Init>
  MX_DAC1_Init();
 8000eb2:	f000 f89d 	bl	8000ff0 <MX_DAC1_Init>
  MX_TIM6_Init();
 8000eb6:	f000 f929 	bl	800110c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  /* Wait for User push-button press */
  WaitForUserButtonPress();
 8000eba:	f000 fa65 	bl	8001388 <WaitForUserButtonPress>

  /* Turn-off LED4 */
  LED_Off();
 8000ebe:	f000 fa48 	bl	8001352 <LED_Off>

  /* Set DMA transfer addresses of source and destination */
  LL_DMA_ConfigAddresses(DMA1,
 8000ec2:	4c15      	ldr	r4, [pc, #84]	; (8000f18 <main+0x94>)
 8000ec4:	221c      	movs	r2, #28
 8000ec6:	4915      	ldr	r1, [pc, #84]	; (8000f1c <main+0x98>)
 8000ec8:	4815      	ldr	r0, [pc, #84]	; (8000f20 <main+0x9c>)
 8000eca:	f7ff facb 	bl	8000464 <LL_DAC_DMA_GetRegAddr>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	2310      	movs	r3, #16
 8000ed2:	9300      	str	r3, [sp, #0]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	4622      	mov	r2, r4
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4812      	ldr	r0, [pc, #72]	; (8000f24 <main+0xa0>)
 8000edc:	f7ff fc7c 	bl	80007d8 <LL_DMA_ConfigAddresses>
                         (uint32_t)&WaveformSine_12bits_32samples,
                         LL_DAC_DMA_GetRegAddr(DAC1, LL_DAC_CHANNEL_1, LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED),
                         LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
  
  /* Set DMA transfer size */
  LL_DMA_SetDataLength(DMA1,
 8000ee0:	2220      	movs	r2, #32
 8000ee2:	2102      	movs	r1, #2
 8000ee4:	480f      	ldr	r0, [pc, #60]	; (8000f24 <main+0xa0>)
 8000ee6:	f7ff fc51 	bl	800078c <LL_DMA_SetDataLength>
                       LL_DMA_CHANNEL_3,
                       WAVEFORM_SAMPLES_SIZE);
  
  /* Enable DMA transfer interruption: transfer error */
  LL_DMA_EnableIT_TE(DMA1,
 8000eea:	2102      	movs	r1, #2
 8000eec:	480d      	ldr	r0, [pc, #52]	; (8000f24 <main+0xa0>)
 8000eee:	f7ff fcdb 	bl	80008a8 <LL_DMA_EnableIT_TE>
  /*       and transfer complete can be activated.                            */
  /*       Refer to DMA examples.                                             */
  
  /* Activation of DMA */
  /* Enable the DMA transfer */
  LL_DMA_EnableChannel(DMA1,
 8000ef2:	2102      	movs	r1, #2
 8000ef4:	480b      	ldr	r0, [pc, #44]	; (8000f24 <main+0xa0>)
 8000ef6:	f7ff fb1b 	bl	8000530 <LL_DMA_EnableChannel>
  
  /* Set the mode for the selected DAC channel */
  // LL_DAC_SetMode(DAC1, LL_DAC_CHANNEL_1, LL_DAC_MODE_NORMAL_OPERATION);
  
  /* Enable DAC channel DMA request */
  LL_DAC_EnableDMAReq(DAC1, LL_DAC_CHANNEL_1);
 8000efa:	4908      	ldr	r1, [pc, #32]	; (8000f1c <main+0x98>)
 8000efc:	4808      	ldr	r0, [pc, #32]	; (8000f20 <main+0x9c>)
 8000efe:	f7ff fa82 	bl	8000406 <LL_DAC_EnableDMAReq>
  
  /* Enable interruption DAC channel1 under-run */
  LL_DAC_EnableIT_DMAUDR1(DAC1);
 8000f02:	4807      	ldr	r0, [pc, #28]	; (8000f20 <main+0x9c>)
 8000f04:	f7ff faf3 	bl	80004ee <LL_DAC_EnableIT_DMAUDR1>

  /* Activation of Timer */
  /* Enable counter */
  LL_TIM_EnableCounter(TIM6);
 8000f08:	4807      	ldr	r0, [pc, #28]	; (8000f28 <main+0xa4>)
 8000f0a:	f7ff fec7 	bl	8000c9c <LL_TIM_EnableCounter>

  /* Activation of DAC channel */
  Activate_DAC();
 8000f0e:	f000 f9bf 	bl	8001290 <Activate_DAC>

  /* Turn-on LED4 */
  LED_On();
 8000f12:	f000 fa15 	bl	8001340 <LED_On>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <main+0x92>
 8000f18:	0800222c 	.word	0x0800222c
 8000f1c:	02110001 	.word	0x02110001
 8000f20:	50000800 	.word	0x50000800
 8000f24:	40020000 	.word	0x40020000
 8000f28:	40001000 	.word	0x40001000

08000f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8000f30:	2004      	movs	r0, #4
 8000f32:	f7ff fe6d 	bl	8000c10 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8000f36:	bf00      	nop
 8000f38:	f7ff fe7e 	bl	8000c38 <LL_FLASH_GetLatency>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	d1fa      	bne.n	8000f38 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000f42:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f46:	f7ff fe85 	bl	8000c54 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000f4a:	f7ff fccf 	bl	80008ec <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000f4e:	bf00      	nop
 8000f50:	f7ff fcdc 	bl	800090c <LL_RCC_HSI_IsReady>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d1fa      	bne.n	8000f50 <SystemClock_Config+0x24>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 8000f5a:	2040      	movs	r0, #64	; 0x40
 8000f5c:	f7ff fcea 	bl	8000934 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 75, LL_RCC_PLLR_DIV_2);
 8000f60:	2300      	movs	r3, #0
 8000f62:	224b      	movs	r2, #75	; 0x4b
 8000f64:	2130      	movs	r1, #48	; 0x30
 8000f66:	2002      	movs	r0, #2
 8000f68:	f7ff fd8a 	bl	8000a80 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8000f6c:	f7ff fda8 	bl	8000ac0 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8000f70:	f7ff fd62 	bl	8000a38 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000f74:	bf00      	nop
 8000f76:	f7ff fd6f 	bl	8000a58 <LL_RCC_PLL_IsReady>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d1fa      	bne.n	8000f76 <SystemClock_Config+0x4a>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000f80:	2003      	movs	r0, #3
 8000f82:	f7ff fced 	bl	8000960 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8000f86:	2080      	movs	r0, #128	; 0x80
 8000f88:	f7ff fd0c 	bl	80009a4 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000f8c:	bf00      	nop
 8000f8e:	f7ff fcfb 	bl	8000988 <LL_RCC_GetSysClkSource>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b0c      	cmp	r3, #12
 8000f96:	d1fa      	bne.n	8000f8e <SystemClock_Config+0x62>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <SystemClock_Config+0xb8>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	4a11      	ldr	r2, [pc, #68]	; (8000fe4 <SystemClock_Config+0xb8>)
 8000f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fa2:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000fa4:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <SystemClock_Config+0xbc>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a0f      	ldr	r2, [pc, #60]	; (8000fe8 <SystemClock_Config+0xbc>)
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8000fb0:	4b0d      	ldr	r3, [pc, #52]	; (8000fe8 <SystemClock_Config+0xbc>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 8000fb6:	bf00      	nop
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <SystemClock_Config+0xbc>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	2b63      	cmp	r3, #99	; 0x63
 8000fbe:	d9fb      	bls.n	8000fb8 <SystemClock_Config+0x8c>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f7ff fcef 	bl	80009a4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f7ff fd00 	bl	80009cc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f7ff fd11 	bl	80009f4 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(150000000);
 8000fd2:	4806      	ldr	r0, [pc, #24]	; (8000fec <SystemClock_Config+0xc0>)
 8000fd4:	f001 f8b2 	bl	800213c <LL_Init1msTick>

  LL_SetSystemCoreClock(150000000);
 8000fd8:	4804      	ldr	r0, [pc, #16]	; (8000fec <SystemClock_Config+0xc0>)
 8000fda:	f001 f8e3 	bl	80021a4 <LL_SetSystemCoreClock>
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	e000edf0 	.word	0xe000edf0
 8000fe8:	e0001000 	.word	0xe0001000
 8000fec:	08f0d180 	.word	0x08f0d180

08000ff0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08e      	sub	sp, #56	; 0x38
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  LL_DAC_InitTypeDef DAC_InitStruct = {0};
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
 8001004:	611a      	str	r2, [r3, #16]
 8001006:	615a      	str	r2, [r3, #20]
 8001008:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_DAC1);
 800101a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800101e:	f7ff fd77 	bl	8000b10 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001022:	2001      	movs	r0, #1
 8001024:	f7ff fd74 	bl	8000b10 <LL_AHB2_GRP1_EnableClock>
  /**DAC1 GPIO Configuration
  PA4   ------> DAC1_OUT1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8001028:	2310      	movs	r3, #16
 800102a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800102c:	2303      	movs	r3, #3
 800102e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	4619      	mov	r1, r3
 8001038:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800103c:	f000 ff19 	bl	8001e72 <LL_GPIO_Init>

  /* DAC1 DMA Init */

  /* DAC1_CH1 Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_DAC1_CH1);
 8001040:	2206      	movs	r2, #6
 8001042:	2102      	movs	r1, #2
 8001044:	482e      	ldr	r0, [pc, #184]	; (8001100 <MX_DAC1_Init+0x110>)
 8001046:	f7ff fc05 	bl	8000854 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800104a:	2210      	movs	r2, #16
 800104c:	2102      	movs	r1, #2
 800104e:	482c      	ldr	r0, [pc, #176]	; (8001100 <MX_DAC1_Init+0x110>)
 8001050:	f7ff fa90 	bl	8000574 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_HIGH);
 8001054:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001058:	2102      	movs	r1, #2
 800105a:	4829      	ldr	r0, [pc, #164]	; (8001100 <MX_DAC1_Init+0x110>)
 800105c:	f7ff fb70 	bl	8000740 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_CIRCULAR);
 8001060:	2220      	movs	r2, #32
 8001062:	2102      	movs	r1, #2
 8001064:	4826      	ldr	r0, [pc, #152]	; (8001100 <MX_DAC1_Init+0x110>)
 8001066:	f7ff faad 	bl	80005c4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 800106a:	2200      	movs	r2, #0
 800106c:	2102      	movs	r1, #2
 800106e:	4824      	ldr	r0, [pc, #144]	; (8001100 <MX_DAC1_Init+0x110>)
 8001070:	f7ff face 	bl	8000610 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8001074:	2280      	movs	r2, #128	; 0x80
 8001076:	2102      	movs	r1, #2
 8001078:	4821      	ldr	r0, [pc, #132]	; (8001100 <MX_DAC1_Init+0x110>)
 800107a:	f7ff faef 	bl	800065c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_WORD);
 800107e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001082:	2102      	movs	r1, #2
 8001084:	481e      	ldr	r0, [pc, #120]	; (8001100 <MX_DAC1_Init+0x110>)
 8001086:	f7ff fb0f 	bl	80006a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_HALFWORD);
 800108a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800108e:	2102      	movs	r1, #2
 8001090:	481b      	ldr	r0, [pc, #108]	; (8001100 <MX_DAC1_Init+0x110>)
 8001092:	f7ff fb2f 	bl	80006f4 <LL_DMA_SetMemorySize>

  /* DAC1 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001096:	f7ff f90d 	bl	80002b4 <__NVIC_GetPriorityGrouping>
 800109a:	4603      	mov	r3, r0
 800109c:	2200      	movs	r2, #0
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f95d 	bl	8000360 <NVIC_EncodePriority>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4619      	mov	r1, r3
 80010aa:	2036      	movs	r0, #54	; 0x36
 80010ac:	f7ff f92e 	bl	800030c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010b0:	2036      	movs	r0, #54	; 0x36
 80010b2:	f7ff f90d 	bl	80002d0 <__NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC channel OUT1 config
  */
  LL_DAC_SetSignedFormat(DAC1, LL_DAC_CHANNEL_1, LL_DAC_SIGNED_FORMAT_DISABLE);
 80010b6:	2200      	movs	r2, #0
 80010b8:	4912      	ldr	r1, [pc, #72]	; (8001104 <MX_DAC1_Init+0x114>)
 80010ba:	4813      	ldr	r0, [pc, #76]	; (8001108 <MX_DAC1_Init+0x118>)
 80010bc:	f7ff f983 	bl	80003c6 <LL_DAC_SetSignedFormat>
  DAC_InitStruct.TriggerSource = LL_DAC_TRIG_EXT_TIM6_TRGO;
 80010c0:	231c      	movs	r3, #28
 80010c2:	61fb      	str	r3, [r7, #28]
  DAC_InitStruct.TriggerSource2 = LL_DAC_TRIG_SOFTWARE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
  DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
  DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_BUFFER_ENABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  DAC_InitStruct.OutputConnection = LL_DAC_OUTPUT_CONNECT_GPIO;
 80010d0:	2300      	movs	r3, #0
 80010d2:	633b      	str	r3, [r7, #48]	; 0x30
  DAC_InitStruct.OutputMode = LL_DAC_OUTPUT_MODE_NORMAL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	461a      	mov	r2, r3
 80010de:	4909      	ldr	r1, [pc, #36]	; (8001104 <MX_DAC1_Init+0x114>)
 80010e0:	4809      	ldr	r0, [pc, #36]	; (8001108 <MX_DAC1_Init+0x118>)
 80010e2:	f000 fab6 	bl	8001652 <LL_DAC_Init>
  LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 80010e6:	4907      	ldr	r1, [pc, #28]	; (8001104 <MX_DAC1_Init+0x114>)
 80010e8:	4807      	ldr	r0, [pc, #28]	; (8001108 <MX_DAC1_Init+0x118>)
 80010ea:	f7ff f9ea 	bl	80004c2 <LL_DAC_EnableTrigger>
  LL_DAC_DisableDMADoubleDataMode(DAC1, LL_DAC_CHANNEL_1);
 80010ee:	4905      	ldr	r1, [pc, #20]	; (8001104 <MX_DAC1_Init+0x114>)
 80010f0:	4805      	ldr	r0, [pc, #20]	; (8001108 <MX_DAC1_Init+0x118>)
 80010f2:	f7ff f99f 	bl	8000434 <LL_DAC_DisableDMADoubleDataMode>
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	3738      	adds	r7, #56	; 0x38
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40020000 	.word	0x40020000
 8001104:	02110001 	.word	0x02110001
 8001108:	50000800 	.word	0x50000800

0800110c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8001120:	2010      	movs	r0, #16
 8001122:	f7ff fd0d 	bl	8000b40 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001126:	f7ff f8c5 	bl	80002b4 <__NVIC_GetPriorityGrouping>
 800112a:	4603      	mov	r3, r0
 800112c:	2200      	movs	r2, #0
 800112e:	2100      	movs	r1, #0
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff f915 	bl	8000360 <NVIC_EncodePriority>
 8001136:	4603      	mov	r3, r0
 8001138:	4619      	mov	r1, r3
 800113a:	2036      	movs	r0, #54	; 0x36
 800113c:	f7ff f8e6 	bl	800030c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001140:	2036      	movs	r0, #54	; 0x36
 8001142:	f7ff f8c5 	bl	80002d0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = (timer_prescaler - 1);
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_TIM6_Init+0x78>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	b29b      	uxth	r3, r3
 800114c:	3b01      	subs	r3, #1
 800114e:	b29b      	uxth	r3, r3
 8001150:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001152:	2300      	movs	r3, #0
 8001154:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = (timer_reload - 1);
 8001156:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <MX_TIM6_Init+0x7c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	3b01      	subs	r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	4619      	mov	r1, r3
 8001162:	480a      	ldr	r0, [pc, #40]	; (800118c <MX_TIM6_Init+0x80>)
 8001164:	f000 ff2e 	bl	8001fc4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8001168:	4808      	ldr	r0, [pc, #32]	; (800118c <MX_TIM6_Init+0x80>)
 800116a:	f7ff fda7 	bl	8000cbc <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_UPDATE);
 800116e:	2120      	movs	r1, #32
 8001170:	4806      	ldr	r0, [pc, #24]	; (800118c <MX_TIM6_Init+0x80>)
 8001172:	f7ff fdb3 	bl	8000cdc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_TIM6_Init+0x80>)
 8001178:	f7ff fdc5 	bl	8000d06 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000024 	.word	0x20000024
 8001188:	20000028 	.word	0x20000028
 800118c:	40001000 	.word	0x40001000

08001190 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8001194:	2004      	movs	r0, #4
 8001196:	f7ff fca3 	bl	8000ae0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800119a:	2001      	movs	r0, #1
 800119c:	f7ff fca0 	bl	8000ae0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80011a0:	f7ff f888 	bl	80002b4 <__NVIC_GetPriorityGrouping>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f8d8 	bl	8000360 <NVIC_EncodePriority>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4619      	mov	r1, r3
 80011b4:	200d      	movs	r0, #13
 80011b6:	f7ff f8a9 	bl	800030c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011ba:	200d      	movs	r0, #13
 80011bc:	f7ff f888 	bl	80002d0 <__NVIC_EnableIRQ>

}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	; 0x28
 80011c8:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80011ca:	f107 031c 	add.w	r3, r7, #28
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
 80011e4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80011e6:	2004      	movs	r0, #4
 80011e8:	f7ff fc92 	bl	8000b10 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f7ff fc8f 	bl	8000b10 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 80011f2:	2120      	movs	r1, #32
 80011f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f8:	f7ff fe1d 	bl	8000e36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80011fc:	4922      	ldr	r1, [pc, #136]	; (8001288 <MX_GPIO_Init+0xc4>)
 80011fe:	2002      	movs	r0, #2
 8001200:	f7ff fcce 	bl	8000ba0 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001204:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001208:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800120a:	2301      	movs	r3, #1
 800120c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001210:	2300      	movs	r3, #0
 8001212:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001216:	2302      	movs	r3, #2
 8001218:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	4618      	mov	r0, r3
 8001222:	f000 fbed 	bl	8001a00 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_PULL_NO);
 8001226:	2200      	movs	r2, #0
 8001228:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800122c:	4817      	ldr	r0, [pc, #92]	; (800128c <MX_GPIO_Init+0xc8>)
 800122e:	f7ff fdb7 	bl	8000da0 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_MODE_INPUT);
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001238:	4814      	ldr	r0, [pc, #80]	; (800128c <MX_GPIO_Init+0xc8>)
 800123a:	f7ff fd74 	bl	8000d26 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 800123e:	2320      	movs	r3, #32
 8001240:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001242:	2301      	movs	r3, #1
 8001244:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	4619      	mov	r1, r3
 8001256:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800125a:	f000 fe0a 	bl	8001e72 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800125e:	f7ff f829 	bl	80002b4 <__NVIC_GetPriorityGrouping>
 8001262:	4603      	mov	r3, r0
 8001264:	2200      	movs	r2, #0
 8001266:	2100      	movs	r1, #0
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f879 	bl	8000360 <NVIC_EncodePriority>
 800126e:	4603      	mov	r3, r0
 8001270:	4619      	mov	r1, r3
 8001272:	2028      	movs	r0, #40	; 0x28
 8001274:	f7ff f84a 	bl	800030c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001278:	2028      	movs	r0, #40	; 0x28
 800127a:	f7ff f829 	bl	80002d0 <__NVIC_EnableIRQ>

}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	; 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	00f00003 	.word	0x00f00003
 800128c:	48000800 	.word	0x48000800

08001290 <Activate_DAC>:
  *         - Wait for DAC instance channel startup time
  * @param  None
  * @retval None
  */
void Activate_DAC(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
  
  /* Enable DAC channel */
  LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_1);
 800129a:	4910      	ldr	r1, [pc, #64]	; (80012dc <Activate_DAC+0x4c>)
 800129c:	4810      	ldr	r0, [pc, #64]	; (80012e0 <Activate_DAC+0x50>)
 800129e:	f7ff f8fa 	bl	8000496 <LL_DAC_Enable>
  /* Compute number of CPU cycles to wait for, from delay in us.              */
  /* Note: Variable divided by 2 to compensate partially                      */
  /*       CPU processing cycles (depends on compilation optimization).       */
  /* Note: If system core clock frequency is below 200kHz, wait time          */
  /*       is only a few CPU processing cycles.                               */
  wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US * (SystemCoreClock / (100000 * 2))) / 10);
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <Activate_DAC+0x54>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	099b      	lsrs	r3, r3, #6
 80012a8:	4a0f      	ldr	r2, [pc, #60]	; (80012e8 <Activate_DAC+0x58>)
 80012aa:	fba2 2303 	umull	r2, r3, r2, r3
 80012ae:	099b      	lsrs	r3, r3, #6
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <Activate_DAC+0x5c>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	607b      	str	r3, [r7, #4]
  while(wait_loop_index != 0)
 80012bc:	e002      	b.n	80012c4 <Activate_DAC+0x34>
  {
    wait_loop_index--;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	607b      	str	r3, [r7, #4]
  while(wait_loop_index != 0)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f9      	bne.n	80012be <Activate_DAC+0x2e>
  /*         using function "LL_DAC_TrigSWConversion()".                      */
  /*       - if DAC channel trigger source is set to external trigger         */
  /*         (timer, ...):                                                    */
  /*         DAC channel conversion can start immediately                     */
  /*         (after next trig order from external trigger)                    */
  LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 80012ca:	4904      	ldr	r1, [pc, #16]	; (80012dc <Activate_DAC+0x4c>)
 80012cc:	4804      	ldr	r0, [pc, #16]	; (80012e0 <Activate_DAC+0x50>)
 80012ce:	f7ff f8f8 	bl	80004c2 <LL_DAC_EnableTrigger>
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	02110001 	.word	0x02110001
 80012e0:	50000800 	.word	0x50000800
 80012e4:	20000000 	.word	0x20000000
 80012e8:	053e2d63 	.word	0x053e2d63
 80012ec:	cccccccd 	.word	0xcccccccd

080012f0 <UserButton_Callback>:
  * @brief  Function to manage IRQ Handler
  * @param  None
  * @retval None
  */
void UserButton_Callback(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* On the first press on user button, update only user button variable      */
  /* to manage waiting function.                                              */
  if(ubButtonPress == 0)
 80012f4:	4b06      	ldr	r3, [pc, #24]	; (8001310 <UserButton_Callback+0x20>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d102      	bne.n	8001304 <UserButton_Callback+0x14>
  {
    /* Update User push-button variable : to be checked in waiting loop in main program */
    ubButtonPress = 1;
 80012fe:	4b04      	ldr	r3, [pc, #16]	; (8001310 <UserButton_Callback+0x20>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
  }
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	20000020 	.word	0x20000020

08001314 <DacDmaTransferError_Callback>:
  * @note   This function is executed when the transfer error interrupt
  *         is generated during DMA transfer
  * @retval None
  */
void DacDmaTransferError_Callback()
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* Error detected during DMA transfer */
  LED_Blinking(LED_BLINK_ERROR);
 8001318:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800131c:	f000 f822 	bl	8001364 <LED_Blinking>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}

08001324 <DacUnderrunError_Callback>:
  * @brief  DAC under-run interruption callback
  * @note   This function is executed when DAC channel under-run error occurs.
  * @retval None
  */
void DacUnderrunError_Callback(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* Note: Disable DAC interruption that caused this error before entering in */
  /*       infinite loop below.                                               */
  
  /* Disable interruption DAC channel1 under-run */
  LL_DAC_DisableIT_DMAUDR1(DAC1);
 8001328:	4804      	ldr	r0, [pc, #16]	; (800133c <DacUnderrunError_Callback+0x18>)
 800132a:	f7ff f8f0 	bl	800050e <LL_DAC_DisableIT_DMAUDR1>
  
  /* Error from ADC */
  LED_Blinking(LED_BLINK_ERROR);
 800132e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001332:	f000 f817 	bl	8001364 <LED_Blinking>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	50000800 	.word	0x50000800

08001340 <LED_On>:
  * @brief  Turn-on LED4.
  * @param  None
  * @retval None
  */
void LED_On(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* Turn LED4 on */
  LL_GPIO_SetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001344:	2120      	movs	r1, #32
 8001346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134a:	f7ff fd66 	bl	8000e1a <LL_GPIO_SetOutputPin>
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}

08001352 <LED_Off>:
  * @brief  Turn-off LED4.
  * @param  None
  * @retval None
  */
void LED_Off(void)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	af00      	add	r7, sp, #0
  /* Turn LED4 off */
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001356:	2120      	movs	r1, #32
 8001358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135c:	f7ff fd6b 	bl	8000e36 <LL_GPIO_ResetOutputPin>
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}

08001364 <LED_Blinking>:
  *     @arg LED_BLINK_SLOW : Slow Blinking
  *     @arg LED_BLINK_ERROR : Error specific Blinking
  * @retval None
  */
void LED_Blinking(uint32_t Period)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* Turn LED4 on */
  LL_GPIO_SetOutputPin(LED2_GPIO_Port, LED2_Pin);
 800136c:	2120      	movs	r1, #32
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001372:	f7ff fd52 	bl	8000e1a <LL_GPIO_SetOutputPin>
  
  /* Toggle IO in an infinite loop */
  while (1)
  {
    LL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001376:	2120      	movs	r1, #32
 8001378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800137c:	f7ff fd69 	bl	8000e52 <LL_GPIO_TogglePin>
    LL_mDelay(Period);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fee9 	bl	8002158 <LL_mDelay>
    LL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001386:	e7f6      	b.n	8001376 <LED_Blinking+0x12>

08001388 <WaitForUserButtonPress>:
  * @brief  Wait for User push-button press to start transfer.
  * @param  None 
  * @retval None
  */
void WaitForUserButtonPress(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  while (ubButtonPress == 0)
 800138c:	e007      	b.n	800139e <WaitForUserButtonPress+0x16>
  {
    LL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800138e:	2120      	movs	r1, #32
 8001390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001394:	f7ff fd5d 	bl	8000e52 <LL_GPIO_TogglePin>
    LL_mDelay(LED_BLINK_FAST);
 8001398:	20c8      	movs	r0, #200	; 0xc8
 800139a:	f000 fedd 	bl	8002158 <LL_mDelay>
  while (ubButtonPress == 0)
 800139e:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <WaitForUserButtonPress+0x2c>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d0f2      	beq.n	800138e <WaitForUserButtonPress+0x6>
  }
  ubButtonPress = 0;
 80013a8:	4b02      	ldr	r3, [pc, #8]	; (80013b4 <WaitForUserButtonPress+0x2c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000020 	.word	0x20000020

080013b8 <TIM_PrescalerReloadCalculation>:
  * @brief  Calculate prescaler and reload values for timer.
  * @param  None 
  * @retval None
  */
void TIM_PrescalerReloadCalculation(void)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
  uint32_t timer_clock_frequency = 0;             /* Timer clock frequency */
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
  /* Note: Refer to comments at these literals definition for more details.   */
  
  /* Retrieve timer clock source frequency */
  /* If APB1 prescaler is different of 1, timers have a factor x2 on their    */
  /* clock source.                                                            */
  if (LL_RCC_GetAPB1Prescaler() == LL_RCC_APB1_DIV_1)
 80013c2:	f7ff fb2b 	bl	8000a1c <LL_RCC_GetAPB1Prescaler>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d10d      	bne.n	80013e8 <TIM_PrescalerReloadCalculation+0x30>
  {
    timer_clock_frequency = __LL_RCC_CALC_PCLK1_FREQ(SystemCoreClock, LL_RCC_GetAPB1Prescaler());
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <TIM_PrescalerReloadCalculation+0x7c>)
 80013ce:	681c      	ldr	r4, [r3, #0]
 80013d0:	f7ff fb24 	bl	8000a1c <LL_RCC_GetAPB1Prescaler>
 80013d4:	4603      	mov	r3, r0
 80013d6:	0a1b      	lsrs	r3, r3, #8
 80013d8:	4a17      	ldr	r2, [pc, #92]	; (8001438 <TIM_PrescalerReloadCalculation+0x80>)
 80013da:	5cd3      	ldrb	r3, [r2, r3]
 80013dc:	f003 031f 	and.w	r3, r3, #31
 80013e0:	fa24 f303 	lsr.w	r3, r4, r3
 80013e4:	607b      	str	r3, [r7, #4]
 80013e6:	e00d      	b.n	8001404 <TIM_PrescalerReloadCalculation+0x4c>
  }
  else
  {
    timer_clock_frequency = (__LL_RCC_CALC_PCLK1_FREQ(SystemCoreClock, LL_RCC_GetAPB1Prescaler()) * 2);
 80013e8:	4b12      	ldr	r3, [pc, #72]	; (8001434 <TIM_PrescalerReloadCalculation+0x7c>)
 80013ea:	681c      	ldr	r4, [r3, #0]
 80013ec:	f7ff fb16 	bl	8000a1c <LL_RCC_GetAPB1Prescaler>
 80013f0:	4603      	mov	r3, r0
 80013f2:	0a1b      	lsrs	r3, r3, #8
 80013f4:	4a10      	ldr	r2, [pc, #64]	; (8001438 <TIM_PrescalerReloadCalculation+0x80>)
 80013f6:	5cd3      	ldrb	r3, [r2, r3]
 80013f8:	f003 031f 	and.w	r3, r3, #31
 80013fc:	fa24 f303 	lsr.w	r3, r4, r3
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	607b      	str	r3, [r7, #4]
  }
  
  /* Timer prescaler calculation */
  /* (computation for timer 16 bits, additional + 1 to round the prescaler up) */
  timer_prescaler = ((timer_clock_frequency / (WAVEFORM_TIMER_PRESCALER_MAX_VALUE * WAVEFORM_TIMER_FREQUENCY_RANGE_MIN)) +1);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	085b      	lsrs	r3, r3, #1
 8001408:	4a0c      	ldr	r2, [pc, #48]	; (800143c <TIM_PrescalerReloadCalculation+0x84>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	0b9b      	lsrs	r3, r3, #14
 8001410:	3301      	adds	r3, #1
 8001412:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <TIM_PrescalerReloadCalculation+0x88>)
 8001414:	6013      	str	r3, [r2, #0]
  /* Timer reload calculation */
  timer_reload = (timer_clock_frequency / (timer_prescaler * WAVEFORM_TIMER_FREQUENCY));
 8001416:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <TIM_PrescalerReloadCalculation+0x88>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800141e:	fb02 f303 	mul.w	r3, r2, r3
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	fbb2 f3f3 	udiv	r3, r2, r3
 8001428:	4a06      	ldr	r2, [pc, #24]	; (8001444 <TIM_PrescalerReloadCalculation+0x8c>)
 800142a:	6013      	str	r3, [r2, #0]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bd90      	pop	{r4, r7, pc}
 8001434:	20000000 	.word	0x20000000
 8001438:	0800226c 	.word	0x0800226c
 800143c:	80010003 	.word	0x80010003
 8001440:	20000024 	.word	0x20000024
 8001444:	20000028 	.word	0x20000028

08001448 <LL_DAC_IsActiveFlag_DMAUDR1>:
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1)) ? 1UL : 0UL);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001454:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001458:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800145c:	d101      	bne.n	8001462 <LL_DAC_IsActiveFlag_DMAUDR1+0x1a>
 800145e:	2301      	movs	r3, #1
 8001460:	e000      	b.n	8001464 <LL_DAC_IsActiveFlag_DMAUDR1+0x1c>
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <LL_DAC_ClearFlag_DMAUDR1>:
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR1);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <LL_DMA_IsActiveFlag_TE3>:
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800149c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014a0:	d101      	bne.n	80014a6 <LL_DMA_IsActiveFlag_TE3+0x1a>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <LL_DMA_IsActiveFlag_TE3+0x1c>
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <LL_DMA_ClearFlag_TE3>:
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014c2:	605a      	str	r2, [r3, #4]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80014d8:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80014da:	695a      	ldr	r2, [r3, #20]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4013      	ands	r3, r2
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d101      	bne.n	80014ea <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80014e6:	2301      	movs	r3, #1
 80014e8:	e000      	b.n	80014ec <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	40010400 	.word	0x40010400

080014fc <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001504:	4a04      	ldr	r2, [pc, #16]	; (8001518 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6153      	str	r3, [r2, #20]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40010400 	.word	0x40010400

0800151c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800152e:	e7fe      	b.n	800152e <HardFault_Handler+0x4>

08001530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <MemManage_Handler+0x4>

08001536 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800153a:	e7fe      	b.n	800153a <BusFault_Handler+0x4>

0800153c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001540:	e7fe      	b.n	8001540 <UsageFault_Handler+0x4>

08001542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  /* Check whether DMA transfer error caused the DMA interruption */
  if(LL_DMA_IsActiveFlag_TE3(DMA1) == 1)
 8001580:	4806      	ldr	r0, [pc, #24]	; (800159c <DMA1_Channel3_IRQHandler+0x20>)
 8001582:	f7ff ff83 	bl	800148c <LL_DMA_IsActiveFlag_TE3>
 8001586:	4603      	mov	r3, r0
 8001588:	2b01      	cmp	r3, #1
 800158a:	d104      	bne.n	8001596 <DMA1_Channel3_IRQHandler+0x1a>
  {
    /* Clear flag DMA transfer error */
    LL_DMA_ClearFlag_TE3(DMA1);
 800158c:	4803      	ldr	r0, [pc, #12]	; (800159c <DMA1_Channel3_IRQHandler+0x20>)
 800158e:	f7ff ff91 	bl	80014b4 <LL_DMA_ClearFlag_TE3>
    
    /* Call interruption treatment function */
    DacDmaTransferError_Callback();
 8001592:	f7ff febf 	bl	8001314 <DacDmaTransferError_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40020000 	.word	0x40020000

080015a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 80015a4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015a8:	f7ff ff92 	bl	80014d0 <LL_EXTI_IsActiveFlag_0_31>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <EXTI15_10_IRQHandler+0x1e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 80015b2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015b6:	f7ff ffa1 	bl	80014fc <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */

    /* Call interruption treatment function */
    UserButton_Callback();
 80015ba:	f7ff fe99 	bl	80012f0 <UserButton_Callback>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  /* Check whether DAC channel1 under-run caused the DAC interruption */
  if(LL_DAC_IsActiveFlag_DMAUDR1(DAC1) != 0)
 80015c8:	4806      	ldr	r0, [pc, #24]	; (80015e4 <TIM6_DAC_IRQHandler+0x20>)
 80015ca:	f7ff ff3d 	bl	8001448 <LL_DAC_IsActiveFlag_DMAUDR1>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d004      	beq.n	80015de <TIM6_DAC_IRQHandler+0x1a>
  {
    /* Clear flag DAC channel1 under-run */
    LL_DAC_ClearFlag_DMAUDR1(DAC1);
 80015d4:	4803      	ldr	r0, [pc, #12]	; (80015e4 <TIM6_DAC_IRQHandler+0x20>)
 80015d6:	f7ff ff4b 	bl	8001470 <LL_DAC_ClearFlag_DMAUDR1>
    
    /* Call interruption treatment function */
    DacUnderrunError_Callback();
 80015da:	f7ff fea3 	bl	8001324 <DacUnderrunError_Callback>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	50000800 	.word	0x50000800

080015e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <SystemInit+0x28>)
 80015ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015f2:	4a07      	ldr	r2, [pc, #28]	; (8001610 <SystemInit+0x28>)
 80015f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <SystemInit+0x28>)
 80015fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001602:	609a      	str	r2, [r3, #8]
#endif
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <LL_DAC_IsEnabled>:
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(DACx->CR,
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	2101      	movs	r1, #1
 800162a:	fa01 f303 	lsl.w	r3, r1, r3
 800162e:	401a      	ands	r2, r3
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	f003 0310 	and.w	r3, r3, #16
 8001636:	2101      	movs	r1, #1
 8001638:	fa01 f303 	lsl.w	r3, r1, r3
 800163c:	429a      	cmp	r2, r3
 800163e:	d101      	bne.n	8001644 <LL_DAC_IsEnabled+0x30>
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <LL_DAC_IsEnabled+0x32>
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <LL_DAC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DAC registers are initialized
  *          - ERROR: DAC registers are not initialized
  */
ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b086      	sub	sp, #24
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
  ErrorStatus status = SUCCESS;
 800165e:	2300      	movs	r3, #0
 8001660:	75fb      	strb	r3, [r7, #23]
                                                  DAC_InitStruct->WaveAutoGenerationConfig));
  }

  /* Note: Hardware constraint (refer to description of this function)        */
  /*       DAC instance must be disabled.                                     */
  if (LL_DAC_IsEnabled(DACx, DAC_Channel) == 0U)
 8001662:	68b9      	ldr	r1, [r7, #8]
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f7ff ffd5 	bl	8001614 <LL_DAC_IsEnabled>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	f040 8090 	bne.w	8001792 <LL_DAC_Init+0x140>
    /*  - TriggerSource                                                       */
    /*  - WaveAutoGeneration                                                  */
    /*  - OutputBuffer                                                        */
    /*  - OutputConnection                                                    */
    /*  - OutputMode                                                          */
    if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d05c      	beq.n	8001734 <LL_DAC_Init+0xe2>
    {
      if (DAC_InitStruct->WaveAutoGeneration == LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	2bc0      	cmp	r3, #192	; 0xc0
 8001680:	d13c      	bne.n	80016fc <LL_DAC_Init+0xaa>
      {
        assert_param(IS_LL_DAC_TRIGGER_SOURCE2(DACx, DAC_InitStruct->TriggerSource2));

        MODIFY_REG(DACx->CR,
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	f003 0310 	and.w	r3, r3, #16
 800168c:	21c0      	movs	r1, #192	; 0xc0
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	43db      	mvns	r3, r3
 8001694:	401a      	ands	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6899      	ldr	r1, [r3, #8]
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	f003 0310 	and.w	r3, r3, #16
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	431a      	orrs	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	601a      	str	r2, [r3, #0]
                   DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
                   DAC_InitStruct->WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                  );
        MODIFY_REG(DACx->STMODR,
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	f003 0310 	and.w	r3, r3, #16
 80016b4:	f640 710f 	movw	r1, #3855	; 0xf0f
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	401a      	ands	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	0899      	lsrs	r1, r3, #2
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	089b      	lsrs	r3, r3, #2
 80016cc:	021b      	lsls	r3, r3, #8
 80016ce:	4319      	orrs	r1, r3
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	f003 0310 	and.w	r3, r3, #16
 80016d6:	fa01 f303 	lsl.w	r3, r1, r3
 80016da:	431a      	orrs	r2, r3
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	661a      	str	r2, [r3, #96]	; 0x60
                   (
                     ((DAC_InitStruct->TriggerSource >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos)
                     | ((DAC_InitStruct->TriggerSource2 >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos)
                   ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                  );
        WRITE_REG(*(__DAC_PTR_REG_OFFSET(DACx->STR1, (DAC_Channel >> DAC_REG_STRX_REGOFFSET_BITOFFSET_POS) & DAC_REG_STRX_REGOFFSET_MASK_POSBIT0)),
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	3358      	adds	r3, #88	; 0x58
 80016e4:	461a      	mov	r2, r3
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	09db      	lsrs	r3, r3, #7
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	4413      	add	r3, r2
 80016f2:	461a      	mov	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	6013      	str	r3, [r2, #0]
 80016fa:	e02f      	b.n	800175c <LL_DAC_Init+0x10a>
                  DAC_InitStruct->WaveAutoGenerationConfig);
      }
      else
      {
        MODIFY_REG(DACx->CR,
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	f003 0310 	and.w	r3, r3, #16
 8001706:	f640 71fc 	movw	r1, #4092	; 0xffc
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	401a      	ands	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6819      	ldr	r1, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	4319      	orrs	r1, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	4319      	orrs	r1, r3
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	f003 0310 	and.w	r3, r3, #16
 8001728:	fa01 f303 	lsl.w	r3, r1, r3
 800172c:	431a      	orrs	r2, r3
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	e013      	b.n	800175c <LL_DAC_Init+0x10a>
                  );
      }
    }
    else
    {
      MODIFY_REG(DACx->CR,
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	f003 0310 	and.w	r3, r3, #16
 800173e:	21fc      	movs	r1, #252	; 0xfc
 8001740:	fa01 f303 	lsl.w	r3, r1, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	401a      	ands	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6819      	ldr	r1, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	fa01 f303 	lsl.w	r3, r1, r3
 8001756:	431a      	orrs	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	601a      	str	r2, [r3, #0]
                 (DAC_InitStruct->TriggerSource
                  | LL_DAC_WAVE_AUTO_GENERATION_NONE
                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                );
    }
    MODIFY_REG(DACx->MCR,
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	2107      	movs	r1, #7
 8001768:	fa01 f303 	lsl.w	r3, r1, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	401a      	ands	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6919      	ldr	r1, [r3, #16]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	695b      	ldr	r3, [r3, #20]
 8001778:	4319      	orrs	r1, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	4319      	orrs	r1, r3
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	fa01 f303 	lsl.w	r3, r1, r3
 800178a:	431a      	orrs	r2, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001790:	e001      	b.n	8001796 <LL_DAC_Init+0x144>
              );
  }
  else
  {
    /* Initialization error: DAC instance is not disabled.                    */
    status = ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001796:	7dfb      	ldrb	r3, [r7, #23]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <LL_EXTI_EnableIT_0_31>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <LL_EXTI_EnableIT_0_31+0x20>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4904      	ldr	r1, [pc, #16]	; (80017c0 <LL_EXTI_EnableIT_0_31+0x20>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	600b      	str	r3, [r1, #0]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	40010400 	.word	0x40010400

080017c4 <LL_EXTI_EnableIT_32_63>:
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <LL_EXTI_EnableIT_32_63+0x20>)
 80017ce:	6a1a      	ldr	r2, [r3, #32]
 80017d0:	4904      	ldr	r1, [pc, #16]	; (80017e4 <LL_EXTI_EnableIT_32_63+0x20>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	620b      	str	r3, [r1, #32]
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	40010400 	.word	0x40010400

080017e8 <LL_EXTI_DisableIT_0_31>:
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <LL_EXTI_DisableIT_0_31+0x24>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	43db      	mvns	r3, r3
 80017f8:	4904      	ldr	r1, [pc, #16]	; (800180c <LL_EXTI_DisableIT_0_31+0x24>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	600b      	str	r3, [r1, #0]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40010400 	.word	0x40010400

08001810 <LL_EXTI_DisableIT_32_63>:
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <LL_EXTI_DisableIT_32_63+0x24>)
 800181a:	6a1a      	ldr	r2, [r3, #32]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	43db      	mvns	r3, r3
 8001820:	4904      	ldr	r1, [pc, #16]	; (8001834 <LL_EXTI_DisableIT_32_63+0x24>)
 8001822:	4013      	ands	r3, r2
 8001824:	620b      	str	r3, [r1, #32]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40010400 	.word	0x40010400

08001838 <LL_EXTI_EnableEvent_0_31>:
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	4904      	ldr	r1, [pc, #16]	; (8001858 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4313      	orrs	r3, r2
 800184a:	604b      	str	r3, [r1, #4]
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	40010400 	.word	0x40010400

0800185c <LL_EXTI_EnableEvent_32_63>:
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <LL_EXTI_EnableEvent_32_63+0x20>)
 8001866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001868:	4904      	ldr	r1, [pc, #16]	; (800187c <LL_EXTI_EnableEvent_32_63+0x20>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4313      	orrs	r3, r2
 800186e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	40010400 	.word	0x40010400

08001880 <LL_EXTI_DisableEvent_0_31>:
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <LL_EXTI_DisableEvent_0_31+0x24>)
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	43db      	mvns	r3, r3
 8001890:	4904      	ldr	r1, [pc, #16]	; (80018a4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001892:	4013      	ands	r3, r2
 8001894:	604b      	str	r3, [r1, #4]
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40010400 	.word	0x40010400

080018a8 <LL_EXTI_DisableEvent_32_63>:
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80018b0:	4b06      	ldr	r3, [pc, #24]	; (80018cc <LL_EXTI_DisableEvent_32_63+0x24>)
 80018b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	43db      	mvns	r3, r3
 80018b8:	4904      	ldr	r1, [pc, #16]	; (80018cc <LL_EXTI_DisableEvent_32_63+0x24>)
 80018ba:	4013      	ands	r3, r2
 80018bc:	624b      	str	r3, [r1, #36]	; 0x24
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40010400 	.word	0x40010400

080018d0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80018d8:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	4904      	ldr	r1, [pc, #16]	; (80018f0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	40010400 	.word	0x40010400

080018f4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80018fc:	4b05      	ldr	r3, [pc, #20]	; (8001914 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80018fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001900:	4904      	ldr	r1, [pc, #16]	; (8001914 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4313      	orrs	r3, r2
 8001906:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	40010400 	.word	0x40010400

08001918 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	43db      	mvns	r3, r3
 8001928:	4904      	ldr	r1, [pc, #16]	; (800193c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800192a:	4013      	ands	r3, r2
 800192c:	608b      	str	r3, [r1, #8]
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40010400 	.word	0x40010400

08001940 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001948:	4b06      	ldr	r3, [pc, #24]	; (8001964 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800194a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	43db      	mvns	r3, r3
 8001950:	4904      	ldr	r1, [pc, #16]	; (8001964 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001952:	4013      	ands	r3, r2
 8001954:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	40010400 	.word	0x40010400

08001968 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001970:	4b05      	ldr	r3, [pc, #20]	; (8001988 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	4904      	ldr	r1, [pc, #16]	; (8001988 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4313      	orrs	r3, r2
 800197a:	60cb      	str	r3, [r1, #12]
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	40010400 	.word	0x40010400

0800198c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001994:	4b05      	ldr	r3, [pc, #20]	; (80019ac <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001998:	4904      	ldr	r1, [pc, #16]	; (80019ac <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	40010400 	.word	0x40010400

080019b0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	43db      	mvns	r3, r3
 80019c0:	4904      	ldr	r1, [pc, #16]	; (80019d4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80019c2:	4013      	ands	r3, r2
 80019c4:	60cb      	str	r3, [r1, #12]
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	40010400 	.word	0x40010400

080019d8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80019e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	43db      	mvns	r3, r3
 80019e8:	4904      	ldr	r1, [pc, #16]	; (80019fc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80019ea:	4013      	ands	r3, r2
 80019ec:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40010400 	.word	0x40010400

08001a00 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	7a1b      	ldrb	r3, [r3, #8]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f000 80c8 	beq.w	8001ba6 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d05d      	beq.n	8001ada <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	7a5b      	ldrb	r3, [r3, #9]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d00e      	beq.n	8001a44 <LL_EXTI_Init+0x44>
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d017      	beq.n	8001a5a <LL_EXTI_Init+0x5a>
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d120      	bne.n	8001a70 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff24 	bl	8001880 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff feaf 	bl	80017a0 <LL_EXTI_EnableIT_0_31>
          break;
 8001a42:	e018      	b.n	8001a76 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fecd 	bl	80017e8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff fef0 	bl	8001838 <LL_EXTI_EnableEvent_0_31>
          break;
 8001a58:	e00d      	b.n	8001a76 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fe9e 	bl	80017a0 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fee5 	bl	8001838 <LL_EXTI_EnableEvent_0_31>
          break;
 8001a6e:	e002      	b.n	8001a76 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8001a70:	2301      	movs	r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
          break;
 8001a74:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7a9b      	ldrb	r3, [r3, #10]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d02d      	beq.n	8001ada <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	7a9b      	ldrb	r3, [r3, #10]
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d00e      	beq.n	8001aa4 <LL_EXTI_Init+0xa4>
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d017      	beq.n	8001aba <LL_EXTI_Init+0xba>
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d120      	bne.n	8001ad0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff ff8c 	bl	80019b0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff17 	bl	80018d0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001aa2:	e01b      	b.n	8001adc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff35 	bl	8001918 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ff58 	bl	8001968 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001ab8:	e010      	b.n	8001adc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff ff06 	bl	80018d0 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff4d 	bl	8001968 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001ace:	e005      	b.n	8001adc <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	60fb      	str	r3, [r7, #12]
            break;
 8001ad8:	e000      	b.n	8001adc <LL_EXTI_Init+0xdc>
        }
      }
 8001ada:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d075      	beq.n	8001bd0 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	7a5b      	ldrb	r3, [r3, #9]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d00e      	beq.n	8001b0a <LL_EXTI_Init+0x10a>
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d017      	beq.n	8001b20 <LL_EXTI_Init+0x120>
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d120      	bne.n	8001b36 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fed5 	bl	80018a8 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fe5e 	bl	80017c4 <LL_EXTI_EnableIT_32_63>
          break;
 8001b08:	e01a      	b.n	8001b40 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fe7e 	bl	8001810 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fe9f 	bl	800185c <LL_EXTI_EnableEvent_32_63>
          break;
 8001b1e:	e00f      	b.n	8001b40 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fe4d 	bl	80017c4 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fe94 	bl	800185c <LL_EXTI_EnableEvent_32_63>
          break;
 8001b34:	e004      	b.n	8001b40 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	60fb      	str	r3, [r7, #12]
          break;
 8001b3e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	7a9b      	ldrb	r3, [r3, #10]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d043      	beq.n	8001bd0 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	7a9b      	ldrb	r3, [r3, #10]
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d00e      	beq.n	8001b6e <LL_EXTI_Init+0x16e>
 8001b50:	2b03      	cmp	r3, #3
 8001b52:	d017      	beq.n	8001b84 <LL_EXTI_Init+0x184>
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d120      	bne.n	8001b9a <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff3b 	bl	80019d8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fec4 	bl	80018f4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001b6c:	e031      	b.n	8001bd2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fee4 	bl	8001940 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff05 	bl	800198c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001b82:	e026      	b.n	8001bd2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff feb3 	bl	80018f4 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff fefa 	bl	800198c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001b98:	e01b      	b.n	8001bd2 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f043 0305 	orr.w	r3, r3, #5
 8001ba0:	60fb      	str	r3, [r7, #12]
            break;
 8001ba2:	bf00      	nop
 8001ba4:	e015      	b.n	8001bd2 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fe1c 	bl	80017e8 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fe63 	bl	8001880 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fe26 	bl	8001810 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fe6d 	bl	80018a8 <LL_EXTI_DisableEvent_32_63>
 8001bce:	e000      	b.n	8001bd2 <LL_EXTI_Init+0x1d2>
      }
 8001bd0:	bf00      	nop
  }

  return status;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <LL_GPIO_SetPinMode>:
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b08b      	sub	sp, #44	; 0x2c
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa93 f3a3 	rbit	r3, r3
 8001bf6:	613b      	str	r3, [r7, #16]
  return result;
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001c02:	2320      	movs	r3, #32
 8001c04:	e003      	b.n	8001c0e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	2103      	movs	r1, #3
 8001c12:	fa01 f303 	lsl.w	r3, r1, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	401a      	ands	r2, r3
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	61fb      	str	r3, [r7, #28]
  return result;
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001c30:	2320      	movs	r3, #32
 8001c32:	e003      	b.n	8001c3c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c36:	fab3 f383 	clz	r3, r3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	fa01 f303 	lsl.w	r3, r1, r3
 8001c44:	431a      	orrs	r2, r3
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	601a      	str	r2, [r3, #0]
}
 8001c4a:	bf00      	nop
 8001c4c:	372c      	adds	r7, #44	; 0x2c
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <LL_GPIO_SetPinOutputType>:
{
 8001c56:	b480      	push	{r7}
 8001c58:	b085      	sub	sp, #20
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	60f8      	str	r0, [r7, #12]
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	401a      	ands	r2, r3
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	fb01 f303 	mul.w	r3, r1, r3
 8001c74:	431a      	orrs	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	605a      	str	r2, [r3, #4]
}
 8001c7a:	bf00      	nop
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <LL_GPIO_SetPinSpeed>:
{
 8001c86:	b480      	push	{r7}
 8001c88:	b08b      	sub	sp, #44	; 0x2c
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	689a      	ldr	r2, [r3, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	fa93 f3a3 	rbit	r3, r3
 8001ca0:	613b      	str	r3, [r7, #16]
  return result;
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d101      	bne.n	8001cb0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001cac:	2320      	movs	r3, #32
 8001cae:	e003      	b.n	8001cb8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fab3 f383 	clz	r3, r3
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	2103      	movs	r1, #3
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
 8001cca:	fa93 f3a3 	rbit	r3, r3
 8001cce:	61fb      	str	r3, [r7, #28]
  return result;
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d101      	bne.n	8001cde <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001cda:	2320      	movs	r3, #32
 8001cdc:	e003      	b.n	8001ce6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	fab3 f383 	clz	r3, r3
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	6879      	ldr	r1, [r7, #4]
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	609a      	str	r2, [r3, #8]
}
 8001cf4:	bf00      	nop
 8001cf6:	372c      	adds	r7, #44	; 0x2c
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <LL_GPIO_SetPinPull>:
{
 8001d00:	b480      	push	{r7}
 8001d02:	b08b      	sub	sp, #44	; 0x2c
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	fa93 f3a3 	rbit	r3, r3
 8001d1a:	613b      	str	r3, [r7, #16]
  return result;
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001d26:	2320      	movs	r3, #32
 8001d28:	e003      	b.n	8001d32 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	fab3 f383 	clz	r3, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	2103      	movs	r1, #3
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	401a      	ands	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d42:	6a3b      	ldr	r3, [r7, #32]
 8001d44:	fa93 f3a3 	rbit	r3, r3
 8001d48:	61fb      	str	r3, [r7, #28]
  return result;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001d54:	2320      	movs	r3, #32
 8001d56:	e003      	b.n	8001d60 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5a:	fab3 f383 	clz	r3, r3
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	fa01 f303 	lsl.w	r3, r1, r3
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	60da      	str	r2, [r3, #12]
}
 8001d6e:	bf00      	nop
 8001d70:	372c      	adds	r7, #44	; 0x2c
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <LL_GPIO_SetAFPin_0_7>:
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b08b      	sub	sp, #44	; 0x2c
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6a1a      	ldr	r2, [r3, #32]
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	fa93 f3a3 	rbit	r3, r3
 8001d94:	613b      	str	r3, [r7, #16]
  return result;
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001da0:	2320      	movs	r3, #32
 8001da2:	e003      	b.n	8001dac <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	fab3 f383 	clz	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	210f      	movs	r1, #15
 8001db0:	fa01 f303 	lsl.w	r3, r1, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	401a      	ands	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbc:	6a3b      	ldr	r3, [r7, #32]
 8001dbe:	fa93 f3a3 	rbit	r3, r3
 8001dc2:	61fb      	str	r3, [r7, #28]
  return result;
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001dce:	2320      	movs	r3, #32
 8001dd0:	e003      	b.n	8001dda <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	fab3 f383 	clz	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	6879      	ldr	r1, [r7, #4]
 8001dde:	fa01 f303 	lsl.w	r3, r1, r3
 8001de2:	431a      	orrs	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	621a      	str	r2, [r3, #32]
}
 8001de8:	bf00      	nop
 8001dea:	372c      	adds	r7, #44	; 0x2c
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_GPIO_SetAFPin_8_15>:
{
 8001df4:	b480      	push	{r7}
 8001df6:	b08b      	sub	sp, #44	; 0x2c
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	0a1b      	lsrs	r3, r3, #8
 8001e08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	fa93 f3a3 	rbit	r3, r3
 8001e10:	613b      	str	r3, [r7, #16]
  return result;
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001e1c:	2320      	movs	r3, #32
 8001e1e:	e003      	b.n	8001e28 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	fab3 f383 	clz	r3, r3
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	210f      	movs	r1, #15
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	401a      	ands	r2, r3
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	0a1b      	lsrs	r3, r3, #8
 8001e38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	6a3b      	ldr	r3, [r7, #32]
 8001e3c:	fa93 f3a3 	rbit	r3, r3
 8001e40:	61fb      	str	r3, [r7, #28]
  return result;
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001e4c:	2320      	movs	r3, #32
 8001e4e:	e003      	b.n	8001e58 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e52:	fab3 f383 	clz	r3, r3
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	431a      	orrs	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001e66:	bf00      	nop
 8001e68:	372c      	adds	r7, #44	; 0x2c
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b088      	sub	sp, #32
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	60fb      	str	r3, [r7, #12]
  return result;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <LL_GPIO_Init+0x26>
    return 32U;
 8001e94:	2320      	movs	r3, #32
 8001e96:	e003      	b.n	8001ea0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fab3 f383 	clz	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001ea2:	e048      	b.n	8001f36 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d03a      	beq.n	8001f30 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d003      	beq.n	8001eca <LL_GPIO_Init+0x58>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d10e      	bne.n	8001ee8 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	69b9      	ldr	r1, [r7, #24]
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff fed7 	bl	8001c86 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	6819      	ldr	r1, [r3, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff feb7 	bl	8001c56 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	461a      	mov	r2, r3
 8001eee:	69b9      	ldr	r1, [r7, #24]
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff ff05 	bl	8001d00 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d111      	bne.n	8001f22 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	2bff      	cmp	r3, #255	; 0xff
 8001f02:	d807      	bhi.n	8001f14 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	695b      	ldr	r3, [r3, #20]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	69b9      	ldr	r1, [r7, #24]
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff ff34 	bl	8001d7a <LL_GPIO_SetAFPin_0_7>
 8001f12:	e006      	b.n	8001f22 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	461a      	mov	r2, r3
 8001f1a:	69b9      	ldr	r1, [r7, #24]
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff ff69 	bl	8001df4 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	461a      	mov	r2, r3
 8001f28:	69b9      	ldr	r1, [r7, #24]
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff fe56 	bl	8001bdc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	3301      	adds	r3, #1
 8001f34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1af      	bne.n	8001ea4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <LL_TIM_SetPrescaler>:
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <LL_TIM_SetAutoReload>:
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
 8001f72:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <LL_TIM_SetRepetitionCounter>:
{
 8001f86:	b480      	push	{r7}
 8001f88:	b083      	sub	sp, #12
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	f043 0201 	orr.w	r2, r3, #1
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	615a      	str	r2, [r3, #20]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a43      	ldr	r2, [pc, #268]	; (80020e4 <LL_TIM_Init+0x120>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d017      	beq.n	800200c <LL_TIM_Init+0x48>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe2:	d013      	beq.n	800200c <LL_TIM_Init+0x48>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a40      	ldr	r2, [pc, #256]	; (80020e8 <LL_TIM_Init+0x124>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d00f      	beq.n	800200c <LL_TIM_Init+0x48>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a3f      	ldr	r2, [pc, #252]	; (80020ec <LL_TIM_Init+0x128>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d00b      	beq.n	800200c <LL_TIM_Init+0x48>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a3e      	ldr	r2, [pc, #248]	; (80020f0 <LL_TIM_Init+0x12c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d007      	beq.n	800200c <LL_TIM_Init+0x48>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a3d      	ldr	r2, [pc, #244]	; (80020f4 <LL_TIM_Init+0x130>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d003      	beq.n	800200c <LL_TIM_Init+0x48>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a3c      	ldr	r2, [pc, #240]	; (80020f8 <LL_TIM_Init+0x134>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d106      	bne.n	800201a <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4313      	orrs	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a31      	ldr	r2, [pc, #196]	; (80020e4 <LL_TIM_Init+0x120>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d023      	beq.n	800206a <LL_TIM_Init+0xa6>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002028:	d01f      	beq.n	800206a <LL_TIM_Init+0xa6>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a2e      	ldr	r2, [pc, #184]	; (80020e8 <LL_TIM_Init+0x124>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d01b      	beq.n	800206a <LL_TIM_Init+0xa6>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a2d      	ldr	r2, [pc, #180]	; (80020ec <LL_TIM_Init+0x128>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d017      	beq.n	800206a <LL_TIM_Init+0xa6>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a2c      	ldr	r2, [pc, #176]	; (80020f0 <LL_TIM_Init+0x12c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d013      	beq.n	800206a <LL_TIM_Init+0xa6>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a2b      	ldr	r2, [pc, #172]	; (80020f4 <LL_TIM_Init+0x130>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d00f      	beq.n	800206a <LL_TIM_Init+0xa6>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a2b      	ldr	r2, [pc, #172]	; (80020fc <LL_TIM_Init+0x138>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00b      	beq.n	800206a <LL_TIM_Init+0xa6>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a2a      	ldr	r2, [pc, #168]	; (8002100 <LL_TIM_Init+0x13c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d007      	beq.n	800206a <LL_TIM_Init+0xa6>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a29      	ldr	r2, [pc, #164]	; (8002104 <LL_TIM_Init+0x140>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d003      	beq.n	800206a <LL_TIM_Init+0xa6>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a24      	ldr	r2, [pc, #144]	; (80020f8 <LL_TIM_Init+0x134>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d106      	bne.n	8002078 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	4313      	orrs	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	4619      	mov	r1, r3
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff70 	bl	8001f6a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	881b      	ldrh	r3, [r3, #0]
 800208e:	4619      	mov	r1, r3
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff ff5c 	bl	8001f4e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <LL_TIM_Init+0x120>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d013      	beq.n	80020c6 <LL_TIM_Init+0x102>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a14      	ldr	r2, [pc, #80]	; (80020f4 <LL_TIM_Init+0x130>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d00f      	beq.n	80020c6 <LL_TIM_Init+0x102>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a14      	ldr	r2, [pc, #80]	; (80020fc <LL_TIM_Init+0x138>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00b      	beq.n	80020c6 <LL_TIM_Init+0x102>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a13      	ldr	r2, [pc, #76]	; (8002100 <LL_TIM_Init+0x13c>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d007      	beq.n	80020c6 <LL_TIM_Init+0x102>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a12      	ldr	r2, [pc, #72]	; (8002104 <LL_TIM_Init+0x140>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d003      	beq.n	80020c6 <LL_TIM_Init+0x102>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a0d      	ldr	r2, [pc, #52]	; (80020f8 <LL_TIM_Init+0x134>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d105      	bne.n	80020d2 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	4619      	mov	r1, r3
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff ff5a 	bl	8001f86 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7ff ff65 	bl	8001fa2 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40012c00 	.word	0x40012c00
 80020e8:	40000400 	.word	0x40000400
 80020ec:	40000800 	.word	0x40000800
 80020f0:	40000c00 	.word	0x40000c00
 80020f4:	40013400 	.word	0x40013400
 80020f8:	40015000 	.word	0x40015000
 80020fc:	40014000 	.word	0x40014000
 8002100:	40014400 	.word	0x40014400
 8002104:	40014800 	.word	0x40014800

08002108 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	fbb2 f3f3 	udiv	r3, r2, r3
 800211a:	4a07      	ldr	r2, [pc, #28]	; (8002138 <LL_InitTick+0x30>)
 800211c:	3b01      	subs	r3, #1
 800211e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002120:	4b05      	ldr	r3, [pc, #20]	; (8002138 <LL_InitTick+0x30>)
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002126:	4b04      	ldr	r3, [pc, #16]	; (8002138 <LL_InitTick+0x30>)
 8002128:	2205      	movs	r2, #5
 800212a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	e000e010 	.word	0xe000e010

0800213c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002144:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7ff ffdd 	bl	8002108 <LL_InitTick>
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002160:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <LL_mDelay+0x48>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002166:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002172:	d00c      	beq.n	800218e <LL_mDelay+0x36>
  {
    tmpDelay++;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	3301      	adds	r3, #1
 8002178:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800217a:	e008      	b.n	800218e <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800217c:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <LL_mDelay+0x48>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d002      	beq.n	800218e <LL_mDelay+0x36>
    {
      tmpDelay--;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	3b01      	subs	r3, #1
 800218c:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1f3      	bne.n	800217c <LL_mDelay+0x24>
    }
  }
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000e010 	.word	0xe000e010

080021a4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80021ac:	4a04      	ldr	r2, [pc, #16]	; (80021c0 <LL_SetSystemCoreClock+0x1c>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6013      	str	r3, [r2, #0]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	20000000 	.word	0x20000000

080021c4 <__libc_init_array>:
 80021c4:	b570      	push	{r4, r5, r6, lr}
 80021c6:	4e0d      	ldr	r6, [pc, #52]	; (80021fc <__libc_init_array+0x38>)
 80021c8:	4c0d      	ldr	r4, [pc, #52]	; (8002200 <__libc_init_array+0x3c>)
 80021ca:	1ba4      	subs	r4, r4, r6
 80021cc:	10a4      	asrs	r4, r4, #2
 80021ce:	2500      	movs	r5, #0
 80021d0:	42a5      	cmp	r5, r4
 80021d2:	d109      	bne.n	80021e8 <__libc_init_array+0x24>
 80021d4:	4e0b      	ldr	r6, [pc, #44]	; (8002204 <__libc_init_array+0x40>)
 80021d6:	4c0c      	ldr	r4, [pc, #48]	; (8002208 <__libc_init_array+0x44>)
 80021d8:	f000 f818 	bl	800220c <_init>
 80021dc:	1ba4      	subs	r4, r4, r6
 80021de:	10a4      	asrs	r4, r4, #2
 80021e0:	2500      	movs	r5, #0
 80021e2:	42a5      	cmp	r5, r4
 80021e4:	d105      	bne.n	80021f2 <__libc_init_array+0x2e>
 80021e6:	bd70      	pop	{r4, r5, r6, pc}
 80021e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021ec:	4798      	blx	r3
 80021ee:	3501      	adds	r5, #1
 80021f0:	e7ee      	b.n	80021d0 <__libc_init_array+0xc>
 80021f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021f6:	4798      	blx	r3
 80021f8:	3501      	adds	r5, #1
 80021fa:	e7f2      	b.n	80021e2 <__libc_init_array+0x1e>
 80021fc:	08002274 	.word	0x08002274
 8002200:	08002274 	.word	0x08002274
 8002204:	08002274 	.word	0x08002274
 8002208:	08002278 	.word	0x08002278

0800220c <_init>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	bf00      	nop
 8002210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002212:	bc08      	pop	{r3}
 8002214:	469e      	mov	lr, r3
 8002216:	4770      	bx	lr

08002218 <_fini>:
 8002218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800221a:	bf00      	nop
 800221c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800221e:	bc08      	pop	{r3}
 8002220:	469e      	mov	lr, r3
 8002222:	4770      	bx	lr
