Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fbf37b96d46f486a8aca30a391a1a3a7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_i' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Demodulate/IQ_Mixed.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'y_i' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Demodulate/IQ_Mixed.v:36]
WARNING: [VRFC 10-3091] actual bit length 38 differs from formal bit length 12 for port 'filter_in' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Demodulate/IQ_Mixed.v:72]
WARNING: [VRFC 10-3091] actual bit length 38 differs from formal bit length 12 for port 'filter_in' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Demodulate/IQ_Mixed.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'phase_in' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Demodulate/Demodulate.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DDS_Gen_default
Compiling module xil_defaultlib.FM_Modulate(OUTPUT_WIDTH=8)
Compiling module xil_defaultlib.AM_Modulate(DEEP_WIDTH=12,OUTPUT...
Compiling module xil_defaultlib.Cordic(ITERATIONS=16)
Compiling module xil_defaultlib.CIC_DOWN_S3(OUTPUT_WIDTH=38)
Compiling module xil_defaultlib.IQ_MIXED(INPUT_WIDTH=8)
Compiling module xil_defaultlib.Cordic(PH_BITS=12,ITERATIONS=16,...
Compiling module xil_defaultlib.Demodulate
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
