============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 19:02:05 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(53)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3764 instances
RUN-0007 : 1536 luts, 1444 seqs, 448 mslices, 181 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 4429 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3058 nets have 2 pins
RUN-1001 : 878 nets have [3 - 5] pins
RUN-1001 : 388 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |     925     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     344     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  25   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3762 instances, 1536 luts, 1444 seqs, 629 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1088 pins
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17069, tnet num: 4427, tinst num: 3762, tnode num: 21739, tedge num: 27407.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.070536s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.10353e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3762.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 770326, overlap = 33.75
PHY-3002 : Step(2): len = 659958, overlap = 36
PHY-3002 : Step(3): len = 395834, overlap = 33.75
PHY-3002 : Step(4): len = 361489, overlap = 31.5
PHY-3002 : Step(5): len = 292193, overlap = 27
PHY-3002 : Step(6): len = 265074, overlap = 32
PHY-3002 : Step(7): len = 240078, overlap = 35.375
PHY-3002 : Step(8): len = 225427, overlap = 47.5625
PHY-3002 : Step(9): len = 188960, overlap = 61.0938
PHY-3002 : Step(10): len = 175003, overlap = 69.3438
PHY-3002 : Step(11): len = 168084, overlap = 61.8438
PHY-3002 : Step(12): len = 152602, overlap = 79.4688
PHY-3002 : Step(13): len = 141066, overlap = 82.9375
PHY-3002 : Step(14): len = 134259, overlap = 87.4375
PHY-3002 : Step(15): len = 124239, overlap = 98.1875
PHY-3002 : Step(16): len = 119919, overlap = 106.469
PHY-3002 : Step(17): len = 117792, overlap = 111.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.72968e-05
PHY-3002 : Step(18): len = 125930, overlap = 100.938
PHY-3002 : Step(19): len = 129548, overlap = 98.4688
PHY-3002 : Step(20): len = 121040, overlap = 87.2188
PHY-3002 : Step(21): len = 120508, overlap = 86.875
PHY-3002 : Step(22): len = 117715, overlap = 78.125
PHY-3002 : Step(23): len = 118538, overlap = 76.1875
PHY-3002 : Step(24): len = 120569, overlap = 71.8125
PHY-3002 : Step(25): len = 121285, overlap = 71.1562
PHY-3002 : Step(26): len = 120590, overlap = 59.625
PHY-3002 : Step(27): len = 117862, overlap = 59.4688
PHY-3002 : Step(28): len = 117099, overlap = 62.7812
PHY-3002 : Step(29): len = 115825, overlap = 56.4688
PHY-3002 : Step(30): len = 115319, overlap = 54.5312
PHY-3002 : Step(31): len = 114294, overlap = 63.4062
PHY-3002 : Step(32): len = 113623, overlap = 63.7188
PHY-3002 : Step(33): len = 113324, overlap = 61.8438
PHY-3002 : Step(34): len = 110193, overlap = 58.75
PHY-3002 : Step(35): len = 108293, overlap = 65.7188
PHY-3002 : Step(36): len = 107882, overlap = 64.3125
PHY-3002 : Step(37): len = 107299, overlap = 63.375
PHY-3002 : Step(38): len = 106375, overlap = 61.2812
PHY-3002 : Step(39): len = 106188, overlap = 65.8438
PHY-3002 : Step(40): len = 105454, overlap = 66.0625
PHY-3002 : Step(41): len = 104348, overlap = 62.5
PHY-3002 : Step(42): len = 103434, overlap = 63.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114594
PHY-3002 : Step(43): len = 104376, overlap = 63.5938
PHY-3002 : Step(44): len = 104440, overlap = 63.5938
PHY-3002 : Step(45): len = 104456, overlap = 63.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000229187
PHY-3002 : Step(46): len = 104619, overlap = 60.625
PHY-3002 : Step(47): len = 104643, overlap = 60.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000458374
PHY-3002 : Step(48): len = 104726, overlap = 60.4688
PHY-3002 : Step(49): len = 104717, overlap = 60.625
PHY-3002 : Step(50): len = 104715, overlap = 60.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000916749
PHY-3002 : Step(51): len = 104951, overlap = 58.4062
PHY-3002 : Step(52): len = 104910, overlap = 58.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0018335
PHY-3002 : Step(53): len = 104793, overlap = 51.0312
PHY-3002 : Step(54): len = 104748, overlap = 50.8125
PHY-3002 : Step(55): len = 104844, overlap = 50.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00334783
PHY-3002 : Step(56): len = 104866, overlap = 50.4375
PHY-3002 : Step(57): len = 104839, overlap = 50.125
PHY-3002 : Step(58): len = 104942, overlap = 49.6562
PHY-3002 : Step(59): len = 104949, overlap = 49.25
PHY-3002 : Step(60): len = 105017, overlap = 48.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013336s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (351.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082583s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (113.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.55306e-06
PHY-3002 : Step(61): len = 103971, overlap = 90.7812
PHY-3002 : Step(62): len = 104059, overlap = 89.6875
PHY-3002 : Step(63): len = 99568.9, overlap = 95.5312
PHY-3002 : Step(64): len = 99641.5, overlap = 94.0625
PHY-3002 : Step(65): len = 97121.4, overlap = 95.25
PHY-3002 : Step(66): len = 97074.3, overlap = 95.9062
PHY-3002 : Step(67): len = 96452.9, overlap = 95.9375
PHY-3002 : Step(68): len = 94950.2, overlap = 97.0938
PHY-3002 : Step(69): len = 94938.5, overlap = 97.7188
PHY-3002 : Step(70): len = 95114.6, overlap = 98.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11061e-05
PHY-3002 : Step(71): len = 94739.4, overlap = 98.125
PHY-3002 : Step(72): len = 94860.1, overlap = 98.4688
PHY-3002 : Step(73): len = 95660.8, overlap = 97.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.22122e-05
PHY-3002 : Step(74): len = 94800.6, overlap = 99.2812
PHY-3002 : Step(75): len = 94942.3, overlap = 100.094
PHY-3002 : Step(76): len = 95915.2, overlap = 91.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.44245e-05
PHY-3002 : Step(77): len = 95571.5, overlap = 91.625
PHY-3002 : Step(78): len = 95888.8, overlap = 90.1875
PHY-3002 : Step(79): len = 97448.6, overlap = 86.0625
PHY-3002 : Step(80): len = 98352.5, overlap = 81.0938
PHY-3002 : Step(81): len = 96410.6, overlap = 80.8438
PHY-3002 : Step(82): len = 96455.3, overlap = 84.5312
PHY-3002 : Step(83): len = 94254.4, overlap = 87.375
PHY-3002 : Step(84): len = 94467.9, overlap = 89.0625
PHY-3002 : Step(85): len = 92430.5, overlap = 92.2188
PHY-3002 : Step(86): len = 92384.4, overlap = 91.875
PHY-3002 : Step(87): len = 92264.2, overlap = 90.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.88489e-05
PHY-3002 : Step(88): len = 91101.9, overlap = 90.9062
PHY-3002 : Step(89): len = 91101.9, overlap = 90.9062
PHY-3002 : Step(90): len = 90851.2, overlap = 90.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000177698
PHY-3002 : Step(91): len = 90924.7, overlap = 91.0938
PHY-3002 : Step(92): len = 90924.7, overlap = 91.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000355396
PHY-3002 : Step(93): len = 91611.6, overlap = 86.625
PHY-3002 : Step(94): len = 91718.6, overlap = 84.9375
PHY-3002 : Step(95): len = 91957.6, overlap = 82.5938
PHY-3002 : Step(96): len = 91957.6, overlap = 82.5938
PHY-3002 : Step(97): len = 91379.4, overlap = 74.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085798s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43369e-05
PHY-3002 : Step(98): len = 92463.6, overlap = 230.188
PHY-3002 : Step(99): len = 92702.3, overlap = 230.594
PHY-3002 : Step(100): len = 93173.5, overlap = 224.406
PHY-3002 : Step(101): len = 93434.6, overlap = 220
PHY-3002 : Step(102): len = 93789.5, overlap = 217.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.86739e-05
PHY-3002 : Step(103): len = 93432.5, overlap = 215.562
PHY-3002 : Step(104): len = 93522.3, overlap = 213.875
PHY-3002 : Step(105): len = 93683.8, overlap = 211.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.73478e-05
PHY-3002 : Step(106): len = 96021, overlap = 199.281
PHY-3002 : Step(107): len = 96637.5, overlap = 193
PHY-3002 : Step(108): len = 101327, overlap = 164.469
PHY-3002 : Step(109): len = 98902.2, overlap = 169.594
PHY-3002 : Step(110): len = 98640.9, overlap = 171.344
PHY-3002 : Step(111): len = 97805.9, overlap = 168.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114696
PHY-3002 : Step(112): len = 102239, overlap = 147.469
PHY-3002 : Step(113): len = 103311, overlap = 146.281
PHY-3002 : Step(114): len = 106233, overlap = 134.906
PHY-3002 : Step(115): len = 104459, overlap = 126.062
PHY-3002 : Step(116): len = 104228, overlap = 118.875
PHY-3002 : Step(117): len = 103772, overlap = 113.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000229391
PHY-3002 : Step(118): len = 105593, overlap = 107.062
PHY-3002 : Step(119): len = 106289, overlap = 111.125
PHY-3002 : Step(120): len = 107196, overlap = 109.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000458782
PHY-3002 : Step(121): len = 107153, overlap = 107.312
PHY-3002 : Step(122): len = 107335, overlap = 110.781
PHY-3002 : Step(123): len = 107938, overlap = 107.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000917564
PHY-3002 : Step(124): len = 108970, overlap = 102.281
PHY-3002 : Step(125): len = 109302, overlap = 95.875
PHY-3002 : Step(126): len = 109476, overlap = 93.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00183513
PHY-3002 : Step(127): len = 109712, overlap = 93.4062
PHY-3002 : Step(128): len = 110037, overlap = 90.9062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00367026
PHY-3002 : Step(129): len = 110432, overlap = 91.4062
PHY-3002 : Step(130): len = 110675, overlap = 89.7812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00679981
PHY-3002 : Step(131): len = 110770, overlap = 89.8125
PHY-3002 : Step(132): len = 111002, overlap = 91.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0135996
PHY-3002 : Step(133): len = 111087, overlap = 89.9688
PHY-3002 : Step(134): len = 111299, overlap = 89.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0266197
PHY-3002 : Step(135): len = 111357, overlap = 89.4062
PHY-3002 : Step(136): len = 111405, overlap = 89
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0430707
PHY-3002 : Step(137): len = 111429, overlap = 89.4375
PHY-3002 : Step(138): len = 111457, overlap = 89.1875
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0696884
PHY-3002 : Step(139): len = 111474, overlap = 88.6562
PHY-3002 : Step(140): len = 111497, overlap = 88.7188
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.112756
PHY-3002 : Step(141): len = 111476, overlap = 88.875
PHY-3002 : Step(142): len = 111490, overlap = 88.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17069, tnet num: 4427, tinst num: 3762, tnode num: 21739, tedge num: 27407.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 261.00 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4429.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 125600, over cnt = 494(1%), over = 1925, worst = 19
PHY-1001 : End global iterations;  0.270216s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (179.3%)

PHY-1001 : Congestion index: top1 = 44.14, top5 = 32.24, top10 = 25.41, top15 = 20.90.
PHY-1001 : End incremental global routing;  0.349434s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (161.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.103910s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.525725s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (139.7%)

OPT-1001 : Current memory(MB): used = 231, reserve = 207, peak = 231.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3261/4429.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 125600, over cnt = 494(1%), over = 1925, worst = 19
PHY-1002 : len = 137728, over cnt = 336(0%), over = 815, worst = 15
PHY-1002 : len = 145192, over cnt = 92(0%), over = 165, worst = 8
PHY-1002 : len = 146832, over cnt = 28(0%), over = 40, worst = 5
PHY-1002 : len = 147488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.272546s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (131.9%)

PHY-1001 : Congestion index: top1 = 39.66, top5 = 30.60, top10 = 25.53, top15 = 21.86.
OPT-1001 : End congestion update;  0.344774s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (126.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.079482s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.424395s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (121.5%)

OPT-1001 : Current memory(MB): used = 234, reserve = 211, peak = 234.
OPT-1001 : End physical optimization;  1.960415s wall, 2.171875s user + 0.078125s system = 2.250000s CPU (114.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1536 LUT to BLE ...
SYN-4008 : Packed 1536 LUT and 639 SEQ to BLE.
SYN-4003 : Packing 805 remaining SEQ's ...
SYN-4005 : Packed 453 SEQ with LUT/SLICE
SYN-4006 : 554 single LUT's are left
SYN-4006 : 352 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1888/3442 primitive instances ...
PHY-3001 : End packing;  0.171945s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1881 instances
RUN-1001 : 863 mslices, 863 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3843 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2476 nets have 2 pins
RUN-1001 : 874 nets have [3 - 5] pins
RUN-1001 : 392 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 1879 instances, 1726 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Cell area utilization is 22%
PHY-3001 : After packing: Len = 113078, Over = 130.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14839, tnet num: 3841, tinst num: 1879, tnode num: 18268, tedge num: 24792.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.081258s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (95.4%)

RUN-1004 : used memory is 238 MB, reserved memory is 215 MB, peak memory is 238 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.229545s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (92.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73342e-05
PHY-3002 : Step(143): len = 110323, overlap = 136.5
PHY-3002 : Step(144): len = 109475, overlap = 135
PHY-3002 : Step(145): len = 106359, overlap = 133
PHY-3002 : Step(146): len = 104922, overlap = 137.25
PHY-3002 : Step(147): len = 104009, overlap = 139.25
PHY-3002 : Step(148): len = 102892, overlap = 144
PHY-3002 : Step(149): len = 102478, overlap = 147.25
PHY-3002 : Step(150): len = 101761, overlap = 147.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46684e-05
PHY-3002 : Step(151): len = 103700, overlap = 138.5
PHY-3002 : Step(152): len = 104162, overlap = 137.75
PHY-3002 : Step(153): len = 105057, overlap = 135.5
PHY-3002 : Step(154): len = 105425, overlap = 134.5
PHY-3002 : Step(155): len = 106570, overlap = 131.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.93367e-05
PHY-3002 : Step(156): len = 108489, overlap = 122.75
PHY-3002 : Step(157): len = 109126, overlap = 122.75
PHY-3002 : Step(158): len = 112882, overlap = 107.75
PHY-3002 : Step(159): len = 112197, overlap = 106.75
PHY-3002 : Step(160): len = 112112, overlap = 106.5
PHY-3002 : Step(161): len = 111601, overlap = 105.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.284112s wall, 0.234375s user + 0.421875s system = 0.656250s CPU (231.0%)

PHY-3001 : Trial Legalized: Len = 139631
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085775s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000152131
PHY-3002 : Step(162): len = 132168, overlap = 10.25
PHY-3002 : Step(163): len = 125620, overlap = 27.75
PHY-3002 : Step(164): len = 123015, overlap = 32.75
PHY-3002 : Step(165): len = 122159, overlap = 36
PHY-3002 : Step(166): len = 120962, overlap = 41.5
PHY-3002 : Step(167): len = 120394, overlap = 44.5
PHY-3002 : Step(168): len = 120267, overlap = 47.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000304262
PHY-3002 : Step(169): len = 121120, overlap = 46.25
PHY-3002 : Step(170): len = 121889, overlap = 44.5
PHY-3002 : Step(171): len = 122175, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000608524
PHY-3002 : Step(172): len = 123014, overlap = 43.25
PHY-3002 : Step(173): len = 123409, overlap = 42
PHY-3002 : Step(174): len = 123884, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 133565, Over = 0
PHY-3001 : Spreading special nets. 61 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020790s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (150.3%)

PHY-3001 : 82 instances has been re-located, deltaX = 59, deltaY = 34, maxDist = 4.
PHY-3001 : Final: Len = 135119, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14839, tnet num: 3841, tinst num: 1879, tnode num: 18268, tedge num: 24792.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.099602s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (100.9%)

RUN-1004 : used memory is 237 MB, reserved memory is 214 MB, peak memory is 241 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 143/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 159304, over cnt = 369(1%), over = 632, worst = 6
PHY-1002 : len = 161352, over cnt = 247(0%), over = 375, worst = 5
PHY-1002 : len = 164040, over cnt = 101(0%), over = 144, worst = 4
PHY-1002 : len = 164672, over cnt = 67(0%), over = 97, worst = 4
PHY-1002 : len = 165968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.478726s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (140.3%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 27.33, top10 = 23.90, top15 = 21.36.
PHY-1001 : End incremental global routing;  0.584196s wall, 0.703125s user + 0.062500s system = 0.765625s CPU (131.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.106777s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.767244s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (124.2%)

OPT-1001 : Current memory(MB): used = 244, reserve = 222, peak = 244.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3271/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021615s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 27.33, top10 = 23.90, top15 = 21.36.
OPT-1001 : End congestion update;  0.110478s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (99.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.079395s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.190032s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (98.7%)

OPT-1001 : Current memory(MB): used = 246, reserve = 223, peak = 246.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.078998s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3271/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.5%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 27.33, top10 = 23.90, top15 = 21.36.
PHY-1001 : End incremental global routing;  0.111120s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.105210s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3271/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019231s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 27.33, top10 = 23.90, top15 = 21.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.075784s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.570720s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (107.6%)

RUN-1003 : finish command "place" in  14.233722s wall, 20.875000s user + 7.781250s system = 28.656250s CPU (201.3%)

RUN-1004 : used memory is 215 MB, reserved memory is 192 MB, peak memory is 247 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1881 instances
RUN-1001 : 863 mslices, 863 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3843 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2476 nets have 2 pins
RUN-1001 : 874 nets have [3 - 5] pins
RUN-1001 : 392 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14839, tnet num: 3841, tinst num: 1879, tnode num: 18268, tedge num: 24792.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.093449s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.0%)

RUN-1004 : used memory is 239 MB, reserved memory is 217 MB, peak memory is 270 MB
PHY-1001 : 863 mslices, 863 lslices, 132 pads, 10 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 157896, over cnt = 379(1%), over = 652, worst = 6
PHY-1002 : len = 160192, over cnt = 253(0%), over = 372, worst = 5
PHY-1002 : len = 163328, over cnt = 76(0%), over = 107, worst = 4
PHY-1002 : len = 164760, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 164808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.490649s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (143.3%)

PHY-1001 : Congestion index: top1 = 32.69, top5 = 27.15, top10 = 23.82, top15 = 21.28.
PHY-1001 : End global routing;  0.591864s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (137.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 274, reserve = 252, peak = 279.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 533, reserve = 515, peak = 533.
PHY-1001 : End build detailed router design. 4.152848s wall, 4.078125s user + 0.078125s system = 4.156250s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 48184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.026832s wall, 5.031250s user + 0.000000s system = 5.031250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 565, reserve = 549, peak = 565.
PHY-1001 : End phase 1; 5.033114s wall, 5.031250s user + 0.000000s system = 5.031250s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 1709 net; 1.165493s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.5%)

PHY-1022 : len = 410912, over cnt = 111(0%), over = 111, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 568, reserve = 551, peak = 568.
PHY-1001 : End initial routed; 6.471500s wall, 8.843750s user + 0.062500s system = 8.906250s CPU (137.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.224685s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 573, reserve = 556, peak = 573.
PHY-1001 : End phase 2; 7.696286s wall, 10.062500s user + 0.062500s system = 10.125000s CPU (131.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 410912, over cnt = 111(0%), over = 111, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.016151s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 409624, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.085220s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (128.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 409520, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.061296s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 409592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.039772s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.301427s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.409685s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 591, reserve = 575, peak = 591.
PHY-1001 : End phase 3; 2.080000s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (101.4%)

PHY-1003 : Routed, final wirelength = 409592
PHY-1001 : Current memory(MB): used = 592, reserve = 576, peak = 592.
PHY-1001 : End export database. 0.016370s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.4%)

PHY-1001 : End detail routing;  19.243175s wall, 21.531250s user + 0.156250s system = 21.687500s CPU (112.7%)

RUN-1003 : finish command "route" in  21.125982s wall, 23.578125s user + 0.218750s system = 23.796875s CPU (112.6%)

RUN-1004 : used memory is 536 MB, reserved memory is 521 MB, peak memory is 592 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2853   out of  19600   14.56%
#reg                     1447   out of  19600    7.38%
#le                      3205
  #lut only              1758   out of   3205   54.85%
  #reg only               352   out of   3205   10.98%
  #lut&reg               1095   out of   3205   34.17%
#dsp                        4   out of     29   13.79%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                            Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                 563
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                              176
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                              41
#4        u_camera_init/divider2[8]                                GCLK               lslice             u_camera_init/add2_syn_56.q1                      22
#5        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                              22
#6        u_camera_init/divider2[7]                                GCLK               lslice             u_camera_init/add2_syn_56.q0                      17
#7        u_image_process/wrreq                                    GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_18.f1         10
#8        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_process/out_frame_clken_imy_n_syn_5.f0    10
#9        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                  7
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                              0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3205   |2224    |629     |1447    |10      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |643    |417     |108     |397     |2       |0       |
|    command1                          |command                                    |53     |53      |0       |44      |0       |0       |
|    control1                          |control_interface                          |99     |61      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |75      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |75      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |26      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |4      |4       |0       |2       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |58      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |58      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |19      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |561    |529     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |155    |138     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |69      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |1718   |1063    |451     |841     |8       |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |109     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |154    |100     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |100     |45      |84      |2       |0       |
|      u_three_martix_3                |three_martix                               |157    |92      |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |728    |428     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |305     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |230    |123     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |121    |74      |34      |64      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |370    |209     |92      |193     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |96      |47      |60      |0       |0       |
|      u_three_martix_2                |three_martix                               |225    |113     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |49     |49      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2407  
    #2          2       490   
    #3          3       187   
    #4          4       144   
    #5        5-10      395   
    #6        11-50      74   
    #7       51-100      6    
    #8       101-500     3    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1879
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3843, pip num: 32731
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1914 valid insts, and 98531 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.608594s wall, 34.390625s user + 0.296875s system = 34.687500s CPU (961.2%)

RUN-1004 : used memory is 551 MB, reserved memory is 544 MB, peak memory is 726 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_190205.log"
