Release 12.3 Drc M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Tue Nov 01 12:52:46 2016

drc -z TopLevel.ncd TopLevel.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net FAKEaddrb_and0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
