#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b18afe44730 .scope module, "paralleladder_tb" "paralleladder_tb" 2 1;
 .timescale 0 0;
v0x5b18afe676e0_0 .var "A", 7 0;
v0x5b18afe677c0_0 .var "B", 7 0;
v0x5b18afe67890_0 .net "cout", 0 0, L_0x5b18afe6c4c0;  1 drivers
v0x5b18afe67990_0 .net "sum", 7 0, L_0x5b18afe6bc00;  1 drivers
S_0x5b18afe2d2b0 .scope module, "adder" "parallel_adder" 2 7, 3 22 0, S_0x5b18afe44730;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5b18afe3e6b0 .param/l "N" 0 3 22, +C4<00000000000000000000000000001000>;
v0x5b18afe67220_0 .net "A", 7 0, v0x5b18afe676e0_0;  1 drivers
v0x5b18afe67320_0 .net "B", 7 0, v0x5b18afe677c0_0;  1 drivers
v0x5b18afe67400_0 .net "carry", 7 0, L_0x5b18afe6c040;  1 drivers
v0x5b18afe674c0_0 .net "cout", 0 0, L_0x5b18afe6c4c0;  alias, 1 drivers
v0x5b18afe67580_0 .net "sum", 7 0, L_0x5b18afe6bc00;  alias, 1 drivers
L_0x5b18afe67eb0 .part v0x5b18afe676e0_0, 1, 1;
L_0x5b18afe67fe0 .part v0x5b18afe677c0_0, 1, 1;
L_0x5b18afe68110 .part L_0x5b18afe6c040, 0, 1;
L_0x5b18afe687f0 .part v0x5b18afe676e0_0, 2, 1;
L_0x5b18afe68950 .part v0x5b18afe677c0_0, 2, 1;
L_0x5b18afe68a80 .part L_0x5b18afe6c040, 1, 1;
L_0x5b18afe69150 .part v0x5b18afe676e0_0, 3, 1;
L_0x5b18afe69310 .part v0x5b18afe677c0_0, 3, 1;
L_0x5b18afe69520 .part L_0x5b18afe6c040, 2, 1;
L_0x5b18afe69ac0 .part v0x5b18afe676e0_0, 4, 1;
L_0x5b18afe69c50 .part v0x5b18afe677c0_0, 4, 1;
L_0x5b18afe69d80 .part L_0x5b18afe6c040, 3, 1;
L_0x5b18afe6a450 .part v0x5b18afe676e0_0, 5, 1;
L_0x5b18afe6a580 .part v0x5b18afe677c0_0, 5, 1;
L_0x5b18afe6a730 .part L_0x5b18afe6c040, 4, 1;
L_0x5b18afe6ad30 .part v0x5b18afe676e0_0, 6, 1;
L_0x5b18afe6aef0 .part v0x5b18afe677c0_0, 6, 1;
L_0x5b18afe6b020 .part L_0x5b18afe6c040, 5, 1;
L_0x5b18afe6b730 .part v0x5b18afe676e0_0, 7, 1;
L_0x5b18afe6b7d0 .part v0x5b18afe677c0_0, 7, 1;
L_0x5b18afe6b150 .part L_0x5b18afe6c040, 6, 1;
L_0x5b18afe6ba00 .part v0x5b18afe676e0_0, 0, 1;
L_0x5b18afe6bb60 .part v0x5b18afe677c0_0, 0, 1;
LS_0x5b18afe6bc00_0_0 .concat8 [ 1 1 1 1], L_0x5b18afe6b920, L_0x5b18afe3e7b0, L_0x5b18afe682b0, L_0x5b18afe68c60;
LS_0x5b18afe6bc00_0_4 .concat8 [ 1 1 1 1], L_0x5b18afe696c0, L_0x5b18afe6a020, L_0x5b18afe6a860, L_0x5b18afe6b260;
L_0x5b18afe6bc00 .concat8 [ 4 4 0 0], LS_0x5b18afe6bc00_0_0, LS_0x5b18afe6bc00_0_4;
LS_0x5b18afe6c040_0_0 .concat8 [ 1 1 1 1], L_0x5b18afe6b990, L_0x5b18afe67da0, L_0x5b18afe686e0, L_0x5b18afe69040;
LS_0x5b18afe6c040_0_4 .concat8 [ 1 1 1 1], L_0x5b18afe699b0, L_0x5b18afe6a340, L_0x5b18afe6ac20, L_0x5b18afe6b620;
L_0x5b18afe6c040 .concat8 [ 4 4 0 0], LS_0x5b18afe6c040_0_0, LS_0x5b18afe6c040_0_4;
L_0x5b18afe6c4c0 .part L_0x5b18afe6c040, 7, 1;
S_0x5b18afe300d0 .scope module, "HA0" "half_adder" 3 31, 3 12 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x5b18afe6b920 .functor XOR 1, L_0x5b18afe6ba00, L_0x5b18afe6bb60, C4<0>, C4<0>;
L_0x5b18afe6b990 .functor AND 1, L_0x5b18afe6ba00, L_0x5b18afe6bb60, C4<1>, C4<1>;
v0x5b18afe3f4c0_0 .net "a", 0 0, L_0x5b18afe6ba00;  1 drivers
v0x5b18afe3c6a0_0 .net "b", 0 0, L_0x5b18afe6bb60;  1 drivers
v0x5b18afe30aa0_0 .net "cout", 0 0, L_0x5b18afe6b990;  1 drivers
v0x5b18afe2dc80_0 .net "sum", 0 0, L_0x5b18afe6b920;  1 drivers
S_0x5b18afe3bcd0 .scope generate, "adders[1]" "adders[1]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe61290 .param/l "i" 0 3 41, +C4<01>;
S_0x5b18afe3eaf0 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe3bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe3b990 .functor XOR 1, L_0x5b18afe67eb0, L_0x5b18afe67fe0, C4<0>, C4<0>;
L_0x5b18afe3e7b0 .functor XOR 1, L_0x5b18afe3b990, L_0x5b18afe68110, C4<0>, C4<0>;
L_0x5b18afe415d0 .functor AND 1, L_0x5b18afe67eb0, L_0x5b18afe67fe0, C4<1>, C4<1>;
L_0x5b18afe443f0 .functor AND 1, L_0x5b18afe67fe0, L_0x5b18afe68110, C4<1>, C4<1>;
L_0x5b18afe2a590 .functor OR 1, L_0x5b18afe415d0, L_0x5b18afe443f0, C4<0>, C4<0>;
L_0x5b18afe45e20 .functor AND 1, L_0x5b18afe67eb0, L_0x5b18afe68110, C4<1>, C4<1>;
L_0x5b18afe67da0 .functor OR 1, L_0x5b18afe2a590, L_0x5b18afe45e20, C4<0>, C4<0>;
v0x5b18afe2ae30_0 .net *"_ivl_0", 0 0, L_0x5b18afe3b990;  1 drivers
v0x5b18afe46720_0 .net *"_ivl_10", 0 0, L_0x5b18afe45e20;  1 drivers
v0x5b18afe614c0_0 .net *"_ivl_4", 0 0, L_0x5b18afe415d0;  1 drivers
v0x5b18afe615b0_0 .net *"_ivl_6", 0 0, L_0x5b18afe443f0;  1 drivers
v0x5b18afe61690_0 .net *"_ivl_8", 0 0, L_0x5b18afe2a590;  1 drivers
v0x5b18afe617c0_0 .net "a", 0 0, L_0x5b18afe67eb0;  1 drivers
v0x5b18afe61880_0 .net "b", 0 0, L_0x5b18afe67fe0;  1 drivers
v0x5b18afe61940_0 .net "cin", 0 0, L_0x5b18afe68110;  1 drivers
v0x5b18afe61a00_0 .net "cout", 0 0, L_0x5b18afe67da0;  1 drivers
v0x5b18afe61ac0_0 .net "sum", 0 0, L_0x5b18afe3e7b0;  1 drivers
S_0x5b18afe41910 .scope generate, "adders[2]" "adders[2]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe61c40 .param/l "i" 0 3 41, +C4<010>;
S_0x5b18afe61d00 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe41910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe68240 .functor XOR 1, L_0x5b18afe687f0, L_0x5b18afe68950, C4<0>, C4<0>;
L_0x5b18afe682b0 .functor XOR 1, L_0x5b18afe68240, L_0x5b18afe68a80, C4<0>, C4<0>;
L_0x5b18afe68320 .functor AND 1, L_0x5b18afe687f0, L_0x5b18afe68950, C4<1>, C4<1>;
L_0x5b18afe68430 .functor AND 1, L_0x5b18afe68950, L_0x5b18afe68a80, C4<1>, C4<1>;
L_0x5b18afe68520 .functor OR 1, L_0x5b18afe68320, L_0x5b18afe68430, C4<0>, C4<0>;
L_0x5b18afe68630 .functor AND 1, L_0x5b18afe687f0, L_0x5b18afe68a80, C4<1>, C4<1>;
L_0x5b18afe686e0 .functor OR 1, L_0x5b18afe68520, L_0x5b18afe68630, C4<0>, C4<0>;
v0x5b18afe61f90_0 .net *"_ivl_0", 0 0, L_0x5b18afe68240;  1 drivers
v0x5b18afe62090_0 .net *"_ivl_10", 0 0, L_0x5b18afe68630;  1 drivers
v0x5b18afe62170_0 .net *"_ivl_4", 0 0, L_0x5b18afe68320;  1 drivers
v0x5b18afe62260_0 .net *"_ivl_6", 0 0, L_0x5b18afe68430;  1 drivers
v0x5b18afe62340_0 .net *"_ivl_8", 0 0, L_0x5b18afe68520;  1 drivers
v0x5b18afe62470_0 .net "a", 0 0, L_0x5b18afe687f0;  1 drivers
v0x5b18afe62530_0 .net "b", 0 0, L_0x5b18afe68950;  1 drivers
v0x5b18afe625f0_0 .net "cin", 0 0, L_0x5b18afe68a80;  1 drivers
v0x5b18afe626b0_0 .net "cout", 0 0, L_0x5b18afe686e0;  1 drivers
v0x5b18afe62770_0 .net "sum", 0 0, L_0x5b18afe682b0;  1 drivers
S_0x5b18afe628d0 .scope generate, "adders[3]" "adders[3]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe62a80 .param/l "i" 0 3 41, +C4<011>;
S_0x5b18afe62b60 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe628d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe68bf0 .functor XOR 1, L_0x5b18afe69150, L_0x5b18afe69310, C4<0>, C4<0>;
L_0x5b18afe68c60 .functor XOR 1, L_0x5b18afe68bf0, L_0x5b18afe69520, C4<0>, C4<0>;
L_0x5b18afe68cd0 .functor AND 1, L_0x5b18afe69150, L_0x5b18afe69310, C4<1>, C4<1>;
L_0x5b18afe68d90 .functor AND 1, L_0x5b18afe69310, L_0x5b18afe69520, C4<1>, C4<1>;
L_0x5b18afe68e80 .functor OR 1, L_0x5b18afe68cd0, L_0x5b18afe68d90, C4<0>, C4<0>;
L_0x5b18afe68f90 .functor AND 1, L_0x5b18afe69150, L_0x5b18afe69520, C4<1>, C4<1>;
L_0x5b18afe69040 .functor OR 1, L_0x5b18afe68e80, L_0x5b18afe68f90, C4<0>, C4<0>;
v0x5b18afe62dc0_0 .net *"_ivl_0", 0 0, L_0x5b18afe68bf0;  1 drivers
v0x5b18afe62ec0_0 .net *"_ivl_10", 0 0, L_0x5b18afe68f90;  1 drivers
v0x5b18afe62fa0_0 .net *"_ivl_4", 0 0, L_0x5b18afe68cd0;  1 drivers
v0x5b18afe63090_0 .net *"_ivl_6", 0 0, L_0x5b18afe68d90;  1 drivers
v0x5b18afe63170_0 .net *"_ivl_8", 0 0, L_0x5b18afe68e80;  1 drivers
v0x5b18afe632a0_0 .net "a", 0 0, L_0x5b18afe69150;  1 drivers
v0x5b18afe63360_0 .net "b", 0 0, L_0x5b18afe69310;  1 drivers
v0x5b18afe63420_0 .net "cin", 0 0, L_0x5b18afe69520;  1 drivers
v0x5b18afe634e0_0 .net "cout", 0 0, L_0x5b18afe69040;  1 drivers
v0x5b18afe635a0_0 .net "sum", 0 0, L_0x5b18afe68c60;  1 drivers
S_0x5b18afe63700 .scope generate, "adders[4]" "adders[4]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe63900 .param/l "i" 0 3 41, +C4<0100>;
S_0x5b18afe639e0 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe63700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe69650 .functor XOR 1, L_0x5b18afe69ac0, L_0x5b18afe69c50, C4<0>, C4<0>;
L_0x5b18afe696c0 .functor XOR 1, L_0x5b18afe69650, L_0x5b18afe69d80, C4<0>, C4<0>;
L_0x5b18afe69730 .functor AND 1, L_0x5b18afe69ac0, L_0x5b18afe69c50, C4<1>, C4<1>;
L_0x5b18afe697a0 .functor AND 1, L_0x5b18afe69c50, L_0x5b18afe69d80, C4<1>, C4<1>;
L_0x5b18afe69840 .functor OR 1, L_0x5b18afe69730, L_0x5b18afe697a0, C4<0>, C4<0>;
L_0x5b18afe69900 .functor AND 1, L_0x5b18afe69ac0, L_0x5b18afe69d80, C4<1>, C4<1>;
L_0x5b18afe699b0 .functor OR 1, L_0x5b18afe69840, L_0x5b18afe69900, C4<0>, C4<0>;
v0x5b18afe63c40_0 .net *"_ivl_0", 0 0, L_0x5b18afe69650;  1 drivers
v0x5b18afe63d40_0 .net *"_ivl_10", 0 0, L_0x5b18afe69900;  1 drivers
v0x5b18afe63e20_0 .net *"_ivl_4", 0 0, L_0x5b18afe69730;  1 drivers
v0x5b18afe63ee0_0 .net *"_ivl_6", 0 0, L_0x5b18afe697a0;  1 drivers
v0x5b18afe63fc0_0 .net *"_ivl_8", 0 0, L_0x5b18afe69840;  1 drivers
v0x5b18afe640f0_0 .net "a", 0 0, L_0x5b18afe69ac0;  1 drivers
v0x5b18afe641b0_0 .net "b", 0 0, L_0x5b18afe69c50;  1 drivers
v0x5b18afe64270_0 .net "cin", 0 0, L_0x5b18afe69d80;  1 drivers
v0x5b18afe64330_0 .net "cout", 0 0, L_0x5b18afe699b0;  1 drivers
v0x5b18afe64480_0 .net "sum", 0 0, L_0x5b18afe696c0;  1 drivers
S_0x5b18afe645e0 .scope generate, "adders[5]" "adders[5]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe64790 .param/l "i" 0 3 41, +C4<0101>;
S_0x5b18afe64870 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe645e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe69fb0 .functor XOR 1, L_0x5b18afe6a450, L_0x5b18afe6a580, C4<0>, C4<0>;
L_0x5b18afe6a020 .functor XOR 1, L_0x5b18afe69fb0, L_0x5b18afe6a730, C4<0>, C4<0>;
L_0x5b18afe6a090 .functor AND 1, L_0x5b18afe6a450, L_0x5b18afe6a580, C4<1>, C4<1>;
L_0x5b18afe6a130 .functor AND 1, L_0x5b18afe6a580, L_0x5b18afe6a730, C4<1>, C4<1>;
L_0x5b18afe6a1d0 .functor OR 1, L_0x5b18afe6a090, L_0x5b18afe6a130, C4<0>, C4<0>;
L_0x5b18afe6a290 .functor AND 1, L_0x5b18afe6a450, L_0x5b18afe6a730, C4<1>, C4<1>;
L_0x5b18afe6a340 .functor OR 1, L_0x5b18afe6a1d0, L_0x5b18afe6a290, C4<0>, C4<0>;
v0x5b18afe64ad0_0 .net *"_ivl_0", 0 0, L_0x5b18afe69fb0;  1 drivers
v0x5b18afe64bd0_0 .net *"_ivl_10", 0 0, L_0x5b18afe6a290;  1 drivers
v0x5b18afe64cb0_0 .net *"_ivl_4", 0 0, L_0x5b18afe6a090;  1 drivers
v0x5b18afe64da0_0 .net *"_ivl_6", 0 0, L_0x5b18afe6a130;  1 drivers
v0x5b18afe64e80_0 .net *"_ivl_8", 0 0, L_0x5b18afe6a1d0;  1 drivers
v0x5b18afe64fb0_0 .net "a", 0 0, L_0x5b18afe6a450;  1 drivers
v0x5b18afe65070_0 .net "b", 0 0, L_0x5b18afe6a580;  1 drivers
v0x5b18afe65130_0 .net "cin", 0 0, L_0x5b18afe6a730;  1 drivers
v0x5b18afe651f0_0 .net "cout", 0 0, L_0x5b18afe6a340;  1 drivers
v0x5b18afe65340_0 .net "sum", 0 0, L_0x5b18afe6a020;  1 drivers
S_0x5b18afe654a0 .scope generate, "adders[6]" "adders[6]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe65650 .param/l "i" 0 3 41, +C4<0110>;
S_0x5b18afe65730 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe654a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe69f40 .functor XOR 1, L_0x5b18afe6ad30, L_0x5b18afe6aef0, C4<0>, C4<0>;
L_0x5b18afe6a860 .functor XOR 1, L_0x5b18afe69f40, L_0x5b18afe6b020, C4<0>, C4<0>;
L_0x5b18afe6a8d0 .functor AND 1, L_0x5b18afe6ad30, L_0x5b18afe6aef0, C4<1>, C4<1>;
L_0x5b18afe6a970 .functor AND 1, L_0x5b18afe6aef0, L_0x5b18afe6b020, C4<1>, C4<1>;
L_0x5b18afe6aa60 .functor OR 1, L_0x5b18afe6a8d0, L_0x5b18afe6a970, C4<0>, C4<0>;
L_0x5b18afe6ab70 .functor AND 1, L_0x5b18afe6ad30, L_0x5b18afe6b020, C4<1>, C4<1>;
L_0x5b18afe6ac20 .functor OR 1, L_0x5b18afe6aa60, L_0x5b18afe6ab70, C4<0>, C4<0>;
v0x5b18afe65990_0 .net *"_ivl_0", 0 0, L_0x5b18afe69f40;  1 drivers
v0x5b18afe65a90_0 .net *"_ivl_10", 0 0, L_0x5b18afe6ab70;  1 drivers
v0x5b18afe65b70_0 .net *"_ivl_4", 0 0, L_0x5b18afe6a8d0;  1 drivers
v0x5b18afe65c60_0 .net *"_ivl_6", 0 0, L_0x5b18afe6a970;  1 drivers
v0x5b18afe65d40_0 .net *"_ivl_8", 0 0, L_0x5b18afe6aa60;  1 drivers
v0x5b18afe65e70_0 .net "a", 0 0, L_0x5b18afe6ad30;  1 drivers
v0x5b18afe65f30_0 .net "b", 0 0, L_0x5b18afe6aef0;  1 drivers
v0x5b18afe65ff0_0 .net "cin", 0 0, L_0x5b18afe6b020;  1 drivers
v0x5b18afe660b0_0 .net "cout", 0 0, L_0x5b18afe6ac20;  1 drivers
v0x5b18afe66200_0 .net "sum", 0 0, L_0x5b18afe6a860;  1 drivers
S_0x5b18afe66360 .scope generate, "adders[7]" "adders[7]" 3 41, 3 41 0, S_0x5b18afe2d2b0;
 .timescale 0 0;
P_0x5b18afe66510 .param/l "i" 0 3 41, +C4<0111>;
S_0x5b18afe665f0 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5b18afe66360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b18afe6b1f0 .functor XOR 1, L_0x5b18afe6b730, L_0x5b18afe6b7d0, C4<0>, C4<0>;
L_0x5b18afe6b260 .functor XOR 1, L_0x5b18afe6b1f0, L_0x5b18afe6b150, C4<0>, C4<0>;
L_0x5b18afe6b2d0 .functor AND 1, L_0x5b18afe6b730, L_0x5b18afe6b7d0, C4<1>, C4<1>;
L_0x5b18afe6b370 .functor AND 1, L_0x5b18afe6b7d0, L_0x5b18afe6b150, C4<1>, C4<1>;
L_0x5b18afe6b460 .functor OR 1, L_0x5b18afe6b2d0, L_0x5b18afe6b370, C4<0>, C4<0>;
L_0x5b18afe6b570 .functor AND 1, L_0x5b18afe6b730, L_0x5b18afe6b150, C4<1>, C4<1>;
L_0x5b18afe6b620 .functor OR 1, L_0x5b18afe6b460, L_0x5b18afe6b570, C4<0>, C4<0>;
v0x5b18afe66850_0 .net *"_ivl_0", 0 0, L_0x5b18afe6b1f0;  1 drivers
v0x5b18afe66950_0 .net *"_ivl_10", 0 0, L_0x5b18afe6b570;  1 drivers
v0x5b18afe66a30_0 .net *"_ivl_4", 0 0, L_0x5b18afe6b2d0;  1 drivers
v0x5b18afe66b20_0 .net *"_ivl_6", 0 0, L_0x5b18afe6b370;  1 drivers
v0x5b18afe66c00_0 .net *"_ivl_8", 0 0, L_0x5b18afe6b460;  1 drivers
v0x5b18afe66d30_0 .net "a", 0 0, L_0x5b18afe6b730;  1 drivers
v0x5b18afe66df0_0 .net "b", 0 0, L_0x5b18afe6b7d0;  1 drivers
v0x5b18afe66eb0_0 .net "cin", 0 0, L_0x5b18afe6b150;  1 drivers
v0x5b18afe66f70_0 .net "cout", 0 0, L_0x5b18afe6b620;  1 drivers
v0x5b18afe670c0_0 .net "sum", 0 0, L_0x5b18afe6b260;  1 drivers
    .scope S_0x5b18afe44730;
T_0 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5b18afe676e0_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x5b18afe677c0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "A = %b, B = %b, Sum = %d, Cout = %b", v0x5b18afe676e0_0, v0x5b18afe677c0_0, v0x5b18afe67990_0, v0x5b18afe67890_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "paralleladder_tb.v";
    "paralleladder.v";
