-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gaussian_nb_exp_32_16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of gaussian_nb_exp_32_16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv23_78A013 : STD_LOGIC_VECTOR (22 downto 0) := "11110001010000000010011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv46_3FFFFFFFFFFF : STD_LOGIC_VECTOR (45 downto 0) := "1111111111111111111111111111111111111111111111";
    constant ap_const_lv46_0 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal f_x_msb_3_table_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_x_msb_3_table_V_ce0 : STD_LOGIC;
    signal f_x_msb_3_table_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_msb_2_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_x_msb_2_table_V_ce0 : STD_LOGIC;
    signal f_x_msb_2_table_V_q0 : STD_LOGIC_VECTOR (45 downto 0);
    signal exp_x_msb_1_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_x_msb_1_table_V_ce0 : STD_LOGIC;
    signal exp_x_msb_1_table_V_q0 : STD_LOGIC_VECTOR (49 downto 0);
    signal p_Result_s_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Result_s_reg_755_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_755_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_761 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_49_fu_405_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_reg_766 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_msb_ind_3_V_fu_415_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_3_V_reg_771 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln300_1_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_786 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_786_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_786_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_791 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_791_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_791_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_6_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_6_reg_796 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_6_reg_796_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_6_reg_796_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_8_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_8_reg_801 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_8_reg_801_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_8_reg_801_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_2_fu_483_p5 : STD_LOGIC_VECTOR (46 downto 0);
    signal rhs_2_reg_806 : STD_LOGIC_VECTOR (46 downto 0);
    signal ret_V_4_fu_511_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_4_reg_811 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln640_2_fu_517_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln640_2_reg_816 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln2_reg_821 : STD_LOGIC_VECTOR (44 downto 0);
    signal exp_x_msb_1_V_reg_831 : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln859_1_reg_836 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln587_fu_419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln587_1_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_2_fu_553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln640_fu_195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_237_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_251_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_l_int_fu_185_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_l_fract_fu_199_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln1699_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1697_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_3_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_2_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_5_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_2_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_4_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_7_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_8_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_5_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_6_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_10_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln300_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_7_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln222_9_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_x_msb_2_h_V_fu_494_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln859_2_fu_508_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln859_1_fu_504_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_10_fu_521_p3 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_120_fu_537_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_120_fu_537_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_120_fu_537_p2 : STD_LOGIC_VECTOR (96 downto 0);
    signal p_Result_9_fu_477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_1_fu_561_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln1393_fu_558_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal ret_V_5_fu_569_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln1393_1_fu_575_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal ret_V_fu_578_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal exp_x_msb_2_3_4_lsb_m_1_V_fu_584_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_fu_602_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_fu_602_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_fu_602_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal y_V_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln859_fu_631_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal y_l_V_fu_634_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal or_ln300_9_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_4_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_10_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln288_fu_623_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal y_V_1_fu_639_p4 : STD_LOGIC_VECTOR (45 downto 0);
    signal y_V_3_fu_663_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_45_fu_671_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal overf_1_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_687_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_715_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln533_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_1_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_2_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_737_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal r_V_120_fu_537_p00 : STD_LOGIC_VECTOR (96 downto 0);
    signal r_V_120_fu_537_p10 : STD_LOGIC_VECTOR (96 downto 0);
    signal r_V_fu_602_p00 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_fu_602_p10 : STD_LOGIC_VECTOR (99 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component gaussian_nb_mul_50ns_47ns_97_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (46 downto 0);
        dout : OUT STD_LOGIC_VECTOR (96 downto 0) );
    end component;


    component gaussian_nb_mul_50ns_50ns_100_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (49 downto 0);
        dout : OUT STD_LOGIC_VECTOR (99 downto 0) );
    end component;


    component gaussian_nb_exp_32_16_s_f_x_msb_3_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gaussian_nb_exp_32_16_s_f_x_msb_2_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component gaussian_nb_exp_32_16_s_exp_x_msb_1_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;



begin
    f_x_msb_3_table_V_U : component gaussian_nb_exp_32_16_s_f_x_msb_3_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_msb_3_table_V_address0,
        ce0 => f_x_msb_3_table_V_ce0,
        q0 => f_x_msb_3_table_V_q0);

    f_x_msb_2_table_V_U : component gaussian_nb_exp_32_16_s_f_x_msb_2_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 46,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_msb_2_table_V_address0,
        ce0 => f_x_msb_2_table_V_ce0,
        q0 => f_x_msb_2_table_V_q0);

    exp_x_msb_1_table_V_U : component gaussian_nb_exp_32_16_s_exp_x_msb_1_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 50,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_1_table_V_address0,
        ce0 => exp_x_msb_1_table_V_ce0,
        q0 => exp_x_msb_1_table_V_q0);

    mul_50ns_47ns_97_1_1_U1 : component gaussian_nb_mul_50ns_47ns_97_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 50,
        din1_WIDTH => 47,
        dout_WIDTH => 97)
    port map (
        din0 => r_V_120_fu_537_p0,
        din1 => r_V_120_fu_537_p1,
        dout => r_V_120_fu_537_p2);

    mul_50ns_50ns_100_1_1_U2 : component gaussian_nb_mul_50ns_50ns_100_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 50,
        din1_WIDTH => 50,
        dout_WIDTH => 100)
    port map (
        din0 => r_V_fu_602_p0,
        din1 => r_V_fu_602_p1,
        dout => r_V_fu_602_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                exp_x_msb_1_V_reg_831 <= exp_x_msb_1_table_V_q0;
                or_ln300_1_reg_786_pp0_iter2_reg <= or_ln300_1_reg_786_pp0_iter1_reg;
                or_ln300_3_reg_791_pp0_iter2_reg <= or_ln300_3_reg_791_pp0_iter1_reg;
                or_ln300_6_reg_796_pp0_iter2_reg <= or_ln300_6_reg_796_pp0_iter1_reg;
                or_ln300_8_reg_801_pp0_iter2_reg <= or_ln300_8_reg_801_pp0_iter1_reg;
                p_Result_s_reg_755_pp0_iter2_reg <= p_Result_s_reg_755_pp0_iter1_reg;
                trunc_ln859_1_reg_836 <= r_V_fu_602_p2(99 downto 52);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln300_1_reg_786 <= or_ln300_1_fu_435_p2;
                or_ln300_1_reg_786_pp0_iter1_reg <= or_ln300_1_reg_786;
                or_ln300_3_reg_791 <= or_ln300_3_fu_447_p2;
                or_ln300_3_reg_791_pp0_iter1_reg <= or_ln300_3_reg_791;
                or_ln300_6_reg_796 <= or_ln300_6_fu_459_p2;
                or_ln300_6_reg_796_pp0_iter1_reg <= or_ln300_6_reg_796;
                or_ln300_8_reg_801 <= or_ln300_8_fu_471_p2;
                or_ln300_8_reg_801_pp0_iter1_reg <= or_ln300_8_reg_801;
                p_Result_s_reg_755 <= x(31 downto 31);
                p_Result_s_reg_755_pp0_iter1_reg <= p_Result_s_reg_755;
                ret_V_4_reg_811 <= ret_V_4_fu_511_p2;
                    rhs_2_reg_806(34 downto 3) <= rhs_2_fu_483_p5(34 downto 3);    rhs_2_reg_806(46 downto 42) <= rhs_2_fu_483_p5(46 downto 42);
                tmp_49_reg_766 <= x(12 downto 5);
                tmp_reg_761 <= x(19 downto 13);
                trunc_ln2_reg_821 <= r_V_120_fu_537_p2(96 downto 52);
                trunc_ln640_2_reg_816 <= trunc_ln640_2_fu_517_p1;
                x_msb_ind_3_V_reg_771 <= x_msb_ind_3_V_fu_415_p1;
            end if;
        end if;
    end process;
    rhs_2_reg_806(2 downto 0) <= "000";
    rhs_2_reg_806(41 downto 35) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln300_fu_389_p2 <= (icmp_ln1699_fu_377_p2 and icmp_ln1697_fu_383_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv32_7FFFFFFF when (overf_2_fu_731_p2(0) = '1') else 
        tmp_s_fu_737_p4;
    exp_x_msb_1_table_V_address0 <= zext_ln587_2_fu_553_p1(8 - 1 downto 0);

    exp_x_msb_1_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_msb_1_table_V_ce0 <= ap_const_logic_1;
        else 
            exp_x_msb_1_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_msb_2_3_4_lsb_m_1_V_fu_584_p4 <= ret_V_fu_578_p2(55 downto 6);
    f_x_msb_2_h_V_fu_494_p4 <= f_x_msb_2_table_V_q0(45 downto 41);
    f_x_msb_2_table_V_address0 <= zext_ln587_1_fu_424_p1(8 - 1 downto 0);

    f_x_msb_2_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_msb_2_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_msb_2_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_3_table_V_address0 <= zext_ln587_fu_419_p1(5 - 1 downto 0);

    f_x_msb_3_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_msb_3_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_msb_3_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1697_fu_383_p2 <= "1" when (unsigned(x_l_fract_fu_199_p3) > unsigned(ap_const_lv23_78A013)) else "0";
    icmp_ln1699_fu_377_p2 <= "1" when (x_l_int_fu_185_p4 = ap_const_lv5_F) else "0";
    icmp_ln533_fu_725_p2 <= "0" when (tmp_48_fu_715_p4 = ap_const_lv4_0) else "1";
    or_ln300_10_fu_657_p2 <= (or_ln300_9_fu_653_p2 or or_ln300_4_fu_649_p2);
    or_ln300_1_fu_435_p2 <= (xor_ln222_2_fu_245_p2 or or_ln300_fu_429_p2);
    or_ln300_2_fu_441_p2 <= (xor_ln222_fu_287_p2 or xor_ln222_5_fu_301_p2);
    or_ln300_3_fu_447_p2 <= (xor_ln222_4_fu_273_p2 or or_ln300_2_fu_441_p2);
    or_ln300_4_fu_649_p2 <= (or_ln300_3_reg_791_pp0_iter2_reg or or_ln300_1_reg_786_pp0_iter2_reg);
    or_ln300_5_fu_453_p2 <= (xor_ln222_8_fu_343_p2 or xor_ln222_7_fu_329_p2);
    or_ln300_6_fu_459_p2 <= (xor_ln222_6_fu_315_p2 or or_ln300_5_fu_453_p2);
    or_ln300_7_fu_465_p2 <= (xor_ln222_10_fu_371_p2 or and_ln300_fu_389_p2);
    or_ln300_8_fu_471_p2 <= (xor_ln222_9_fu_357_p2 or or_ln300_7_fu_465_p2);
    or_ln300_9_fu_653_p2 <= (or_ln300_8_reg_801_pp0_iter2_reg or or_ln300_6_reg_796_pp0_iter2_reg);
    or_ln300_fu_429_p2 <= (xor_ln222_3_fu_259_p2 or overf_fu_231_p2);
    or_ln533_1_fu_709_p2 <= (p_Result_7_fu_687_p3 or or_ln533_fu_703_p2);
    or_ln533_fu_703_p2 <= (p_Result_8_fu_695_p3 or overf_1_fu_681_p2);
    overf_1_fu_681_p2 <= "0" when (tmp_45_fu_671_p4 = ap_const_lv2_0) else "1";
    overf_2_fu_731_p2 <= (or_ln533_1_fu_709_p2 or icmp_ln533_fu_725_p2);
    overf_fu_231_p2 <= (tmp_33_fu_223_p3 xor tmp_32_fu_215_p3);
    p_Result_10_fu_521_p3 <= (ret_V_4_fu_511_p2 & trunc_ln640_2_fu_517_p1);
    p_Result_7_fu_687_p3 <= y_V_3_fu_663_p3(43 downto 43);
    p_Result_8_fu_695_p3 <= y_V_3_fu_663_p3(42 downto 42);
    p_Result_9_fu_477_p3 <= (p_Result_s_reg_755 & tmp_reg_761);
    r_V_120_fu_537_p0 <= r_V_120_fu_537_p00(50 - 1 downto 0);
    r_V_120_fu_537_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_521_p3),97));
    r_V_120_fu_537_p1 <= r_V_120_fu_537_p10(47 - 1 downto 0);
    r_V_120_fu_537_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_2_fu_483_p5),97));
    r_V_fu_602_p0 <= r_V_fu_602_p00(50 - 1 downto 0);
    r_V_fu_602_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_2_3_4_lsb_m_1_V_fu_584_p4),100));
    r_V_fu_602_p1 <= r_V_fu_602_p10(50 - 1 downto 0);
    r_V_fu_602_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_1_table_V_q0),100));
    ret_V_4_fu_511_p2 <= std_logic_vector(unsigned(zext_ln859_2_fu_508_p1) + unsigned(zext_ln859_1_fu_504_p1));
    ret_V_5_fu_569_p2 <= std_logic_vector(unsigned(rhs_1_fu_561_p4) + unsigned(zext_ln1393_fu_558_p1));
    ret_V_fu_578_p2 <= std_logic_vector(unsigned(ret_V_5_fu_569_p2) + unsigned(zext_ln1393_1_fu_575_p1));
    rhs_1_fu_561_p4 <= ((ret_V_4_reg_811 & trunc_ln640_2_reg_816) & ap_const_lv6_0);
    rhs_2_fu_483_p5 <= (((x_msb_ind_3_V_reg_771 & ap_const_lv7_0) & f_x_msb_3_table_V_q0) & ap_const_lv3_0);
    select_ln288_fu_623_p3 <= 
        ap_const_lv46_3FFFFFFFFFFF when (y_V_fu_618_p2(0) = '1') else 
        ap_const_lv46_0;
    tmp_32_fu_215_p3 <= x(31 downto 31);
    tmp_33_fu_223_p3 <= x(20 downto 20);
    tmp_34_fu_237_p3 <= x(21 downto 21);
    tmp_35_fu_251_p3 <= x(22 downto 22);
    tmp_36_fu_265_p3 <= x(23 downto 23);
    tmp_37_fu_279_p3 <= x(24 downto 24);
    tmp_38_fu_293_p3 <= x(25 downto 25);
    tmp_39_fu_307_p3 <= x(26 downto 26);
    tmp_40_fu_321_p3 <= x(27 downto 27);
    tmp_41_fu_335_p3 <= x(28 downto 28);
    tmp_42_fu_349_p3 <= x(29 downto 29);
    tmp_43_fu_363_p3 <= x(30 downto 30);
    tmp_45_fu_671_p4 <= y_V_3_fu_663_p3(45 downto 44);
    tmp_48_fu_715_p4 <= y_V_3_fu_663_p3(41 downto 38);
    tmp_49_fu_405_p4 <= x(12 downto 5);
    tmp_s_fu_737_p4 <= y_V_3_fu_663_p3(38 downto 7);
    trunc_ln640_2_fu_517_p1 <= f_x_msb_2_table_V_q0(41 - 1 downto 0);
    trunc_ln640_fu_195_p1 <= x(16 - 1 downto 0);
    x_l_fract_fu_199_p3 <= (trunc_ln640_fu_195_p1 & ap_const_lv7_0);
    x_l_int_fu_185_p4 <= x(20 downto 16);
    x_msb_ind_3_V_fu_415_p1 <= x(5 - 1 downto 0);
    xor_ln222_10_fu_371_p2 <= (tmp_43_fu_363_p3 xor tmp_32_fu_215_p3);
    xor_ln222_2_fu_245_p2 <= (tmp_34_fu_237_p3 xor tmp_32_fu_215_p3);
    xor_ln222_3_fu_259_p2 <= (tmp_35_fu_251_p3 xor tmp_32_fu_215_p3);
    xor_ln222_4_fu_273_p2 <= (tmp_36_fu_265_p3 xor tmp_32_fu_215_p3);
    xor_ln222_5_fu_301_p2 <= (tmp_38_fu_293_p3 xor tmp_32_fu_215_p3);
    xor_ln222_6_fu_315_p2 <= (tmp_39_fu_307_p3 xor tmp_32_fu_215_p3);
    xor_ln222_7_fu_329_p2 <= (tmp_40_fu_321_p3 xor tmp_32_fu_215_p3);
    xor_ln222_8_fu_343_p2 <= (tmp_41_fu_335_p3 xor tmp_32_fu_215_p3);
    xor_ln222_9_fu_357_p2 <= (tmp_42_fu_349_p3 xor tmp_32_fu_215_p3);
    xor_ln222_fu_287_p2 <= (tmp_37_fu_279_p3 xor tmp_32_fu_215_p3);
    y_V_1_fu_639_p4 <= y_l_V_fu_634_p2(49 downto 4);
    y_V_3_fu_663_p3 <= 
        select_ln288_fu_623_p3 when (or_ln300_10_fu_657_p2(0) = '1') else 
        y_V_1_fu_639_p4;
    y_V_fu_618_p2 <= (p_Result_s_reg_755_pp0_iter2_reg xor ap_const_lv1_1);
    y_l_V_fu_634_p2 <= std_logic_vector(unsigned(exp_x_msb_1_V_reg_831) + unsigned(zext_ln859_fu_631_p1));
    zext_ln1393_1_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_2_reg_806),56));
    zext_ln1393_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln2_reg_821),56));
    zext_ln587_1_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_405_p4),64));
    zext_ln587_2_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_477_p3),64));
    zext_ln587_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_3_V_fu_415_p1),64));
    zext_ln859_1_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_x_msb_2_h_V_fu_494_p4),9));
    zext_ln859_2_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_766),9));
    zext_ln859_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln859_1_reg_836),50));
end behav;
