// Seed: 1062954419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output supply1 id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  ;
  supply0 [-1 : ""] id_7;
  assign id_3 = id_4 - 1;
  wire id_8;
  assign id_7 = 1'b0;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd81,
    parameter id_5  = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1|-1 : id_5],
    _id_10,
    id_11,
    id_12
);
  inout tri id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_4,
      id_6,
      id_12
  );
  output wire id_11;
  input wire _id_10;
  input logic [7:0] id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2  = id_8[1 : id_10];
  assign id_12 = 1;
  id_13(
      1
  );
  assign id_13 = id_5;
endmodule
