# USC_EE533
Lab codes for EE533: Network Processor Design and Programming

Lab1 : Socket Programming

Lab2 : Designing and Simulating 32-bit ALU (ADD, SUB, Llogical shifter, AND, OR) in Xilinx Vivado

Lab3 : Design of mini-IDS

Lab4 : NetFPGA Bitfile Generation and Writing scripts to automate network testing

Lab5 : Debugging and Testing Custom NetFPGA Design

Lab6 : Pipelined Datapath on NetFPGA