// Seed: 2041517943
module module_0;
  wire module_0;
  wire id_2, id_3, id_4, id_5, id_6;
  wire id_7;
endmodule
module module_1;
  always @* id_1 = 1;
  module_0();
endmodule
module module_2 (
    input  tri   id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output uwire id_3,
    output wand  id_4
    , id_7,
    output wand  id_5
);
  wire id_8;
  wire id_9;
  wire id_10;
  assign (pull1, strong0) id_5 = 1 == 1'd0;
  id_11(
      id_1, 1
  ); module_0();
endmodule
