OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net1031 has 128 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 848155 848155 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26569
Number of terminals:      771
Number of snets:          2
Number of nets:           17918

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 389.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 776145.
[INFO DRT-0033] mcon shape region query size = 494781.
[INFO DRT-0033] met1 shape region query size = 150140.
[INFO DRT-0033] via shape region query size = 48205.
[INFO DRT-0033] met2 shape region query size = 29366.
[INFO DRT-0033] via2 shape region query size = 38564.
[INFO DRT-0033] met3 shape region query size = 29251.
[INFO DRT-0033] via3 shape region query size = 38564.
[INFO DRT-0033] met4 shape region query size = 11625.
[INFO DRT-0033] via4 shape region query size = 1922.
[INFO DRT-0033] met5 shape region query size = 1984.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3176 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11361 groups.
#scanned instances     = 26569
#unique  instances     = 389
#stdCellGenAp          = 14343
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9448
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67985
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:19:53, elapsed time = 00:02:30, memory = 444.15 (MB), peak = 458.52 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     183823

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56177.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43389.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23080.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6130.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1511.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 168.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 500.65 (MB), peak = 500.65 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 80768 vertical wires in 3 frboxes and 49687 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10302 vertical wires in 3 frboxes and 15316 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 955.48 (MB), peak = 955.48 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.48 (MB), peak = 955.48 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 1195.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:32, memory = 1505.46 (MB).
    Completing 30% with 2482 violations.
    elapsed time = 00:00:41, memory = 1585.74 (MB).
    Completing 40% with 2482 violations.
    elapsed time = 00:01:07, memory = 1597.17 (MB).
    Completing 50% with 2482 violations.
    elapsed time = 00:01:22, memory = 1584.54 (MB).
    Completing 60% with 5215 violations.
    elapsed time = 00:01:44, memory = 1683.64 (MB).
    Completing 70% with 5215 violations.
    elapsed time = 00:02:03, memory = 1786.29 (MB).
    Completing 80% with 7842 violations.
    elapsed time = 00:02:12, memory = 1778.58 (MB).
    Completing 90% with 7842 violations.
    elapsed time = 00:02:38, memory = 1854.21 (MB).
    Completing 100% with 11062 violations.
    elapsed time = 00:03:13, memory = 1734.54 (MB).
[INFO DRT-0199]   Number of violations = 13354.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   via4   met5
Cut Spacing          0     34      0      2      0      1      0      0      1      0
Metal Spacing       10      0   2045      0    777      0    168     28      0     26
Min Hole             0      0      5      0      1      0      0      0      0      0
Recheck             72      0   1290      0    728      0    143     26      0     33
Short                8     17   5395     13   2260      0    220      9      2     40
[INFO DRT-0267] cpu time = 00:22:54, elapsed time = 00:03:14, memory = 1889.21 (MB), peak = 1898.02 (MB)
Total wire length = 1040904 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296680 um.
Total wire length on LAYER met2 = 446290 um.
Total wire length on LAYER met3 = 197972 um.
Total wire length on LAYER met4 = 91381 um.
Total wire length on LAYER met5 = 8578 um.
Total number of vias = 168692.
Up-via summary (total 168692):

-------------------------
 FR_MASTERSLICE         0
            li1     67823
           met1     83440
           met2     14060
           met3      3105
           met4       264
-------------------------
                   168692


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13354 violations.
    elapsed time = 00:00:13, memory = 1965.25 (MB).
    Completing 20% with 13354 violations.
    elapsed time = 00:00:33, memory = 1975.56 (MB).
    Completing 30% with 11536 violations.
    elapsed time = 00:00:44, memory = 1948.78 (MB).
    Completing 40% with 11536 violations.
    elapsed time = 00:01:14, memory = 2016.86 (MB).
    Completing 50% with 11536 violations.
    elapsed time = 00:01:34, memory = 2023.52 (MB).
    Completing 60% with 10120 violations.
    elapsed time = 00:01:52, memory = 2069.56 (MB).
    Completing 70% with 10120 violations.
    elapsed time = 00:02:12, memory = 2099.99 (MB).
    Completing 80% with 8544 violations.
    elapsed time = 00:02:22, memory = 2071.68 (MB).
    Completing 90% with 8544 violations.
    elapsed time = 00:02:45, memory = 2058.06 (MB).
    Completing 100% with 6723 violations.
    elapsed time = 00:03:15, memory = 2093.88 (MB).
[INFO DRT-0199]   Number of violations = 6723.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         18      0      0      0      0      0      0
Metal Spacing        0   1391      0    466     61      4      0
Min Hole             0      1      0      0      0      0      0
Recheck              0      2      0      0      0      0      0
Short                0   3977      1    777     20      1      4
[INFO DRT-0267] cpu time = 00:22:29, elapsed time = 00:03:16, memory = 2096.57 (MB), peak = 2108.23 (MB)
Total wire length = 1032279 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293911 um.
Total wire length on LAYER met2 = 441801 um.
Total wire length on LAYER met3 = 197459 um.
Total wire length on LAYER met4 = 90991 um.
Total wire length on LAYER met5 = 8115 um.
Total number of vias = 166978.
Up-via summary (total 166978):

-------------------------
 FR_MASTERSLICE         0
            li1     67791
           met1     81777
           met2     14100
           met3      3081
           met4       229
-------------------------
                   166978


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6723 violations.
    elapsed time = 00:00:10, memory = 2109.90 (MB).
    Completing 20% with 6723 violations.
    elapsed time = 00:00:33, memory = 2152.82 (MB).
    Completing 30% with 6466 violations.
    elapsed time = 00:00:53, memory = 2072.42 (MB).
    Completing 40% with 6466 violations.
    elapsed time = 00:01:18, memory = 2073.47 (MB).
    Completing 50% with 6466 violations.
    elapsed time = 00:01:34, memory = 2146.12 (MB).
    Completing 60% with 6296 violations.
    elapsed time = 00:01:50, memory = 2052.71 (MB).
    Completing 70% with 6296 violations.
    elapsed time = 00:02:13, memory = 2060.22 (MB).
    Completing 80% with 6331 violations.
    elapsed time = 00:02:22, memory = 2030.73 (MB).
    Completing 90% with 6331 violations.
    elapsed time = 00:02:51, memory = 2030.73 (MB).
    Completing 100% with 6044 violations.
    elapsed time = 00:03:03, memory = 2030.73 (MB).
[INFO DRT-0199]   Number of violations = 6048.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0   1271    370     42      2
Min Hole             0      0      1      0      0
Recheck              0      3      1      0      0
Short                0   3677    666      9      1
[INFO DRT-0267] cpu time = 00:21:29, elapsed time = 00:03:04, memory = 2035.53 (MB), peak = 2181.00 (MB)
Total wire length = 1029851 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293387 um.
Total wire length on LAYER met2 = 441181 um.
Total wire length on LAYER met3 = 196797 um.
Total wire length on LAYER met4 = 90761 um.
Total wire length on LAYER met5 = 7724 um.
Total number of vias = 166329.
Up-via summary (total 166329):

-------------------------
 FR_MASTERSLICE         0
            li1     67832
           met1     81357
           met2     13909
           met3      3029
           met4       202
-------------------------
                   166329


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6048 violations.
    elapsed time = 00:00:11, memory = 2035.53 (MB).
    Completing 20% with 6048 violations.
    elapsed time = 00:00:28, memory = 2035.53 (MB).
    Completing 30% with 4730 violations.
    elapsed time = 00:00:36, memory = 2071.15 (MB).
    Completing 40% with 4730 violations.
    elapsed time = 00:01:08, memory = 2094.16 (MB).
    Completing 50% with 4730 violations.
    elapsed time = 00:01:22, memory = 2102.29 (MB).
    Completing 60% with 3471 violations.
    elapsed time = 00:01:39, memory = 2106.07 (MB).
    Completing 70% with 3471 violations.
    elapsed time = 00:01:53, memory = 2139.35 (MB).
    Completing 80% with 2259 violations.
    elapsed time = 00:02:06, memory = 2128.14 (MB).
    Completing 90% with 2259 violations.
    elapsed time = 00:02:28, memory = 2195.84 (MB).
    Completing 100% with 724 violations.
    elapsed time = 00:03:00, memory = 2106.56 (MB).
[INFO DRT-0199]   Number of violations = 724.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      0      0      0
Metal Spacing        0    211      0     72     24
Short                0    308      1     94     13
[INFO DRT-0267] cpu time = 00:20:37, elapsed time = 00:03:00, memory = 2109.41 (MB), peak = 2204.58 (MB)
Total wire length = 1029750 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287101 um.
Total wire length on LAYER met2 = 437573 um.
Total wire length on LAYER met3 = 202328 um.
Total wire length on LAYER met4 = 95039 um.
Total wire length on LAYER met5 = 7705 um.
Total number of vias = 169571.
Up-via summary (total 169571):

-------------------------
 FR_MASTERSLICE         0
            li1     67842
           met1     82401
           met2     15587
           met3      3539
           met4       202
-------------------------
                   169571


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 724 violations.
    elapsed time = 00:00:00, memory = 2109.41 (MB).
    Completing 20% with 724 violations.
    elapsed time = 00:00:03, memory = 2139.18 (MB).
    Completing 30% with 568 violations.
    elapsed time = 00:00:07, memory = 2109.49 (MB).
    Completing 40% with 568 violations.
    elapsed time = 00:00:11, memory = 2130.74 (MB).
    Completing 50% with 568 violations.
    elapsed time = 00:00:19, memory = 2109.49 (MB).
    Completing 60% with 365 violations.
    elapsed time = 00:00:20, memory = 2131.70 (MB).
    Completing 70% with 365 violations.
    elapsed time = 00:00:22, memory = 2109.49 (MB).
    Completing 80% with 246 violations.
    elapsed time = 00:00:25, memory = 2109.49 (MB).
    Completing 90% with 246 violations.
    elapsed time = 00:00:29, memory = 2173.17 (MB).
    Completing 100% with 120 violations.
    elapsed time = 00:00:38, memory = 2109.49 (MB).
[INFO DRT-0199]   Number of violations = 120.
Viol/Layer        met1   met2
Metal Spacing       31     11
Short               60     18
[INFO DRT-0267] cpu time = 00:03:33, elapsed time = 00:00:38, memory = 2109.49 (MB), peak = 2204.58 (MB)
Total wire length = 1029763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286952 um.
Total wire length on LAYER met2 = 437460 um.
Total wire length on LAYER met3 = 202270 um.
Total wire length on LAYER met4 = 95385 um.
Total wire length on LAYER met5 = 7694 um.
Total number of vias = 169649.
Up-via summary (total 169649):

-------------------------
 FR_MASTERSLICE         0
            li1     67843
           met1     82435
           met2     15601
           met3      3568
           met4       202
-------------------------
                   169649


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 2109.49 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:00, memory = 2109.49 (MB).
    Completing 30% with 78 violations.
    elapsed time = 00:00:00, memory = 2109.49 (MB).
    Completing 40% with 78 violations.
    elapsed time = 00:00:00, memory = 2109.49 (MB).
    Completing 50% with 78 violations.
    elapsed time = 00:00:03, memory = 2109.49 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 2109.49 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 2109.49 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:06, memory = 2109.49 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:06, memory = 2109.49 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:10, memory = 2109.70 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:10, memory = 2109.70 (MB), peak = 2204.58 (MB)
Total wire length = 1029748 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286894 um.
Total wire length on LAYER met2 = 437379 um.
Total wire length on LAYER met3 = 202335 um.
Total wire length on LAYER met4 = 95444 um.
Total wire length on LAYER met5 = 7694 um.
Total number of vias = 169651.
Up-via summary (total 169651):

-------------------------
 FR_MASTERSLICE         0
            li1     67842
           met1     82429
           met2     15605
           met3      3573
           met4       202
-------------------------
                   169651


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:18, memory = 2185.06 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:43, memory = 2297.06 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:55, memory = 2495.73 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:01:01, memory = 2661.30 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:01:07, memory = 2933.20 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:01:25, memory = 3192.72 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:01:57, memory = 3333.16 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:02:09, memory = 3278.98 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:02:17, memory = 3342.50 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:03:10, memory = 3427.14 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:19:30, elapsed time = 00:03:11, memory = 3437.27 (MB), peak = 3458.26 (MB)
Total wire length = 1029763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286926 um.
Total wire length on LAYER met2 = 437352 um.
Total wire length on LAYER met3 = 202334 um.
Total wire length on LAYER met4 = 95455 um.
Total wire length on LAYER met5 = 7694 um.
Total number of vias = 169650.
Up-via summary (total 169650):

-------------------------
 FR_MASTERSLICE         0
            li1     67842
           met1     82428
           met2     15603
           met3      3575
           met4       202
-------------------------
                   169650


[INFO DRT-0198] Complete detail routing.
Total wire length = 1029763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286926 um.
Total wire length on LAYER met2 = 437352 um.
Total wire length on LAYER met3 = 202334 um.
Total wire length on LAYER met4 = 95455 um.
Total wire length on LAYER met5 = 7694 um.
Total number of vias = 169650.
Up-via summary (total 169650):

-------------------------
 FR_MASTERSLICE         0
            li1     67842
           met1     82428
           met2     15603
           met3      3575
           met4       202
-------------------------
                   169650


[INFO DRT-0267] cpu time = 01:50:59, elapsed time = 00:16:36, memory = 3439.86 (MB), peak = 3458.26 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 15 antenna violations.
[INFO GRT-0015] Inserted 27 diodes.
[WARNING DRT-0120] Large net net1031 has 128 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3176 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11365 groups.
#scanned instances     = 26596
#unique  instances     = 389
#stdCellGenAp          = 14343
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9448
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67985
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:20:23, elapsed time = 00:02:34, memory = 3354.08 (MB), peak = 3458.26 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192277

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56186.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43383.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23066.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6108.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1484.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 160.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3364.01 (MB), peak = 3458.26 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 80736 vertical wires in 3 frboxes and 49651 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10241 vertical wires in 3 frboxes and 15274 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:07, memory = 3410.89 (MB), peak = 3458.26 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3410.89 (MB), peak = 3458.26 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 3399.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 3418.48 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:10, memory = 3401.01 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:16, memory = 3406.65 (MB).
    Completing 50% with 90 violations.
    elapsed time = 00:00:19, memory = 3325.48 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:23, memory = 3331.51 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:27, memory = 3347.62 (MB).
    Completing 80% with 155 violations.
    elapsed time = 00:00:29, memory = 3357.72 (MB).
    Completing 90% with 155 violations.
    elapsed time = 00:00:34, memory = 3333.64 (MB).
    Completing 100% with 199 violations.
    elapsed time = 00:00:37, memory = 3339.16 (MB).
[INFO DRT-0199]   Number of violations = 241.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        8      3     11      1      1
Recheck              7     11     13      6      5
Short               54     60     51      5      5
[INFO DRT-0267] cpu time = 00:04:35, elapsed time = 00:00:37, memory = 3378.43 (MB), peak = 3458.26 (MB)
Total wire length = 1029703 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287134 um.
Total wire length on LAYER met2 = 437253 um.
Total wire length on LAYER met3 = 201001 um.
Total wire length on LAYER met4 = 95842 um.
Total wire length on LAYER met5 = 8471 um.
Total number of vias = 169647.
Up-via summary (total 169647):

-------------------------
 FR_MASTERSLICE         0
            li1     67875
           met1     82419
           met2     15585
           met3      3560
           met4       208
-------------------------
                   169647


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 241 violations.
    elapsed time = 00:00:03, memory = 3386.87 (MB).
    Completing 20% with 241 violations.
    elapsed time = 00:00:07, memory = 3392.62 (MB).
    Completing 30% with 196 violations.
    elapsed time = 00:00:09, memory = 3373.39 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:15, memory = 3373.72 (MB).
    Completing 50% with 196 violations.
    elapsed time = 00:00:18, memory = 3353.88 (MB).
    Completing 60% with 180 violations.
    elapsed time = 00:00:22, memory = 3371.09 (MB).
    Completing 70% with 180 violations.
    elapsed time = 00:00:26, memory = 3371.54 (MB).
    Completing 80% with 136 violations.
    elapsed time = 00:00:28, memory = 3371.54 (MB).
    Completing 90% with 136 violations.
    elapsed time = 00:00:34, memory = 3378.25 (MB).
    Completing 100% with 92 violations.
    elapsed time = 00:00:36, memory = 3381.54 (MB).
[INFO DRT-0199]   Number of violations = 92.
Viol/Layer        mcon   met1   met2   met3   met5
Cut Spacing          1      0      0      0      0
Metal Spacing        0      7      1      4     13
Short                0     28     18     20      0
[INFO DRT-0267] cpu time = 00:04:30, elapsed time = 00:00:36, memory = 3381.54 (MB), peak = 3458.26 (MB)
Total wire length = 1029717 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287160 um.
Total wire length on LAYER met2 = 437241 um.
Total wire length on LAYER met3 = 200997 um.
Total wire length on LAYER met4 = 95839 um.
Total wire length on LAYER met5 = 8478 um.
Total number of vias = 169654.
Up-via summary (total 169654):

-------------------------
 FR_MASTERSLICE         0
            li1     67876
           met1     82421
           met2     15593
           met3      3558
           met4       206
-------------------------
                   169654


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 92 violations.
    elapsed time = 00:00:00, memory = 3381.54 (MB).
    Completing 20% with 92 violations.
    elapsed time = 00:00:00, memory = 3381.54 (MB).
    Completing 30% with 97 violations.
    elapsed time = 00:00:01, memory = 3381.54 (MB).
    Completing 40% with 97 violations.
    elapsed time = 00:00:03, memory = 3381.54 (MB).
    Completing 50% with 97 violations.
    elapsed time = 00:00:03, memory = 3381.54 (MB).
    Completing 60% with 91 violations.
    elapsed time = 00:00:04, memory = 3381.54 (MB).
    Completing 70% with 91 violations.
    elapsed time = 00:00:04, memory = 3381.54 (MB).
    Completing 80% with 91 violations.
    elapsed time = 00:00:05, memory = 3381.54 (MB).
    Completing 90% with 91 violations.
    elapsed time = 00:00:07, memory = 3381.54 (MB).
    Completing 100% with 85 violations.
    elapsed time = 00:00:08, memory = 3381.54 (MB).
[INFO DRT-0199]   Number of violations = 85.
Viol/Layer        met1   met2   met3   met5
Metal Spacing        7      3      3      6
Short               24     14     27      1
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:08, memory = 3381.54 (MB), peak = 3458.26 (MB)
Total wire length = 1029680 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287140 um.
Total wire length on LAYER met2 = 437224 um.
Total wire length on LAYER met3 = 201011 um.
Total wire length on LAYER met4 = 95843 um.
Total wire length on LAYER met5 = 8460 um.
Total number of vias = 169649.
Up-via summary (total 169649):

-------------------------
 FR_MASTERSLICE         0
            li1     67877
           met1     82415
           met2     15591
           met3      3560
           met4       206
-------------------------
                   169649


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 85 violations.
    elapsed time = 00:00:00, memory = 3381.54 (MB).
    Completing 20% with 85 violations.
    elapsed time = 00:00:01, memory = 3381.54 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:07, memory = 3394.99 (MB).
    Completing 40% with 56 violations.
    elapsed time = 00:00:07, memory = 3394.99 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:10, memory = 3394.99 (MB).
    Completing 60% with 52 violations.
    elapsed time = 00:00:10, memory = 3394.99 (MB).
    Completing 70% with 52 violations.
    elapsed time = 00:00:10, memory = 3394.99 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:11, memory = 3394.99 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:11, memory = 3394.99 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:14, memory = 3394.99 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met3   met5
Metal Spacing        0      0      4
Short                5      3      0
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:14, memory = 3370.95 (MB), peak = 3458.26 (MB)
Total wire length = 1029674 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287294 um.
Total wire length on LAYER met2 = 437248 um.
Total wire length on LAYER met3 = 200863 um.
Total wire length on LAYER met4 = 95878 um.
Total wire length on LAYER met5 = 8389 um.
Total number of vias = 169725.
Up-via summary (total 169725):

-------------------------
 FR_MASTERSLICE         0
            li1     67877
           met1     82466
           met2     15606
           met3      3568
           met4       208
-------------------------
                   169725


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3370.95 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3370.95 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 3370.95 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 3370.95 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 3370.95 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 3370.95 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 3370.95 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 3370.95 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 3370.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 3370.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3370.95 (MB), peak = 3458.26 (MB)
Total wire length = 1029657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287294 um.
Total wire length on LAYER met2 = 437249 um.
Total wire length on LAYER met3 = 200851 um.
Total wire length on LAYER met4 = 95875 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169730.
Up-via summary (total 169730):

-------------------------
 FR_MASTERSLICE         0
            li1     67877
           met1     82466
           met2     15611
           met3      3568
           met4       208
-------------------------
                   169730


[INFO DRT-0198] Complete detail routing.
Total wire length = 1029657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287294 um.
Total wire length on LAYER met2 = 437249 um.
Total wire length on LAYER met3 = 200851 um.
Total wire length on LAYER met4 = 95875 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169730.
Up-via summary (total 169730):

-------------------------
 FR_MASTERSLICE         0
            li1     67877
           met1     82466
           met2     15611
           met3      3568
           met4       208
-------------------------
                   169730


[INFO DRT-0267] cpu time = 00:10:45, elapsed time = 00:01:39, memory = 3371.56 (MB), peak = 3458.26 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net net1031 has 128 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3176 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11366 groups.
#scanned instances     = 26597
#unique  instances     = 389
#stdCellGenAp          = 14343
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9448
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67985
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:20:30, elapsed time = 00:02:35, memory = 3351.63 (MB), peak = 3458.26 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192300

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56187.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43385.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23072.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6111.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1488.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 160.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3351.63 (MB), peak = 3458.26 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 80747 vertical wires in 3 frboxes and 49656 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10217 vertical wires in 3 frboxes and 15279 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 3351.79 (MB), peak = 3458.26 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3351.79 (MB), peak = 3458.26 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 3374.01 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 3375.36 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:09, memory = 3361.07 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:15, memory = 3386.26 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:17, memory = 3387.10 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:21, memory = 3393.29 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:24, memory = 3393.29 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:27, memory = 3395.08 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:32, memory = 3382.14 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:34, memory = 3383.79 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      0      0      1
Recheck              1      1      4      1
Short                3      5     15      2
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:34, memory = 3363.97 (MB), peak = 3458.26 (MB)
Total wire length = 1029661 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287333 um.
Total wire length on LAYER met2 = 437213 um.
Total wire length on LAYER met3 = 200815 um.
Total wire length on LAYER met4 = 95911 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169734.
Up-via summary (total 169734):

-------------------------
 FR_MASTERSLICE         0
            li1     67879
           met1     82465
           met2     15606
           met3      3576
           met4       208
-------------------------
                   169734


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:02, memory = 3366.80 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:07, memory = 3366.80 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:08, memory = 3366.80 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:14, memory = 3366.80 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:17, memory = 3366.80 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:21, memory = 3366.80 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:24, memory = 3366.80 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:27, memory = 3366.80 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:31, memory = 3366.80 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:34, memory = 3366.80 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2   met3
Short                4      3      1
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:34, memory = 3366.80 (MB), peak = 3458.26 (MB)
Total wire length = 1029644 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287332 um.
Total wire length on LAYER met2 = 437215 um.
Total wire length on LAYER met3 = 200805 um.
Total wire length on LAYER met4 = 95904 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169730.
Up-via summary (total 169730):

-------------------------
 FR_MASTERSLICE         0
            li1     67879
           met1     82464
           met2     15605
           met3      3574
           met4       208
-------------------------
                   169730


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3366.80 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3366.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 3366.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 3366.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 3366.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 3366.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 3366.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 3366.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 3366.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 3366.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2   met3
Metal Spacing        0      1      0
Short                4      3      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3366.80 (MB), peak = 3458.26 (MB)
Total wire length = 1029643 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287334 um.
Total wire length on LAYER met2 = 437216 um.
Total wire length on LAYER met3 = 200801 um.
Total wire length on LAYER met4 = 95903 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169732.
Up-via summary (total 169732):

-------------------------
 FR_MASTERSLICE         0
            li1     67879
           met1     82465
           met2     15606
           met3      3574
           met4       208
-------------------------
                   169732


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:02, memory = 3366.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:04, memory = 3366.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:07, memory = 3366.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:10, memory = 3366.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:13, memory = 3379.99 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:15, memory = 3388.47 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:22, memory = 3388.47 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:25, memory = 3388.47 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:27, memory = 3388.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:29, memory = 3356.10 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:36, elapsed time = 00:00:30, memory = 3356.36 (MB), peak = 3458.26 (MB)
Total wire length = 1029634 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287381 um.
Total wire length on LAYER met2 = 437174 um.
Total wire length on LAYER met3 = 200785 um.
Total wire length on LAYER met4 = 95905 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169742.
Up-via summary (total 169742):

-------------------------
 FR_MASTERSLICE         0
            li1     67879
           met1     82469
           met2     15611
           met3      3575
           met4       208
-------------------------
                   169742


[INFO DRT-0198] Complete detail routing.
Total wire length = 1029634 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287381 um.
Total wire length on LAYER met2 = 437174 um.
Total wire length on LAYER met3 = 200785 um.
Total wire length on LAYER met4 = 95905 um.
Total wire length on LAYER met5 = 8387 um.
Total number of vias = 169742.
Up-via summary (total 169742):

-------------------------
 FR_MASTERSLICE         0
            li1     67879
           met1     82469
           met2     15611
           met3      3575
           met4       208
-------------------------
                   169742


[INFO DRT-0267] cpu time = 00:12:09, elapsed time = 00:01:40, memory = 3356.36 (MB), peak = 3458.26 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 28:47.72[h:]min:sec. CPU time: user 12044.63 sys 19.10 (698%). Peak memory: 3541260KB.
