head	1.7;
access;
symbols
	OPENBSD_6_2:1.6.0.4
	OPENBSD_6_2_BASE:1.6
	OPENBSD_6_1:1.6.0.2
	OPENBSD_6_1_BASE:1.6
	OPENBSD_6_0:1.5.0.10
	OPENBSD_6_0_BASE:1.5
	OPENBSD_5_9:1.5.0.6
	OPENBSD_5_9_BASE:1.5
	OPENBSD_5_8:1.5.0.8
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.4
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.5.0.2
	OPENBSD_5_6_BASE:1.5
	OPENBSD_5_5:1.4.0.4
	OPENBSD_5_5_BASE:1.4
	OPENBSD_5_4:1.4.0.2
	OPENBSD_5_4_BASE:1.4
	OPENBSD_5_3:1.2.0.2
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.1.1.1.0.4
	OPENBSD_5_2_BASE:1.1.1.1
	OPENBSD_5_1_BASE:1.1.1.1
	OPENBSD_5_1:1.1.1.1.0.2
	jasper_20111311:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.7
date	2017.10.05.08.58.51;	author bentley;	state Exp;
branches;
next	1.6;
commitid	5BRd9kjjA6Ezwdn4;

1.6
date	2017.02.13.10.27.00;	author benoit;	state Exp;
branches;
next	1.5;
commitid	uKxVHPZeJE81E2Ju;

1.5
date	2014.05.20.19.36.27;	author jasper;	state Exp;
branches;
next	1.4;

1.4
date	2013.05.23.15.04.41;	author benoit;	state Exp;
branches;
next	1.3;

1.3
date	2013.05.13.11.43.24;	author benoit;	state Exp;
branches;
next	1.2;

1.2
date	2013.01.16.07.43.48;	author benoit;	state Exp;
branches;
next	1.1;

1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.7
log
@Update to verilator-3.912.
@
text
@SHA256 (verilator-3.912.tgz) = J8ShF0GVu9c8eWWwGNgySMueeAMk+UBmsF5yVTVI0GQ=
SIZE (verilator-3.912.tgz) = 2052609
@


1.6
log
@Update to verilator-3.900.
@
text
@d1 2
a2 2
SHA256 (verilator-3.900.tgz) = S+hR5mF5tAVBB4KIfkEh23xuinYUqAZvNTw27dmKa3s=
SIZE (verilator-3.900.tgz) = 2012864
@


1.5
log
@update to verilator-3.860
@
text
@d1 2
a2 2
SHA256 (verilator-3.860.tgz) = CSoG0yZRuB6wOJWsJ1VXOVnZtc8IjL1cVHkv8xhHutc=
SIZE (verilator-3.860.tgz) = 1979831
@


1.4
log
@Update verilator to 3.847.
@
text
@d1 2
a2 2
SHA256 (verilator-3.847.tgz) = eKIHwQtUwTBmGPsf71rl0kmqiik7lMODqqxigDgOnN0=
SIZE (verilator-3.847.tgz) = 1912654
@


1.3
log
@- update verilator to 3.846
- regen PLIST
@
text
@d1 2
a2 2
SHA256 (verilator-3.846.tgz) = xvmgzj7n/VPI9eusN3Ogsx9BrFhB+681KGSUlIvUNr0=
SIZE (verilator-3.846.tgz) = 1898518
@


1.2
log
@- update verilator to 3.844
- regen PLIST

ok jasper@@
@
text
@d1 2
a2 2
SHA256 (verilator-3.844.tgz) = WPXJ7LOPre0WfKlpQFR3DeTPcu5hfOCVawdkyWOyH0E=
SIZE (verilator-3.844.tgz) = 1846403
@


1.1
log
@Initial revision
@
text
@d1 2
a2 5
MD5 (verilator-3.824.tgz) = bmVYZt51NgkW4XeJOfLasQ==
RMD160 (verilator-3.824.tgz) = Q7SUJgclp60PUjV4wKxM2JThZjk=
SHA1 (verilator-3.824.tgz) = CcU12gUgWlP9kQ9MjhneeIhfiGg=
SHA256 (verilator-3.824.tgz) = KHFLIIXuhc6ULtt7V3YDsocAvV75WadlV79tu+NLKlk=
SIZE (verilator-3.824.tgz) = 1577037
@


1.1.1.1
log
@import verilator-3.824

Verilator is the fastest free Verilog HDL simulator, and beats most
commercial simulators. It compiles synthesizable Verilog (not test-bench
code!), plus some PSL, SystemVerilog and Synthesis assertions into C++
or SystemC code. It is designed for large projects where fast simulation
performance is of primary concern, and is especially well suited to
generate executable models of CPUs for embedded software design teams.

ok aja@@
@
text
@@
