Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver intc 2.02.a for instance xps_intc_1
xps_intc_1 has been added to the project
WARNING:EDK:2137 - Peripheral xps_intc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_intc_1 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	\\vboxsvr\real-pc\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\etc\system.filters
Done writing Tab View settings to:
	\\vboxsvr\real-pc\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Generated Block Diagram.
Rasterizing system.jpg .....
SVG Rasterization successful

********************************************************************************
At Local date and time: Wed Oct 04 03:53:11 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - 2 master(s) : 9
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - 1 master(s) : 1
slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - 1 master(s) : 1
slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 14
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 14
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 368 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x05000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x05000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 764 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX
   value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 767 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 768 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX
   value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 773 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to
   4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 806 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 839 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 840 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value
   to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x009
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x00a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x011
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x01a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x021
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x022
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x02d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x02e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x045
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x046
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x052
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x069
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x06a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x07d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value
   to 0x07e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value
   to 0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value
   to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value
   to 0x099
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value
   to 0x09a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value
   to 0x0a9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value
   to 0x0aa
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value
   to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value
   to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value
   to 0x0bf
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value
   to 0x0c0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value
   to 0x0c1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0000001C000040080000001C000040080000001C000024140000041C00002415
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x0000041C000024140002041C000024140000141C000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0000011E000021060002011E000021060000111E0000801A0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0000001C000024140000041C000024150000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0000001E000021060000011E000021060000011E000021060002011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0000111E0000801A0000001C000040080000001C000024140000041C00002415
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0000041C000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0000041C000024140000041C000024140000141C000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0000011E000021060000011E000021060000111E0000801A0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0000001C000024140000041C000024150000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0000111E0000801A0000001C000040080000001C000024140000041C00002415
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0000001E000021060000011E000021060000111E0000801A0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x000040080000001C0000001C000020140000141D000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111111101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 112 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 240 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 46 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 94 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line
119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 132 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:buttons_3bit - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:character_lcd_2x16 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 158 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rotary_encoder - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ddr_sdram - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line
184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rs232_dce - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line
217 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 240 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 265
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 277 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 46 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/microblaze_0_wrapper
/microblaze_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/ilmb_wrapper/ilmb_wr
apper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/dlmb_wrapper/dlmb_wr
apper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr_sdram_wrapper INSTANCE:ddr_sdram -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 184 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -uc ddr_sdram_wrapper.ucf -sd ..
ddr_sdram_wrapper.ngc ../ddr_sdram_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/ddr_sdram_wrapper/dd
r_sdram_wrapper.ngc" ...

Applying constraints in "ddr_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ddr_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 240 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/clock_generator_0_wr
apper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  0 sec
Total CPU time to NGCBUILD completion:   0 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 290 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/xps_intc_0_wrapper/x
ps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  0 sec
Total CPU time to NGCBUILD completion:   0 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 334.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module "../implementation/buttons_3bit_wrapper.ngc"...
Loading design module "../implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module "../implementation/rotary_encoder_wrapper.ngc"...
Loading design module "../implementation/ddr_sdram_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation 

Using Flow File:
Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/fpga.flw 
Using Option File(s): 
 Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm system.bmm
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm system.bmm
Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE>
   is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [system.ucf(365)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE>
   is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [system.ucf(365)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [system.ucf(373)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [system.ucf(369)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden
   on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [system.ucf(368)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden
   on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [system.ucf(368)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [system.ucf(371)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [system.ucf(370)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [system.ucf(372)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 131

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  10 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_baseaddr_i3_31 failed
   to merge with F5 multiplexer
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_highaddr_i3_2_f5_1. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_baseaddr_i3_34 failed
   to merge with F5 multiplexer
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_highaddr_i3_2_f5_3. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dd9643df) REAL time: 14 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<7>   IOSTANDARD = SSTL2_I
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:dd9643df) REAL time: 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:70dd5faf) REAL time: 14 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:6e65c3f8) REAL time: 18 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:6e65c3f8) REAL time: 18 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:6e65c3f8) REAL time: 18 secs 

Phase 7.8  Global Placement
.............................
..................................................................................
...
...............................................................
................
................
................
Phase 7.8  Global Placement (Checksum:3ae22116) REAL time: 32 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3ae22116) REAL time: 33 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:a118e7e6) REAL time: 42 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a118e7e6) REAL time: 42 secs 

Total REAL time to Placer completion: 43 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Number of Slice Flip Flops:         3,450 out of  29,504   11
  Number of 4 input LUTs:             4,311 out of  29,504   14
Logic Distribution:
  Number of occupied Slices:          3,629 out of  14,752   24
    Number of Slices containing only related logic:   3,629 out of   3,629 100
    Number of Slices containing unrelated logic:          0 out of   3,629   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,426 out of  29,504   15
    Number used as logic:             3,689
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     452
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 76 out of     250   30
    IOB Flip Flops:                      36
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     13 out of      36   36
  Number of BUFGMUXs:                     5 out of      24   20
  Number of DCMs:                         2 out of       8   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      36    8

Average Fanout of Non-Clock Nets:                3.33

Peak Memory Usage:  274 MB
Total REAL time to MAP completion:  45 secs 
Total CPU time to MAP completion:   37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          76 out of 250    30

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100


   Number of External Output IOBs                44

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100

      Number of External Output IOBs             42
        Number of LOCed External Output IOBs     42 out of 42    100


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 24     20
   Number of DCMs                            2 out of 8      25
   Number of MULT18X18SIOs                   3 out of 36      8
   Number of RAMB16s                        13 out of 36     36
   Number of Slices                       3629 out of 14752  24
      Number of SLICEMs                    348 out of 7376    4

   Number of LOCed Slices                   52 out of 3629    1
      Number of LOCed SLICEMs               39 out of 348    11



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25405 unrouted;      REAL time: 12 secs 

Phase  2  : 21433 unrouted;      REAL time: 13 secs 

Phase  3  : 7188 unrouted;      REAL time: 15 secs 

Phase  4  : 7206 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      17 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2107 |  0.289     |  0.549      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  174 |  0.261     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  590 |  0.291     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  157 |  0.250     |  0.510      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.153     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  4.244     |  6.231      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.149     |  1.932      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.005     |  2.289      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.150     |  1.928      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.566      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.001ns|     1.999ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.068ns|     2.432ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.068ns|     1.932ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.072ns|     1.928ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     2.422ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.106ns|     0.354ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.131ns|     0.329ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.138ns|     1.862ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.209ns|     2.291ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.238ns|     9.682ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.685ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.282ns|     2.218ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.289ns|     2.211ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.320ns|     2.180ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.326ns|     2.174ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.386ns|     1.614ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.390ns|     1.610ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.410ns|     2.090ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.411ns|     2.089ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.427ns|     1.573ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.435ns|     2.065ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.482ns|     2.018ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.501ns|     1.499ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.597ns|     1.903ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.609ns|     1.391ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.628ns|     1.372ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.654ns|     1.846ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.672ns|     1.328ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.681ns|     1.319ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.702ns|     1.298ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.710ns|     1.290ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.757ns|     1.243ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.768ns|     1.732ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.815ns|     1.185ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.861ns|    19.139ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.722ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.876ns|     1.624ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.901ns|     1.599ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.948ns|     1.052ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.953ns|     1.047ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.956ns|     1.044ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.956ns|     1.044ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.965ns|     1.035ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.978ns|     1.022ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.978ns|     1.022ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.007ns|     0.993ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.031ns|     0.969ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.241ns|     0.759ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.250ns|     0.750ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.251ns|     0.749ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.251ns|     0.749ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.256ns|     0.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.256ns|     0.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.258ns|     7.930ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.988ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.263ns|     0.737ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.279ns|     0.721ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.286ns|     0.714ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.314ns|     0.686ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.793ns|     3.207ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.262ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.982ns|     2.018ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.889ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.364ns|            0|            0|            3|       253892|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.139ns|          N/A|            0|            0|       246912|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.682ns|            0|            0|            3|         6977|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.682ns|          N/A|            0|            0|         6443|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      7.930ns|          N/A|            0|            0|          534|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 3 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  251 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1600e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 253895 paths, 92 nets, and 23225 connections

Design statistics:
   Minimum period:  19.139ns (Maximum frequency:  52.249MHz)
   Maximum net delay:   2.432ns


Analysis completed Wed Oct 04 04:01:24 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Oct 04 04:01:28 2023

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_Character_LCD_2x16_GPIO_IO_O_pin<0> is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:1060 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s36.bram.A>:<RAMB16_RAMB16
   A>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Saved MSS File.
Saved MSS File.

********************************************************************************
At Local date and time: Wed Oct 04 04:28:33 2023
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s1600efg320-4   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s1600efg320-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - 2 master(s) : 9
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - 1 master(s) : 1
slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - 1 master(s) : 1
slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
WARNING:EDK:453 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mss line 79
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartns550
Compiling uartlite
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
Done!

********************************************************************************
At Local date and time: Wed Oct 04 05:55:32 2023
 make -f system.make ex_timer_program started...
mb-gcc -O2 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:47:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  18328	   1384	   1144	  20856	   5178	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 05:56:08 2023
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs   -pe microblaze_0 ex_timer/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s1600efg320-4 -bt
"implementation/system.bit"  -bd "ex_timer/executable.elf" tag microblaze_0  -o
b implementation/download.bit 

ERROR:Data2MEM:31 - Out of bounds code segment for ram space in
'implementation\system_bd.bmm'.
    Memory space 'microblaze_0.lmb_bram_combined' occupies
[0x00000000:0x00001FFF]
    Code segment #4 occupies [0x00000050:0x00004D3F]

ERROR:EDK:1001 - Data2Mem generated errors during execution
make: *** [implementation/download.bit] Error 1
Done!

********************************************************************************
At Local date and time: Wed Oct 04 05:56:41 2023
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs   -pe microblaze_0 ex_timer/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s1600efg320-4 -bt
"implementation/system.bit"  -bd "ex_timer/executable.elf" tag microblaze_0  -o
b implementation/download.bit 

ERROR:Data2MEM:31 - Out of bounds code segment for ram space in
'implementation\system_bd.bmm'.
    Memory space 'microblaze_0.lmb_bram_combined' occupies
[0x00000000:0x00001FFF]
    Code segment #4 occupies [0x00000050:0x00004D3F]

ERROR:EDK:1001 - Data2Mem generated errors during execution
make: *** [implementation/download.bit] Error 1
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 05:58:05 2023
 make -f system.make bits started...
make: Warning: File `system_incl.make' has modification time 0.65 s in the future
make: Nothing to be done for `bits'.
make: warning:  Clock skew detected.  Your build may be incomplete.
Done!

********************************************************************************
At Local date and time: Wed Oct 04 05:58:20 2023
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs   -pe microblaze_0 ex_timer/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s1600efg320-4 -bt
"implementation/system.bit"  -bd "ex_timer/executable.elf" tag microblaze_0  -o
b implementation/download.bit 

ERROR:Data2MEM:31 - Out of bounds code segment for ram space in
'implementation\system_bd.bmm'.
    Memory space 'microblaze_0.lmb_bram_combined' occupies
[0x00000000:0x00001FFF]
    Code segment #4 occupies [0x00000050:0x00004D3F]

ERROR:EDK:1001 - Data2Mem generated errors during execution
make: *** [implementation/download.bit] Error 1
Done!
Linker Script generated successfully.

********************************************************************************
At Local date and time: Wed Oct 04 05:59:30 2023
 make -f system.make ex_timer_program started...
mb-gcc -O2 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:47:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  19720	   1384	   1140	  22244	   56e4	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 05:59:40 2023
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs    \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
No ELF file specified for initialization. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xcf/data/xcf04s.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xc3s1600e, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/xc3s1600e.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
'1': Programmed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 06:00:52 2023
 make -f system.make ex_timer_program started...
make: Warning: File `system_incl.make' has modification time 0.38 s in the future
make: Nothing to be done for `ex_timer_program'.
make: warning:  Clock skew detected.  Your build may be incomplete.
WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:04:24 2023
 make -f system.make ex_timer_program started...
make: Warning: File `system_incl.make' has modification time 4.1 s in the future
make: Nothing to be done for `ex_timer_program'.
make: warning:  Clock skew detected.  Your build may be incomplete.
WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:05:10 2023
 make -f system.make ex_timer_program started...
make: Nothing to be done for `ex_timer_program'.
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 06:09:57 2023
 make -f system.make ex_timer_program started...
mb-gcc -O2 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:52:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  57368	   1400	   1152	  59920	   ea10	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 06:13:59 2023
 make -f system.make ex_timer_program started...
make: Warning: File `system_incl.make' has modification time 5.6 s in the future
make: Nothing to be done for `ex_timer_program'.
make: warning:  Clock skew detected.  Your build may be incomplete.
WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:14:14 2023
 make -f system.make ex_timer_program started...
make: Warning: File `system_incl.make' has modification time 3.3 s in the future
make: Nothing to be done for `ex_timer_program'.
make: warning:  Clock skew detected.  Your build may be incomplete.
WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:14:19 2023
 make -f system.make ex_timer_programclean started...
rm -f ex_timer/executable.elf 
make: Warning: File `system_incl.make' has modification time 2 s in the future
make: warning:  Clock skew detected.  Your build may be incomplete.
Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:14:30 2023
 make -f system.make ex_timer_program started...
mb-gcc -O2 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:52:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  57368	   1400	   1152	  59920	   ea10	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
Linker Script generated successfully.

********************************************************************************
At Local date and time: Wed Oct 04 06:15:52 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:52:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  57476	   1400	   1156	  60032	   ea80	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:16:04 2023
 make -f system.make ex_timer_program started...
make: Warning: File `system_incl.make' has modification time 3.2 s in the future
make: Nothing to be done for `ex_timer_program'.
make: warning:  Clock skew detected.  Your build may be incomplete.
WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:16:28 2023
 make -f system.make ex_timer_programclean started...
make: Warning: File `system_incl.make' has modification time 7.9 s in the future
rm -f ex_timer/executable.elf 
make: warning:  Clock skew detected.  Your build may be incomplete.
Done!

********************************************************************************
At Local date and time: Wed Oct 04 06:16:31 2023
 make -f system.make ex_timer_program started...
make: Warning: File `system_incl.make' has modification time 8 s in the future
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:52:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  57476	   1400	   1156	  60032	   ea80	ex_timer/executable.elf

make: warning:  Clock skew detected.  Your build may be incomplete.
WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 06:17:07 2023
 make -f system.make download started...
make: Warning: File `system_incl.make' has modification time 3.7 s in the future
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs    \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
No ELF file specified for initialization. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x276C.
Loopback test failed. Sent character = 00, Received character = 01.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 01:18:47 2023
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs    \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
No ELF file specified for initialization. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
'2': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xc3s1600e, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/xc3s1600e.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      2 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"
Done.
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"
Saved MSS File.

********************************************************************************
At Local date and time: Wed Oct 04 01:33:56 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:52:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7350	    344	   1080	   8774	   2246	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
Done.

********************************************************************************
At Local date and time: Wed Oct 04 01:49:08 2023
 make -f system.make init_bram started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:63:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10254	    348	   1084	  11686	   2da6	ex_timer/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs   -pe microblaze_0 ex_timer/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s1600efg320-4 -bt
"implementation/system.bit"  -bd "ex_timer/executable.elf" tag microblaze_0  -o
b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Oct 04 01:49:18 2023
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
'2': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xc3s1600e, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/xc3s1600e.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      2 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 02:03:17 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:64:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10278	    348	   1084	  11710	   2dbe	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.
Linker Script generated successfully.
ERROR:EDK:1811 - Memory ilmb_cntlr_dlmb_cntlr cannot hold all the sections assigned to it. Please remove some section assignments from this memory. 
ERROR:EDK:3843 - Errors found in selection. Please correct the errors and try regenerating the linker script.

********************************************************************************
At Local date and time: Wed Oct 04 02:09:09 2023
 make -f system.make ex_timer_programclean started...
rm -f ex_timer/executable.elf 
Done!

********************************************************************************
At Local date and time: Wed Oct 04 02:09:13 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:64:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9410	    348	   1084	  10842	   2a5a	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 02:09:20 2023
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs    \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
No ELF file specified for initialization. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
'2': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xc3s1600e, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/xc3s1600e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      2 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 02:17:13 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:68:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9466	    348	   1084	  10898	   2a92	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 02:21:29 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:89:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9886	    348	   1084	  11318	   2c36	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 02:23:34 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:90:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9898	    348	   1084	  11330	   2c42	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 02:39:29 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c: In function ‘main’:
ex_timer/src/main.c:31: warning: initialization from incompatible pointer type
ex_timer/src/main.c:32: warning: initialization from incompatible pointer type
ex_timer/src/main.c:67:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   8494	    348	   1124	   9966	   26ee	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 02:42:09 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - 2 master(s) : 9
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - 1 master(s) : 1
slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - 1 master(s) : 1
slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 14
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 14
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 368 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x05000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x05000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 764 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX
   value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 767 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 768 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX
   value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 773 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to
   4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 806 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 839 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 840 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value
   to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x009
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x00a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x011
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x01a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x021
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x022
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x02d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x02e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x045
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x046
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x052
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x069
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x06a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x07d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value
   to 0x07e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value
   to 0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value
   to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value
   to 0x099
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value
   to 0x09a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value
   to 0x0a9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value
   to 0x0aa
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value
   to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value
   to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value
   to 0x0bf
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value
   to 0x0c0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value
   to 0x0c1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0000001C000040080000001C000040080000001C000024140000041C00002415
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x0000041C000024140002041C000024140000141C000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0000011E000021060002011E000021060000111E0000801A0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0000001C000024140000041C000024150000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0000001E000021060000011E000021060000011E000021060002011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0000111E0000801A0000001C000040080000001C000024140000041C00002415
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0000041C000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0000041C000024140000041C000024140000141C000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0000011E000021060000011E000021060000111E0000801A0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0000001C000024140000041C000024150000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0000111E0000801A0000001C000040080000001C000024140000041C00002415
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0000001E000021060000011E000021060000111E0000801A0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x000040080000001C0000001C000020140000141D000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111111110
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 103 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 112 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 119 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:buttons_3bit -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:character_lcd_2x16 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 158 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:rotary_encoder -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 171 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 184 - Copying cache
implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_dce -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 217 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 265 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 277 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 112 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 240 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 240 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs
line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 240 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/clock_generator_0_wr
apper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   0 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 290 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/xps_intc_0_wrapper/x
ps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 92.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module "../implementation/buttons_3bit_wrapper.ngc"...
Loading design module "../implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module "../implementation/rotary_encoder_wrapper.ngc"...
Loading design module "../implementation/ddr_sdram_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/fpga.flw 
Using Option File(s): 
 Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm system.bmm
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm system.bmm
Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"Z:/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE>
   is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"    IOB = TRUE;> [system.ucf(365)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE>
   is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [system.ucf(365)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [system.ucf(373)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [system.ucf(369)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden
   on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [system.ucf(368)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden
   on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [system.ucf(368)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(367)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [system.ucf(371)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [system.ucf(370)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [system.ucf(372)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(366)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 131

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_baseaddr_i3_31 failed
   to merge with F5 multiplexer
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_highaddr_i3_2_f5_1. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_baseaddr_i3_34 failed
   to merge with F5 multiplexer
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
   gen_fifos.mpmc_read_fifo_0/Mmux_gen_xfer_fifo.lutaddr_highaddr_i3_2_f5_3. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dc1e3093) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<7>   IOSTANDARD = SSTL2_I
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:dc1e3093) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6f654c63) REAL time: 24 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:6cedb0ac) REAL time: 36 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:6cedb0ac) REAL time: 36 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:6cedb0ac) REAL time: 36 secs 

Phase 7.8  Global Placement
.............................
........................................................................................
...
............................................................................
................
................
................
Phase 7.8  Global Placement (Checksum:6b3a026c) REAL time: 1 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6b3a026c) REAL time: 1 mins 16 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:23aad082) REAL time: 1 mins 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:23aad082) REAL time: 1 mins 45 secs 

Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU  time to Placer completion: 52 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Number of Slice Flip Flops:         3,450 out of  29,504   11
  Number of 4 input LUTs:             4,312 out of  29,504   14
Logic Distribution:
  Number of occupied Slices:          3,571 out of  14,752   24
    Number of Slices containing only related logic:   3,571 out of   3,571 100
    Number of Slices containing unrelated logic:          0 out of   3,571   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,427 out of  29,504   15
    Number used as logic:             3,690
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     452
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 76 out of     250   30
    IOB Flip Flops:                      36
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     13 out of      36   36
  Number of BUFGMUXs:                     5 out of      24   20
  Number of DCMs:                         2 out of       8   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      36    8

Average Fanout of Non-Clock Nets:                3.33

Peak Memory Usage:  276 MB
Total REAL time to MAP completion:  1 mins 52 secs 
Total CPU time to MAP completion:   55 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          76 out of 250    30

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100


   Number of External Output IOBs                44

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100

      Number of External Output IOBs             42
        Number of LOCed External Output IOBs     42 out of 42    100


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 24     20
   Number of DCMs                            2 out of 8      25
   Number of MULT18X18SIOs                   3 out of 36      8
   Number of RAMB16s                        13 out of 36     36
   Number of Slices                       3571 out of 14752  24
      Number of SLICEMs                    350 out of 7376    4

   Number of LOCed Slices                   52 out of 3571    1
      Number of LOCed SLICEMs               39 out of 350    11



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 19 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25408 unrouted;      REAL time: 36 secs 

Phase  2  : 21451 unrouted;      REAL time: 38 secs 

Phase  3  : 7027 unrouted;      REAL time: 45 secs 

Phase  4  : 7020 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      15 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 16 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2121 |  0.289     |  0.549      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  174 |  0.231     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  586 |  0.291     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  156 |  0.253     |  0.513      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.150     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   38 |  4.606     |  6.594      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.149     |  1.932      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.293     |  2.767      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.150     |  1.928      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.034ns|     9.954ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.687ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.068ns|     1.932ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.072ns|     1.928ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.106ns|     0.354ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.114ns|     1.886ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.131ns|     0.329ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.138ns|     2.362ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.180ns|     2.320ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.322ns|     2.178ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.331ns|     2.169ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.377ns|     2.123ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.390ns|     2.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.401ns|     1.599ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.441ns|     2.059ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.457ns|     1.543ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.474ns|     1.526ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.484ns|     2.016ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.492ns|     9.016ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.988ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.497ns|     2.003ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.529ns|     1.471ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.585ns|     1.415ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.604ns|     1.896ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.639ns|     1.361ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.646ns|     1.854ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.657ns|     1.843ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.665ns|     1.335ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.683ns|     1.317ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.693ns|     1.307ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.720ns|     1.280ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.727ns|     1.273ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.732ns|     1.268ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.759ns|     1.241ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.787ns|     1.213ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.788ns|    18.631ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.729ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.809ns|     1.191ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.815ns|     1.185ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.820ns|     1.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.839ns|     1.661ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.922ns|     1.078ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.944ns|     1.056ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.954ns|     1.046ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.966ns|     1.034ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.969ns|     1.031ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.980ns|     1.020ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.980ns|     1.020ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.040ns|     0.960ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.068ns|     1.432ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.069ns|     1.431ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.089ns|     0.911ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.249ns|     0.751ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.259ns|     0.741ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.319ns|     0.681ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.320ns|     0.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.376ns|     0.624ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.800ns|     3.200ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.262ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.984ns|     2.016ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.015ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.908ns|            0|            0|            3|       253936|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.631ns|          N/A|            0|            0|       246956|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.954ns|            0|            0|            3|         6977|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.954ns|          N/A|            0|            0|         6443|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.016ns|          N/A|            0|            0|          534|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 1 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  248 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1600e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 253939 paths, 92 nets, and 23230 connections

Design statistics:
   Minimum period:  18.631ns (Maximum frequency:  53.674MHz)
   Maximum net delay:   2.362ns


Analysis completed Wed Oct 04 02:49:27 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Oct 04 02:49:36 2023

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_Character_LCD_2x16_GPIO_IO_O_pin<0> is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:1060 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s36.bram.A>:<RAMB16_RAMB16
   A>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Oct 04 03:20:02 2023
 make -f system.make ex_timer_program started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s1600efg320-4   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s1600efg320-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - 2 master(s) : 9
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - 1 master(s) : 1
slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - 1 master(s) : 1
slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
WARNING:EDK:453 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mss line 79
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartns550
Compiling uartlite
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c: In function ‘main’:
ex_timer/src/main.c:31: warning: initialization from incompatible pointer type
ex_timer/src/main.c:32: warning: initialization from incompatible pointer type
ex_timer/src/main.c:67:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   8494	    348	   1124	   9966	   26ee	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 03:30:20 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:87:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9898	    348	   1084	  11330	   2c42	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 03:38:26 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:95:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9986	    348	   1084	  11418	   2c9a	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 12:49:03 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:44:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   6478	    348	   1076	   7902	   1ede	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 12:49:22 2023
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s1600efg320-4 system.mhs    \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan3e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 203 - tcl is overriding PARAMETER C_USE_MIG_S3_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   42000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   60000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   12000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   72000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 133
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 166
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 2.5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR_SDRAM -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_DXCL
  (0x44000000-0x47ffffff) DDR_SDRAM	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Character_LCD_2x16	mb_plb
  (0x81480000-0x8148ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_4Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Buttons_3Bit -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Character_LCD_2x16 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Rotary_Encoder -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_DCE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
No ELF file specified for initialization. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Wed Oct 04 12:49:42 2023
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
'2': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xc3s1600e, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/xc3s1600e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      2 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"

********************************************************************************
At Local date and time: Wed Oct 04 12:51:20 2023
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.4 - iMPACT M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.4/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
'2': : Manufacturer's ID = Xilinx xcf04s, Version : 13
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xc3s1600e, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/xc3s1600e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc3s1600e successfully.
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
'1': Programmed successfully.
Elapsed time =      1 sec.
INFO:iMPACT - '1': Checking done pin....done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!
start xbash -q -c "cd /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/z/Trabajo/CUJAE/SPE/SPE-2023/examples/ex_3/; exit;"
Saved MSS File.
Saved MSS File.

********************************************************************************
At Local date and time: Wed Oct 04 12:56:09 2023
 make -f system.make libs started...
make: Warning: File `system_incl.make' has modification time 1.9 s in the future
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s1600efg320-4   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s1600efg320-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - 2 master(s) : 9
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - 1 master(s) : 1
slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - 1 master(s) : 1
slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
WARNING:EDK:453 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mss line 79
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartns550
Compiling uartlite
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
make: warning:  Clock skew detected.  Your build may be incomplete.
Done!

********************************************************************************
At Local date and time: Wed Oct 04 13:00:30 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:44:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   6566	    348	   1076	   7990	   1f36	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Saved MSS File.
Saved MSS File.

********************************************************************************
At Local date and time: Wed Oct 04 13:24:32 2023
 make -f system.make ex_timer_program started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s1600efg320-4   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s1600efg320-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 73 - 2 master(s) : 9
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 80 - 1 master(s) : 1
slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mhs line 87 - 1 master(s) : 1
slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
WARNING:EDK:453 - Z:\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\system.mss line 79
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartns550
Compiling uartlite
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c: In function ‘main’:
ex_timer/src/main.c:36: warning: initialization makes integer from pointer without a cast
ex_timer/src/main.c:40: warning: passing argument 2 of ‘XUartNs550_Send’ makes pointer from integer without a cast
ex_timer/src/main.c:58:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9290	    364	   1072	  10726	   29e6	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 13:30:40 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c: In function ‘main’:
ex_timer/src/main.c:36: warning: initialization makes integer from pointer without a cast
ex_timer/src/main.c:40: warning: passing argument 2 of ‘XUartNs550_Send’ makes pointer from integer without a cast
ex_timer/src/main.c:58:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   9290	    364	   1072	  10726	   29e6	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 13:39:43 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c: In function ‘main’:
ex_timer/src/main.c:36: warning: initialization makes integer from pointer without a cast
ex_timer/src/main.c:40: warning: passing argument 2 of ‘XUartNs550_Send’ makes pointer from integer without a cast
ex_timer/src/main.c:59:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10486	    364	   1072	  11922	   2e92	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 13:40:58 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c: In function ‘main’:
ex_timer/src/main.c:36: warning: initialization makes integer from pointer without a cast
ex_timer/src/main.c:40: warning: passing argument 2 of ‘XUartNs550_Send’ makes pointer from integer without a cast
ex_timer/src/main.c:59:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10486	    364	   1072	  11922	   2e92	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Oct 04 13:41:43 2023
 make -f system.make ex_timer_program started...
mb-gcc -O0 ex_timer/src/main.c  -o ex_timer/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T ex_timer/ex_timer_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
ex_timer/src/main.c:59:2: warning: no newline at end of file
mb-size ex_timer/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10494	    364	   1072	  11930	   2e9a	ex_timer/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!
Writing filter settings....
Done writing filter settings to:
	\\vboxsvr\real-pc\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\etc\system.filters
Done writing Tab View settings to:
	\\vboxsvr\real-pc\Trabajo\CUJAE\SPE\SPE-2023\examples\ex_3\etc\system.gui
