// Seed: 1470032427
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output tri   id_4,
    input  wand  id_5
    , id_7
);
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5
);
  tri1 id_7, id_8;
  assign id_8 = id_8;
  wire id_9;
  assign id_8 = id_8;
  assign id_7 = 1;
  module_0(
      id_3, id_3, id_4, id_0, id_1, id_3
  );
  wire id_10;
endmodule
