<profile>

<section name = "Vitis HLS Report for 'lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s'" level="0">
<item name = "Date">Sat Oct  4 18:24:30 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">snn_n-mnist_resource_opt</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku035-fbva676-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.738 ns, 0.68 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 272, 27.500 ns, 0.680 us, 11, 272, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_fu_259">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate, 5, 259, 12.500 ns, 0.647 us, 2, 256, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 712, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, -, 298, 376, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 313, -</column>
<column name="Register">-, -, 846, -, -</column>
<specialColumn name="Available">1080, 1700, 406256, 203128, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_fu_259">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate, 10, 0, 298, 376, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_128_fu_934_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_129_fu_957_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_130_fu_980_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_131_fu_1003_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_132_fu_1026_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_133_fu_1049_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_134_fu_1072_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_135_fu_1095_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_136_fu_1118_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln56_256_fu_341_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_257_fu_401_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_258_fu_461_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_259_fu_521_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_260_fu_581_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_261_fu_641_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_262_fu_701_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_263_fu_761_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_264_fu_821_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_265_fu_881_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln56_fu_911_p2">+, 0, 0, 16, 9, 9</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9">and, 0, 0, 2, 1, 1</column>
<column name="tmp_s_nbreadreq_fu_161_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln51_128_fu_379_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_129_fu_439_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_130_fu_499_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_131_fu_559_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_132_fu_619_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_133_fu_679_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_134_fu_739_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_135_fu_799_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_136_fu_859_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="icmp_ln51_fu_319_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="p_promoted10_fu_986_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted12_fu_1009_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted14_fu_1032_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted16_fu_1055_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted18_fu_1078_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted20_fu_1101_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted22_fu_1124_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted6_fu_940_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted8_fu_963_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_promoted_fu_917_p3">select, 0, 0, 9, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_1_new_0_phi_fu_181_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_2_new_0_phi_fu_199_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_3_new_0_phi_fu_208_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_4_new_0_phi_fu_217_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_5_new_0_phi_fu_226_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_6_new_0_phi_fu_235_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_7_new_0_phi_fu_244_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_8_new_0_phi_fu_253_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_9_new_0_phi_fu_190_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_void_lif_layer_stream_stream_ap_fixed_128_potentials_new_0_phi_fu_172_p4">9, 2, 16, 32</column>
<column name="out1_read">9, 2, 1, 2</column>
<column name="out2_blk_n">9, 2, 1, 2</column>
<column name="out2_din">53, 11, 10, 110</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_1_new_0_reg_178">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_2_new_0_reg_196">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_3_new_0_reg_205">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_4_new_0_reg_214">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_5_new_0_reg_223">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_6_new_0_reg_232">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_7_new_0_reg_241">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_8_new_0_reg_250">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_9_new_0_reg_187">9, 2, 16, 32</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_new_0_reg_169">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln74_128_loc_fu_136">16, 0, 16, 0</column>
<column name="add_ln74_129_loc_fu_132">16, 0, 16, 0</column>
<column name="add_ln74_130_loc_fu_128">16, 0, 16, 0</column>
<column name="add_ln74_131_loc_fu_124">16, 0, 16, 0</column>
<column name="add_ln74_132_loc_fu_120">16, 0, 16, 0</column>
<column name="add_ln74_133_loc_fu_116">16, 0, 16, 0</column>
<column name="add_ln74_134_loc_fu_112">16, 0, 16, 0</column>
<column name="add_ln74_135_loc_fu_108">16, 0, 16, 0</column>
<column name="add_ln74_136_loc_fu_104">16, 0, 16, 0</column>
<column name="add_ln74_loc_fu_140">16, 0, 16, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_fu_259_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln51_128_reg_1310">1, 0, 1, 0</column>
<column name="icmp_ln51_129_reg_1325">1, 0, 1, 0</column>
<column name="icmp_ln51_130_reg_1340">1, 0, 1, 0</column>
<column name="icmp_ln51_131_reg_1355">1, 0, 1, 0</column>
<column name="icmp_ln51_132_reg_1370">1, 0, 1, 0</column>
<column name="icmp_ln51_133_reg_1385">1, 0, 1, 0</column>
<column name="icmp_ln51_134_reg_1400">1, 0, 1, 0</column>
<column name="icmp_ln51_135_reg_1415">1, 0, 1, 0</column>
<column name="icmp_ln51_136_reg_1430">1, 0, 1, 0</column>
<column name="icmp_ln51_reg_1295">1, 0, 1, 0</column>
<column name="p_promoted10_reg_1475">9, 0, 9, 0</column>
<column name="p_promoted12_reg_1485">9, 0, 9, 0</column>
<column name="p_promoted14_reg_1495">9, 0, 9, 0</column>
<column name="p_promoted16_reg_1505">9, 0, 9, 0</column>
<column name="p_promoted18_reg_1515">9, 0, 9, 0</column>
<column name="p_promoted20_reg_1525">9, 0, 9, 0</column>
<column name="p_promoted22_reg_1535">9, 0, 9, 0</column>
<column name="p_promoted6_reg_1455">9, 0, 9, 0</column>
<column name="p_promoted8_reg_1465">9, 0, 9, 0</column>
<column name="p_promoted_reg_1445">9, 0, 9, 0</column>
<column name="sext_ln51_127_reg_1460">16, 0, 16, 0</column>
<column name="sext_ln51_128_reg_1470">16, 0, 16, 0</column>
<column name="sext_ln51_129_reg_1480">16, 0, 16, 0</column>
<column name="sext_ln51_130_reg_1490">16, 0, 16, 0</column>
<column name="sext_ln51_131_reg_1500">16, 0, 16, 0</column>
<column name="sext_ln51_132_reg_1510">16, 0, 16, 0</column>
<column name="sext_ln51_133_reg_1520">16, 0, 16, 0</column>
<column name="sext_ln51_134_reg_1530">16, 0, 16, 0</column>
<column name="sext_ln51_reg_1450">16, 0, 16, 0</column>
<column name="sext_ln63_reg_1540">16, 0, 16, 0</column>
<column name="tmp_386_reg_1305">1, 0, 1, 0</column>
<column name="tmp_389_reg_1320">1, 0, 1, 0</column>
<column name="tmp_392_reg_1335">1, 0, 1, 0</column>
<column name="tmp_395_reg_1350">1, 0, 1, 0</column>
<column name="tmp_398_reg_1365">1, 0, 1, 0</column>
<column name="tmp_401_reg_1380">1, 0, 1, 0</column>
<column name="tmp_404_reg_1395">1, 0, 1, 0</column>
<column name="tmp_407_reg_1410">1, 0, 1, 0</column>
<column name="tmp_410_reg_1425">1, 0, 1, 0</column>
<column name="tmp_413_reg_1440">1, 0, 1, 0</column>
<column name="tmp_s_reg_1545">1, 0, 1, 0</column>
<column name="trunc_ln56_127_reg_1330">8, 0, 8, 0</column>
<column name="trunc_ln56_128_reg_1345">8, 0, 8, 0</column>
<column name="trunc_ln56_129_reg_1360">8, 0, 8, 0</column>
<column name="trunc_ln56_130_reg_1375">8, 0, 8, 0</column>
<column name="trunc_ln56_131_reg_1390">8, 0, 8, 0</column>
<column name="trunc_ln56_132_reg_1405">8, 0, 8, 0</column>
<column name="trunc_ln56_133_reg_1420">8, 0, 8, 0</column>
<column name="trunc_ln56_134_reg_1435">8, 0, 8, 0</column>
<column name="trunc_ln56_s_reg_1315">8, 0, 8, 0</column>
<column name="trunc_ln_reg_1300">8, 0, 8, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_1_new_0_reg_178">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_2_new_0_reg_196">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_3_new_0_reg_205">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_4_new_0_reg_214">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_5_new_0_reg_223">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_6_new_0_reg_232">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_7_new_0_reg_241">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_8_new_0_reg_250">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_9_new_0_reg_187">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_128_potentials_new_0_reg_169">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8">16, 0, 16, 0</column>
<column name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lif_layer&lt;10, 128, stream&lt;ap_uint&lt;10&gt;, 0&gt;, stream&lt;ap_uint&lt;10&gt;, 0&gt;, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lif_layer&lt;10, 128, stream&lt;ap_uint&lt;10&gt;, 0&gt;, stream&lt;ap_uint&lt;10&gt;, 0&gt;, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lif_layer&lt;10, 128, stream&lt;ap_uint&lt;10&gt;, 0&gt;, stream&lt;ap_uint&lt;10&gt;, 0&gt;, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lif_layer&lt;10, 128, stream&lt;ap_uint&lt;10&gt;, 0&gt;, stream&lt;ap_uint&lt;10&gt;, 0&gt;, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lif_layer&lt;10, 128, stream&lt;ap_uint&lt;10&gt;, 0&gt;, stream&lt;ap_uint&lt;10&gt;, 0&gt;, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lif_layer&lt;10, 128, stream&lt;ap_uint&lt;10&gt;, 0&gt;, stream&lt;ap_uint&lt;10&gt;, 0&gt;, 1&gt;, return value</column>
<column name="out1_dout">in, 10, ap_fifo, out1, pointer</column>
<column name="out1_empty_n">in, 1, ap_fifo, out1, pointer</column>
<column name="out1_read">out, 1, ap_fifo, out1, pointer</column>
<column name="out2_din">out, 10, ap_fifo, out2, pointer</column>
<column name="out2_full_n">in, 1, ap_fifo, out2, pointer</column>
<column name="out2_write">out, 1, ap_fifo, out2, pointer</column>
</table>
</item>
</section>
</profile>
