<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 17 09:34:52 2024" VIVADOVERSION="2022.2.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="finn_design" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_7" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_9" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_7" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_9" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axilite_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_0_awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_0_awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axilite_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axilite_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_0_wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_0_wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_0_bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_0_bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axilite_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_0_arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_0_arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axilite_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_0_rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_0_rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axilite_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_1_awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_1_awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axilite_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axilite_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_1_wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_1_wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_1_bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_1_bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axilite_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_1_arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_1_arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axilite_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_1_rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_1_rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="14" NAME="s_axilite_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_2_awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_2_awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axilite_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axilite_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_2_wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_2_wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_2_bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_2_bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="14" NAME="s_axilite_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_2_arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_2_arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axilite_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_2_rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_2_rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="10" NAME="s_axilite_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_3_awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_3_awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axilite_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axilite_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_3_wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_3_wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_3_bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_3_bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="10" NAME="s_axilite_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_3_arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_3_arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axilite_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_3_rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_3_rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="9" NAME="s_axilite_4_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_4_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_4_awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_4_awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axilite_4_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axilite_4_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_4_wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_4_wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_4_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_4_bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_4_bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="9" NAME="s_axilite_4_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_4_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_4_arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_4_arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axilite_4_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_4_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_4_rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_4_rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="s_axilite_5_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_5_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_5_awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_5_awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axilite_5_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axilite_5_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_5_wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_5_wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_5_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_5_bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_5_bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="s_axilite_5_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axilite_5_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_5_arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_5_arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axilite_5_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axilite_5_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axilite_5_rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axilite_5_rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axilite_0" DATAWIDTH="32" NAME="s_axilite_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_0_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_0_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_0_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_0_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_0_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_0_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_0_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_0_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_0_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axilite_1" DATAWIDTH="32" NAME="s_axilite_1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_1_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_1_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_1_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_1_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_1_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_1_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_1_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_1_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_1_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_1_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_1_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_1_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_1_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_1_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_1_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_1_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axilite_2" DATAWIDTH="32" NAME="s_axilite_2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_2_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_2_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_2_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_2_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_2_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_2_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_2_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_2_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_2_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_2_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_2_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_2_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_2_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_2_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_2_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_2_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axilite_3" DATAWIDTH="32" NAME="s_axilite_3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_3_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_3_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_3_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_3_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_3_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_3_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_3_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_3_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_3_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_3_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_3_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_3_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_3_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_3_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_3_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_3_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axilite_4" DATAWIDTH="32" NAME="s_axilite_4" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_4_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_4_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_4_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_4_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_4_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_4_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_4_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_4_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_4_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_4_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_4_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_4_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_4_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_4_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_4_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_4_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_4_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_4_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_4_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axilite_5" DATAWIDTH="32" NAME="s_axilite_5" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_5_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_5_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_5_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_5_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_5_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_5_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_5_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_5_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_5_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_5_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_5_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_5_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_5_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_5_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_5_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_5_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_5_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_5_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_5_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="s_axis_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="LabelSelect_Batch_0_out_V" NAME="m_axis_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2113781730" FULLNAME="/ConvolutionInputGenerator_0" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_0" VLNV="xilinx.com:hls:ConvolutionInputGenerator_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="10540"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_1_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781730" FULLNAME="/ConvolutionInputGenerator_1" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_1" VLNV="xilinx.com:hls:ConvolutionInputGenerator_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="5290"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781729" FULLNAME="/ConvolutionInputGenerator_2" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_2" VLNV="xilinx.com:hls:ConvolutionInputGenerator_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1519"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781728" FULLNAME="/LabelSelect_Batch_0" HWVERSION="1.0" INSTANCE="LabelSelect_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LabelSelect_Batch_0" VLNV="xilinx.com:hls:LabelSelect_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_LabelSelect_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="11"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="LabelSelect_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781730" FULLNAME="/MatrixVectorActivation_0/MatrixVectorActivation_0" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_0" VLNV="xilinx.com:hls:MatrixVectorActivation_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="8099"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_0_dwc_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="9"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="28"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_0_0xiospj5/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="28"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_0_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axilite_0" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781729" FULLNAME="/MatrixVectorActivation_1/MatrixVectorActivation_1" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_1" VLNV="xilinx.com:hls:MatrixVectorActivation_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="12101"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="191" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_7_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="24"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="84"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="192"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_1_uhotd8eg/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="192"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="84"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_1_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="191" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="24"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axilite_1" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781729" FULLNAME="/MatrixVectorActivation_2/MatrixVectorActivation_2" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_2" VLNV="xilinx.com:hls:MatrixVectorActivation_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="7944"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="7938"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_2_539kjxr7/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="7938"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_2_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axilite_2" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781728" FULLNAME="/MatrixVectorActivation_3/MatrixVectorActivation_3" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_3" VLNV="xilinx.com:hls:MatrixVectorActivation_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="340"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="336"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_3_nupkdj_i/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="336"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_3_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axilite_3" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781728" FULLNAME="/MatrixVectorActivation_4/MatrixVectorActivation_4" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_4" VLNV="xilinx.com:hls:MatrixVectorActivation_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_4_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="260"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="256"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_4_71mmt5md/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="256"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_4_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_4_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axilite_4" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781728" FULLNAME="/MatrixVectorActivation_5/MatrixVectorActivation_5" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_5" VLNV="xilinx.com:hls:MatrixVectorActivation_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_5_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="83"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="xilinx.com:user:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONFIG_EN" VALUE="true"/>
        <PARAMETER NAME="NSTREAMS" VALUE="1"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="80"/>
        <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MEM_INIT" VALUE="/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_5_736cdvx1/"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="STRM0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="STRM1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRM0_DEPTH" VALUE="80"/>
        <PARAMETER NAME="STRM1_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM2_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM3_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM4_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM5_DEPTH" VALUE="2304"/>
        <PARAMETER NAME="STRM0_OFFSET" VALUE="0"/>
        <PARAMETER NAME="STRM1_OFFSET" VALUE="2304"/>
        <PARAMETER NAME="STRM2_OFFSET" VALUE="4608"/>
        <PARAMETER NAME="STRM3_OFFSET" VALUE="6912"/>
        <PARAMETER NAME="STRM4_OFFSET" VALUE="9216"/>
        <PARAMETER NAME="STRM5_OFFSET" VALUE="11520"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_5_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="arready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="araddr" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axilite_5_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_5_MatrixVectorActivation_5" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_5_MatrixVectorActivation_5_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axilite_5" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="26" FULLNAME="/StreamingDataWidthConverter_Batch_0/dwc" HWVERSION="1.1" INSTANCE="StreamingDataWidthConverter_Batch_0_dwc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="9"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_dwc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_0_dwc_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="9"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781733" FULLNAME="/StreamingDataWidthConverter_Batch_1" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_1" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2026"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781732" FULLNAME="/StreamingDataWidthConverter_Batch_2" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_2" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="12100"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781732" FULLNAME="/StreamingDataWidthConverter_Batch_3" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_3" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="759"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_9_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781732" FULLNAME="/StreamingDataWidthConverter_Batch_4" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_Batch_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_Batch_4" VLNV="xilinx.com:hls:StreamingDataWidthConverter_Batch_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_Batch_4_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="759"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_0" HWVERSION="1.0" INSTANCE="StreamingFIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_0" VLNV="xilinx.com:hls:StreamingFIFO_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/StreamingFIFO_1/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_1_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_0_out_V" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_1_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_5" HWVERSION="1.0" INSTANCE="StreamingFIFO_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_5" VLNV="xilinx.com:hls:StreamingFIFO_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/StreamingFIFO_6/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_6_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_7" HWVERSION="1.0" INSTANCE="StreamingFIFO_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_7" VLNV="xilinx.com:hls:StreamingFIFO_7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_Batch_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_7_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_9" HWVERSION="1.0" INSTANCE="StreamingFIFO_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_9" VLNV="xilinx.com:hls:StreamingFIFO_9:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_Batch_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_9_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781729" FULLNAME="/StreamingMaxPool_Batch_0" HWVERSION="1.0" INSTANCE="StreamingMaxPool_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingMaxPool_Batch_0" VLNV="xilinx.com:hls:StreamingMaxPool_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingMaxPool_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="244"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_9_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113781730" FULLNAME="/Thresholding_Batch_0" HWVERSION="1.0" INSTANCE="Thresholding_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_0" VLNV="xilinx.com:hls:Thresholding_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="491"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_0_out_V" NAME="out_V" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
