<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file os00_os0.ncd.
Design name: osc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Nov 11 00:45:39 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o os00_os0.twr -gui os00_os0.ncd os00_os0.prf 
Design file:     os00_os0.ncd
Preference file: os00_os0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sclk" 2.080000 MHz (0 errors)</A></LI>            1556 items scored, 0 timing errors detected.
Report:   71.281MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            1556 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.740ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[21]  (to sclk +)

   Delay:              13.879ns  (43.3% logic, 56.7% route), 19 logic levels.

 Constraint Details:

     13.879ns physical path delay OS01/SLICE_2 to OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.740ns

 Physical Path Details:

      Data path OS01/SLICE_2 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18C.CLK to     R19C18C.Q1 OS01/SLICE_2 (from sclk)
ROUTE         3     1.163     R19C18C.Q1 to     R17C17C.A1 OS01/sdiv[20]
CTOF_DEL    ---     0.452     R17C17C.A1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OS01/SLICE_3
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OS01/un2_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OS01/SLICE_2
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OS01/un2_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C18D.FCI to     R19C18D.F0 OS01/SLICE_1
ROUTE         1     0.000     R19C18D.F0 to    R19C18D.DI0 OS01/un2_sdiv[21] (to sclk)
                  --------
                   13.879   (43.3% logic, 56.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.834ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[20]  (to sclk +)

   Delay:              13.785ns  (42.9% logic, 57.1% route), 18 logic levels.

 Constraint Details:

     13.785ns physical path delay OS01/SLICE_2 to OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.834ns

 Physical Path Details:

      Data path OS01/SLICE_2 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18C.CLK to     R19C18C.Q1 OS01/SLICE_2 (from sclk)
ROUTE         3     1.163     R19C18C.Q1 to     R17C17C.A1 OS01/sdiv[20]
CTOF_DEL    ---     0.452     R17C17C.A1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OS01/SLICE_3
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OS01/un2_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C18C.FCI to     R19C18C.F1 OS01/SLICE_2
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 OS01/un2_sdiv[20] (to sclk)
                  --------
                   13.785   (42.9% logic, 57.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.886ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[19]  (to sclk +)

   Delay:              13.733ns  (42.6% logic, 57.4% route), 18 logic levels.

 Constraint Details:

     13.733ns physical path delay OS01/SLICE_2 to OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.886ns

 Physical Path Details:

      Data path OS01/SLICE_2 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18C.CLK to     R19C18C.Q1 OS01/SLICE_2 (from sclk)
ROUTE         3     1.163     R19C18C.Q1 to     R17C17C.A1 OS01/sdiv[20]
CTOF_DEL    ---     0.452     R17C17C.A1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OS01/SLICE_3
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OS01/un2_sdiv_cry_18
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 OS01/SLICE_2
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 OS01/un2_sdiv[19] (to sclk)
                  --------
                   13.733   (42.6% logic, 57.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[21]  (to sclk +)

   Delay:              13.690ns  (43.8% logic, 56.2% route), 19 logic levels.

 Constraint Details:

     13.690ns physical path delay OS01/SLICE_1 to OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.929ns

 Physical Path Details:

      Data path OS01/SLICE_1 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18D.CLK to     R19C18D.Q0 OS01/SLICE_1 (from sclk)
ROUTE         4     0.974     R19C18D.Q0 to     R17C17C.C1 OS01/sdiv[21]
CTOF_DEL    ---     0.452     R17C17C.C1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OS01/SLICE_3
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OS01/un2_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO OS01/SLICE_2
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI OS01/un2_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C18D.FCI to     R19C18D.F0 OS01/SLICE_1
ROUTE         1     0.000     R19C18D.F0 to    R19C18D.DI0 OS01/un2_sdiv[21] (to sclk)
                  --------
                   13.690   (43.8% logic, 56.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.980ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[18]  (to sclk +)

   Delay:              13.639ns  (42.3% logic, 57.7% route), 17 logic levels.

 Constraint Details:

     13.639ns physical path delay OS01/SLICE_2 to OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.980ns

 Physical Path Details:

      Data path OS01/SLICE_2 to OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18C.CLK to     R19C18C.Q1 OS01/SLICE_2 (from sclk)
ROUTE         3     1.163     R19C18C.Q1 to     R17C17C.A1 OS01/sdiv[20]
CTOF_DEL    ---     0.452     R17C17C.A1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOF1_DE  ---     0.569    R19C18B.FCI to     R19C18B.F1 OS01/SLICE_3
ROUTE         1     0.000     R19C18B.F1 to    R19C18B.DI1 OS01/un2_sdiv[18] (to sclk)
                  --------
                   13.639   (42.3% logic, 57.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.023ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[20]  (to sclk +)

   Delay:              13.596ns  (43.5% logic, 56.5% route), 18 logic levels.

 Constraint Details:

     13.596ns physical path delay OS01/SLICE_1 to OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.023ns

 Physical Path Details:

      Data path OS01/SLICE_1 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18D.CLK to     R19C18D.Q0 OS01/SLICE_1 (from sclk)
ROUTE         4     0.974     R19C18D.Q0 to     R17C17C.C1 OS01/sdiv[21]
CTOF_DEL    ---     0.452     R17C17C.C1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OS01/SLICE_3
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OS01/un2_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C18C.FCI to     R19C18C.F1 OS01/SLICE_2
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 OS01/un2_sdiv[20] (to sclk)
                  --------
                   13.596   (43.5% logic, 56.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.032ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[17]  (to sclk +)

   Delay:              13.587ns  (42.0% logic, 58.0% route), 17 logic levels.

 Constraint Details:

     13.587ns physical path delay OS01/SLICE_2 to OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.032ns

 Physical Path Details:

      Data path OS01/SLICE_2 to OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18C.CLK to     R19C18C.Q1 OS01/SLICE_2 (from sclk)
ROUTE         3     1.163     R19C18C.Q1 to     R17C17C.A1 OS01/sdiv[20]
CTOF_DEL    ---     0.452     R17C17C.A1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOF0_DE  ---     0.517    R19C18B.FCI to     R19C18B.F0 OS01/SLICE_3
ROUTE         1     0.000     R19C18B.F0 to    R19C18B.DI0 OS01/un2_sdiv[17] (to sclk)
                  --------
                   13.587   (42.0% logic, 58.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[19]  (to sclk +)

   Delay:              13.544ns  (43.2% logic, 56.8% route), 18 logic levels.

 Constraint Details:

     13.544ns physical path delay OS01/SLICE_1 to OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.075ns

 Physical Path Details:

      Data path OS01/SLICE_1 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18D.CLK to     R19C18D.Q0 OS01/SLICE_1 (from sclk)
ROUTE         4     0.974     R19C18D.Q0 to     R17C17C.C1 OS01/sdiv[21]
CTOF_DEL    ---     0.452     R17C17C.C1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO OS01/SLICE_3
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI OS01/un2_sdiv_cry_18
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 OS01/SLICE_2
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 OS01/un2_sdiv[19] (to sclk)
                  --------
                   13.544   (43.2% logic, 56.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[16]  (to sclk +)

   Delay:              13.493ns  (41.6% logic, 58.4% route), 16 logic levels.

 Constraint Details:

     13.493ns physical path delay OS01/SLICE_2 to OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.126ns

 Physical Path Details:

      Data path OS01/SLICE_2 to OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18C.CLK to     R19C18C.Q1 OS01/SLICE_2 (from sclk)
ROUTE         3     1.163     R19C18C.Q1 to     R17C17C.A1 OS01/sdiv[20]
CTOF_DEL    ---     0.452     R17C17C.A1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOF1_DE  ---     0.569    R19C18A.FCI to     R19C18A.F1 OS01/SLICE_4
ROUTE         1     0.000     R19C18A.F1 to    R19C18A.DI1 OS01/un2_sdiv[16] (to sclk)
                  --------
                   13.493   (41.6% logic, 58.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[18]  (to sclk +)

   Delay:              13.450ns  (42.8% logic, 57.2% route), 17 logic levels.

 Constraint Details:

     13.450ns physical path delay OS01/SLICE_1 to OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.169ns

 Physical Path Details:

      Data path OS01/SLICE_1 to OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18D.CLK to     R19C18D.Q0 OS01/SLICE_1 (from sclk)
ROUTE         4     0.974     R19C18D.Q0 to     R17C17C.C1 OS01/sdiv[21]
CTOF_DEL    ---     0.452     R17C17C.C1 to     R17C17C.F1 OS01/SLICE_23
ROUTE         4     1.274     R17C17C.F1 to     R18C18B.A1 OS01/N_42
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 OS01/SLICE_21
ROUTE         4     0.399     R18C18B.F1 to     R18C18B.C0 OS01/N_45
CTOF_DEL    ---     0.452     R18C18B.C0 to     R18C18B.F0 OS01/SLICE_21
ROUTE         4     1.384     R18C18B.F0 to     R21C18D.A1 OS01/N_47
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 OS01/SLICE_16
ROUTE         3     1.763     R21C18D.F1 to     R18C18C.B0 OS01/N_41_1
CTOF_DEL    ---     0.452     R18C18C.B0 to     R18C18C.F0 OS01/SLICE_18
ROUTE         1     0.610     R18C18C.F0 to     R18C18D.B0 OS01/N_41
CTOF_DEL    ---     0.452     R18C18D.B0 to     R18C18D.F0 OS01/SLICE_17
ROUTE         1     1.283     R18C18D.F0 to     R19C16A.B0 OS01/un1_oscout_0_sqmuxa_1_0[0]
C0TOFCO_DE  ---     0.905     R19C16A.B0 to    R19C16A.FCO OS01/SLICE_0
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI OS01/un2_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C16B.FCI to    R19C16B.FCO OS01/SLICE_11
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI OS01/un2_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C16C.FCI to    R19C16C.FCO OS01/SLICE_10
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI OS01/un2_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C16D.FCI to    R19C16D.FCO OS01/SLICE_9
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI OS01/un2_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C17A.FCI to    R19C17A.FCO OS01/SLICE_8
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI OS01/un2_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C17B.FCI to    R19C17B.FCO OS01/SLICE_7
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI OS01/un2_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C17C.FCI to    R19C17C.FCO OS01/SLICE_6
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI OS01/un2_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C17D.FCI to    R19C17D.FCO OS01/SLICE_5
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI OS01/un2_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C18A.FCI to    R19C18A.FCO OS01/SLICE_4
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI OS01/un2_sdiv_cry_16
FCITOF1_DE  ---     0.569    R19C18B.FCI to     R19C18B.F1 OS01/SLICE_3
ROUTE         1     0.000     R19C18B.F1 to    R19C18B.DI1 OS01/un2_sdiv[18] (to sclk)
                  --------
                   13.450   (42.8% logic, 57.2% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R19C18B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   71.281MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |    2.080 MHz|   71.281 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: OS00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1556 paths, 1 nets, and 145 connections (72.86% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Nov 11 00:45:39 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o os00_os0.twr -gui os00_os0.ncd os00_os0.prf 
Design file:     os00_os0.ncd
Preference file: os00_os0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sclk" 2.080000 MHz (0 errors)</A></LI>            1556 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            1556 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[6]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[6]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_9 to OS01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_9 to OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16D.CLK to     R19C16D.Q1 OS01/SLICE_9 (from sclk)
ROUTE         1     0.130     R19C16D.Q1 to     R19C16D.A1 OS01/sdiv[6]
CTOF_DEL    ---     0.101     R19C16D.A1 to     R19C16D.F1 OS01/SLICE_9
ROUTE         1     0.000     R19C16D.F1 to    R19C16D.DI1 OS01/un2_sdiv[6] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[3]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[3]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_10 to OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_10 to OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16C.CLK to     R19C16C.Q0 OS01/SLICE_10 (from sclk)
ROUTE         1     0.130     R19C16C.Q0 to     R19C16C.A0 OS01/sdiv[3]
CTOF_DEL    ---     0.101     R19C16C.A0 to     R19C16C.F0 OS01/SLICE_10
ROUTE         1     0.000     R19C16C.F0 to    R19C16C.DI0 OS01/un2_sdiv[3] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[9]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[9]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_7 to OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_7 to OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17B.CLK to     R19C17B.Q0 OS01/SLICE_7 (from sclk)
ROUTE         1     0.130     R19C17B.Q0 to     R19C17B.A0 OS01/sdiv[9]
CTOF_DEL    ---     0.101     R19C17B.A0 to     R19C17B.F0 OS01/SLICE_7
ROUTE         1     0.000     R19C17B.F0 to    R19C17B.DI0 OS01/un2_sdiv[9] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C17B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C17B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[2]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_11 to OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_11 to OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q1 OS01/SLICE_11 (from sclk)
ROUTE         1     0.130     R19C16B.Q1 to     R19C16B.A1 OS01/sdiv[2]
CTOF_DEL    ---     0.101     R19C16B.A1 to     R19C16B.F1 OS01/SLICE_11
ROUTE         1     0.000     R19C16B.F1 to    R19C16B.DI1 OS01/un2_sdiv[2] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[7]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_8 to OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_8 to OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17A.CLK to     R19C17A.Q0 OS01/SLICE_8 (from sclk)
ROUTE         1     0.130     R19C17A.Q0 to     R19C17A.A0 OS01/sdiv[7]
CTOF_DEL    ---     0.101     R19C17A.A0 to     R19C17A.F0 OS01/SLICE_8
ROUTE         1     0.000     R19C17A.F0 to    R19C17A.DI0 OS01/un2_sdiv[7] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C17A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C17A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[1]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[1]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_11 to OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_11 to OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q0 OS01/SLICE_11 (from sclk)
ROUTE         1     0.130     R19C16B.Q0 to     R19C16B.A0 OS01/sdiv[1]
CTOF_DEL    ---     0.101     R19C16B.A0 to     R19C16B.F0 OS01/SLICE_11
ROUTE         1     0.000     R19C16B.F0 to    R19C16B.DI0 OS01/un2_sdiv[1] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[8]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[8]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_8 to OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_8 to OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17A.CLK to     R19C17A.Q1 OS01/SLICE_8 (from sclk)
ROUTE         1     0.130     R19C17A.Q1 to     R19C17A.A1 OS01/sdiv[8]
CTOF_DEL    ---     0.101     R19C17A.A1 to     R19C17A.F1 OS01/SLICE_8
ROUTE         1     0.000     R19C17A.F1 to    R19C17A.DI1 OS01/un2_sdiv[8] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C17A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C17A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[5]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[5]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_9 to OS01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_9 to OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16D.CLK to     R19C16D.Q0 OS01/SLICE_9 (from sclk)
ROUTE         1     0.130     R19C16D.Q0 to     R19C16D.A0 OS01/sdiv[5]
CTOF_DEL    ---     0.101     R19C16D.A0 to     R19C16D.F0 OS01/SLICE_9
ROUTE         1     0.000     R19C16D.F0 to    R19C16D.DI0 OS01/un2_sdiv[5] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[4]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[4]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_10 to OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_10 to OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16C.CLK to     R19C16C.Q1 OS01/SLICE_10 (from sclk)
ROUTE         1     0.130     R19C16C.Q1 to     R19C16C.A1 OS01/sdiv[4]
CTOF_DEL    ---     0.101     R19C16C.A1 to     R19C16C.F1 OS01/SLICE_10
ROUTE         1     0.000     R19C16C.F1 to    R19C16C.DI1 OS01/un2_sdiv[4] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              OS01/sdiv[0]  (from sclk +)
   Destination:    FF         Data in        OS01/sdiv[0]  (to sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay OS01/SLICE_0 to OS01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path OS01/SLICE_0 to OS01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16A.CLK to     R19C16A.Q1 OS01/SLICE_0 (from sclk)
ROUTE         1     0.130     R19C16A.Q1 to     R19C16A.A1 OS01/sdiv[0]
CTOF_DEL    ---     0.101     R19C16A.A1 to     R19C16A.F1 OS01/SLICE_0
ROUTE         1     0.000     R19C16A.F1 to    R19C16A.DI1 OS01/un2_sdiv[0] (to sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OS00/OSCInst0 to OS01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OS00/OSCInst0 to OS01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R19C16A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: OS00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1556 paths, 1 nets, and 145 connections (72.86% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
