#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 14 15:35:02 2021
# Process ID: 11668
# Current directory: D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/catcher_project.runs/synth_1
# Command line: vivado.exe -log buttons.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buttons.tcl
# Log file: D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/catcher_project.runs/synth_1/buttons.vds
# Journal file: D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/catcher_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source buttons.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.039 ; gain = 24.934
Command: synth_design -top buttons -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'buttons' [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/catcher_project.srcs/sources_1/new/buttons.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'buttons' (1#1) [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/catcher_project.srcs/sources_1/new/buttons.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/catcher_project/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/buttons_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/buttons_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1131.039 ; gain = 0.000
---------------------------------------------------------------------------------
