
*** Running vivado
    with args -log design_1_AXI_VGA_Slave_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_VGA_Slave_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_VGA_Slave_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_SLAVE_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo/text_display_master_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_AXI_VGA_Slave_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.500 ; gain = 101.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_VGA_Slave_0_0' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_AXI_VGA_Slave_0_0/synth/design_1_AXI_VGA_Slave_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'AXI_VGA_Slave_v1_0' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0.vhd:5' bound to instance 'U0' of component 'AXI_VGA_Slave_v1_0' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_AXI_VGA_Slave_0_0/synth/design_1_AXI_VGA_Slave_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'AXI_VGA_Slave_v1_0' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0.vhd:57]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'AXI_VGA_Slave_v1_0_S00_AXI' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0_S00_AXI.vhd:6' bound to instance 'AXI_VGA_Slave_v1_0_S00_AXI_inst' of component 'AXI_VGA_Slave_v1_0_S00_AXI' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'AXI_VGA_Slave_v1_0_S00_AXI' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0_S00_AXI.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'vga_generator' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/src/vga_generator.vhd:15' bound to instance 'vgagen_generator_inst' of component 'vga_generator' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0_S00_AXI.vhd:251]
INFO: [Synth 8-638] synthesizing module 'vga_generator' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/src/vga_generator.vhd:29]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/src/clock_divider.vhd:26]
	Parameter divisor bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/src/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/src/clock_divider.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'vga_generator' (2#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/src/vga_generator.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'AXI_VGA_Slave_v1_0_S00_AXI' (3#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0_S00_AXI.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'AXI_VGA_Slave_v1_0' (4#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/efc8/hdl/AXI_VGA_Slave_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_VGA_Slave_0_0' (5#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_AXI_VGA_Slave_0_0/synth/design_1_AXI_VGA_Slave_0_0.vhd:92]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[8]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[7]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[6]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[5]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[4]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_ARVALID
WARNING: [Synth 8-3331] design AXI_VGA_Slave_v1_0_S00_AXI has unconnected port S_AXI_RREADY
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 467.547 ; gain = 157.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 467.547 ; gain = 157.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 467.547 ; gain = 157.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 791.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 794.449 ; gain = 2.691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 794.449 ; gain = 484.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 794.449 ; gain = 484.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 794.449 ; gain = 484.820
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "line_count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 794.449 ; gain = 484.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module vga_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXI_VGA_Slave_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/line_count" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/ram_addr, operation Mode is: C+A*(B:0x50).
DSP Report: operator U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/ram_addr is absorbed into DSP U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/ram_addr.
DSP Report: operator U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/ram_addr0 is absorbed into DSP U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/ram_addr.
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_arready driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rdata[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_VGA_Slave_0_0 has port s00_axi_rvalid driven by constant 0
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[17]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[16]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[15]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[14]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[13]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[12]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[11]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[10]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[9]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[8]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[7]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[6]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[5]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[4]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[3]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[2]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_arvalid
WARNING: [Synth 8-3331] design design_1_AXI_VGA_Slave_0_0 has unconnected port s00_axi_rready
INFO: [Synth 8-3886] merging instance 'U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 794.449 ; gain = 484.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_generator | C+A*(B:0x50) | 10     | 7      | 8      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 844.949 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 845.098 ; gain = 535.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     3|
|3     |LUT2    |     7|
|4     |LUT3    |     5|
|5     |LUT4    |    14|
|6     |LUT5    |    17|
|7     |LUT6    |    43|
|8     |FDCE    |    21|
|9     |FDRE    |    51|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   162|
|2     |  U0                                |AXI_VGA_Slave_v1_0         |   162|
|3     |    AXI_VGA_Slave_v1_0_S00_AXI_inst |AXI_VGA_Slave_v1_0_S00_AXI |   162|
|4     |      vgagen_generator_inst         |vga_generator              |   137|
|5     |        clk_divider                 |clock_divider              |     3|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 857.094 ; gain = 220.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 857.094 ; gain = 547.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 857.094 ; gain = 558.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/design_1_AXI_VGA_Slave_0_0_synth_1/design_1_AXI_VGA_Slave_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_VGA_Slave_0_0, cache-ID = 3c30899986556906
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/design_1_AXI_VGA_Slave_0_0_synth_1/design_1_AXI_VGA_Slave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_VGA_Slave_0_0_utilization_synth.rpt -pb design_1_AXI_VGA_Slave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 20:31:53 2019...
