$date
	Mon Oct 29 01:11:48 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_fifo $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ rst $end
$var reg 1 % signal_oe $end
$var reg 1 & signal_wr $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 32 ( data_in [31:0] $end
$var wire 32 ) data_out [31:0] $end
$var wire 1 * rst $end
$var wire 1 + signal_oe $end
$var wire 1 , signal_wr $end
$var reg 2 - fifo_buf_read [1:0] $end
$var reg 2 . fifo_buf_write [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
x,
x+
x*
bx )
bx (
x'
x&
x%
x$
bx #
x"
bx !
$end
#5002
b0 -
b0 .
b0 !
b0 )
0%
0+
0&
0,
b0 #
b0 (
1$
1*
1"
1'
#5003
1&
1,
b100 #
b100 (
#10002
0$
0*
0"
0'
#15002
b1 .
1"
1'
#15003
0&
0,
b1000 #
b1000 (
#20002
b100 !
b100 )
1%
1+
0"
0'
#25002
bx !
bx )
b1 -
1"
1'
#25003
1&
1,
b1100 #
b1100 (
#30002
0"
0'
#35002
b1100 !
b1100 )
b10 .
1"
1'
#35003
0&
0,
b10000 #
b10000 (
#40002
b0 !
b0 )
0%
0+
0"
0'
#45002
1"
1'
#45003
1&
1,
b10100 #
b10100 (
#50002
0"
0'
#55002
b0 .
1"
1'
#55003
0&
0,
b11000 #
b11000 (
#60002
b1100 !
b1100 )
1%
1+
0"
0'
#65002
b10100 !
b10100 )
b10 -
1"
1'
#65003
1&
1,
b11100 #
b11100 (
#70002
0"
0'
#75002
b1 .
1"
1'
#75003
0&
0,
b100000 #
b100000 (
#80002
b0 !
b0 )
0%
0+
0"
0'
#85002
1"
1'
#85003
1&
1,
b100100 #
b100100 (
#90002
0"
0'
#95002
b10 .
1"
1'
#95003
0&
0,
b101000 #
b101000 (
#100002
b10100 !
b10100 )
1%
1+
0"
0'
#105002
b11100 !
b11100 )
b0 -
1"
1'
#105003
1&
1,
b101100 #
b101100 (
#110002
0"
0'
#115002
b0 .
1"
1'
#115003
0&
0,
b110000 #
b110000 (
#120002
b0 !
b0 )
0%
0+
0"
0'
#120003
