@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FA113 :"d:\ivan\faks\1. semestar\diglog\1.lv\impl1\source\rf_modulator.vhd":301:17:301:31|Pipelining module un1_R_speed_acc_1[5:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\ivan\faks\1. semestar\diglog\1.lv\impl1\source\rf_modulator.vhd":233:4:233:5|Pushed in register R_speed_acc[4:0].
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\1.lv\impl1\source\rf_modulator.vhd":234:4:234:23|Replicating instance I12.r_clk_acc (in view: work.tenk_upravljac(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :|Replicating instance I12.R_speed_acc_pipe (in view: work.tenk_upravljac(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :|Replicating instance I12.R_speed_acc_pipe_1 (in view: work.tenk_upravljac(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :|Replicating instance I12.R_speed_acc_pipe_2 (in view: work.tenk_upravljac(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :|Replicating instance I12.R_speed_acc_pipe_3 (in view: work.tenk_upravljac(verilog)) with 5 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: D:\Ivan\Faks\1. Semestar\DigLog\1.LV\impl1\LV1_tenk_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
