\chapter{Implementation}
\section{Tablegen}
asd

\section{Code generation}
asd
\subsection{Instruction selection}
asd
\subsection{Scheduling}
asd
\subsection{Register allocation}
asd
\subsection{Pipeline description}
asd
\subsection{VLIW Packetizer}
asd
\subsection{Assembly emitter}
asd

\section{LLVM Improvements}
asd
\subsection{Reconfigurable compiler}
asd
\subsubsection{Machine description}
asd
\subsubsection{Compiler run-time reconfiguration}
asd
\subsubsection{Optimize VLIW scheduling}
asd
\subsubsection{Generic binary support}
asd


\acresetall
