Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 11 01:20:22 2021
| Host         : DESKTOP-VLN3J7K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.242       -4.911                     11                10225        0.109        0.000                      0                10225        3.000        0.000                       0                  1501  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_65    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65    {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_65          3.874        0.000                      0                  973        0.122        0.000                      0                  973        6.712        0.000                       0                   130  
  clkfbout_clk_wiz_65                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                   -0.180       -0.669                     10                 9251        0.109        0.000                      0                 9251        3.750        0.000                       0                  1367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin          clk_out1_clk_wiz_65       -4.242       -4.242                      1                    1        0.413        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out1_clk_wiz_65  clk_out1_clk_wiz_65       13.796        0.000                      0                    1        0.437        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_65
  To Clock:  clk_out1_clk_wiz_65

Setup :            0  Failing Endpoints,  Worst Slack        3.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 1.352ns (12.732%)  route 9.267ns (87.268%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 16.934 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.852 r  xvga1/mybram1_i_24/O[2]
                         net (fo=48, routed)          8.391    12.243    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y16         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.547    16.934    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    16.941    
                         clock uncertainty           -0.132    16.809    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.692    16.117    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 1.352ns (13.163%)  route 8.919ns (86.837%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 16.928 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.852 r  xvga1/mybram1_i_24/O[2]
                         net (fo=48, routed)          8.043    11.896    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y15         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.541    16.928    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    16.935    
                         clock uncertainty           -0.132    16.803    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.692    16.111    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.111    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 1.352ns (13.928%)  route 8.355ns (86.072%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 16.934 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.852 r  xvga1/mybram1_i_24/O[2]
                         net (fo=48, routed)          7.479    11.331    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y14         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.547    16.934    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    16.941    
                         clock uncertainty           -0.132    16.809    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.692    16.117    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 1.352ns (14.017%)  route 8.293ns (85.983%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 16.943 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.852 r  xvga1/mybram1_i_24/O[2]
                         net (fo=48, routed)          7.417    11.270    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y12         RAMB36E1                                     r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.556    16.943    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    16.950    
                         clock uncertainty           -0.132    16.818    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.692    16.126    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.126    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 1.352ns (14.031%)  route 8.284ns (85.969%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 16.939 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.852 r  xvga1/mybram1_i_24/O[2]
                         net (fo=48, routed)          7.408    11.260    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.552    16.939    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    16.946    
                         clock uncertainty           -0.132    16.814    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.692    16.122    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.122    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.352ns (15.052%)  route 7.630ns (84.948%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 16.945 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.852 r  xvga1/mybram1_i_24/O[2]
                         net (fo=48, routed)          6.754    10.607    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y11         RAMB36E1                                     r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.558    16.945    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    16.952    
                         clock uncertainty           -0.132    16.820    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.692    16.128    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.128    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 1.873ns (20.940%)  route 7.072ns (79.060%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 16.928 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  xvga1/mybram1_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.730    xvga1/mybram1_i_24_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.067 f  xvga1/mybram1_i_23/O[1]
                         net (fo=26, routed)          5.083     9.150    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.306     9.456 r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__2/O
                         net (fo=2, routed)           1.113    10.569    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.541    16.928    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    16.935    
                         clock uncertainty           -0.132    16.803    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.360    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.360    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 1.873ns (20.967%)  route 7.060ns (79.033%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 16.934 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  xvga1/mybram1_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.730    xvga1/mybram1_i_24_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.067 f  xvga1/mybram1_i_23/O[1]
                         net (fo=26, routed)          5.083     9.150    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.306     9.456 r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__2/O
                         net (fo=2, routed)           1.101    10.558    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__2_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.547    16.934    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    16.941    
                         clock uncertainty           -0.132    16.809    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.366    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 1.901ns (21.791%)  route 6.823ns (78.209%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 16.939 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  xvga1/mybram1_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.730    xvga1/mybram1_i_24_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.067 f  xvga1/mybram1_i_23/O[1]
                         net (fo=26, routed)          5.083     9.150    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.334     9.484 r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=2, routed)           0.864    10.348    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.552    16.939    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    16.946    
                         clock uncertainty           -0.132    16.814    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    16.169    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.169    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 1.901ns (21.908%)  route 6.776ns (78.092%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 16.934 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.624    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  xvga1/hcount_out_reg[10]/Q
                         net (fo=6, routed)           0.876     2.956    xvga1/hcount[10]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  xvga1/mybram1_i_31/O
                         net (fo=1, routed)           0.000     3.080    xvga1/mybram1_i_31_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.613 r  xvga1/mybram1_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.613    xvga1/mybram1_i_25_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  xvga1/mybram1_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.730    xvga1/mybram1_i_24_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.067 f  xvga1/mybram1_i_23/O[1]
                         net (fo=26, routed)          5.083     9.150    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.334     9.484 r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=2, routed)           0.817    10.301    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.547    16.934    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    16.941    
                         clock uncertainty           -0.132    16.809    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    16.164    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  5.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.554     0.556    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y77         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.697 r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.752    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X61Y77         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.822     0.824    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y77         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.268     0.556    
    SLICE_X61Y77         FDPE (Hold_fdpe_C_D)         0.075     0.631    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.788%)  route 0.385ns (73.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.556     0.558    clk_65mhz
    SLICE_X64Y72         FDRE                                         r  vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vs_reg/Q
                         net (fo=2, routed)           0.385     1.084    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[0]
    RAMB18_X1Y32         FIFO18E1                                     r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.870     0.872    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y32         FIFO18E1                                     r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.234     0.638    
    RAMB18_X1Y32         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     0.934    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.562    xvga1/CLK
    SLICE_X66Y67         FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056     0.781    blank
    SLICE_X66Y67         FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.830     0.832    clk_65mhz
    SLICE_X66Y67         FDRE                                         r  b_reg/C
                         clock pessimism             -0.270     0.562    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.060     0.622    b_reg
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.713%)  route 0.290ns (67.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.562    xvga1/CLK
    SLICE_X67Y67         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=53, routed)          0.290     0.993    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.872     0.874    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.823    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.562    xvga1/CLK
    SLICE_X67Y67         FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=55, routed)          0.290     0.993    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.872     0.874    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.823    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.561     0.563    xvga1/CLK
    SLICE_X62Y66         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067     0.794    hsync
    SLICE_X62Y66         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.830     0.832    clk_65mhz
    SLICE_X62Y66         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.269     0.563    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.060     0.623    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.157%)  route 0.099ns (34.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.562    xvga1/CLK
    SLICE_X64Y67         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xvga1/vcount_out_reg[4]/Q
                         net (fo=7, routed)           0.099     0.802    xvga1/vcount_out_reg_n_0_[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  xvga1/vcount_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.847    xvga1/p_0_in__0[5]
    SLICE_X65Y67         FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.830     0.832    xvga1/CLK
    SLICE_X65Y67         FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091     0.666    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.596%)  route 0.352ns (71.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.562    xvga1/CLK
    SLICE_X68Y67         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=55, routed)          0.352     1.055    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.900     0.902    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.851    mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.582%)  route 0.149ns (51.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.567     0.569    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y52         FDRE                                         r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y52         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=13, routed)          0.149     0.859    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X68Y51         FDRE                                         r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.839     0.841    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y51         FDRE                                         r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.256     0.585    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.066     0.651    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.670%)  route 0.155ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.567     0.569    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y52         FDRE                                         r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y52         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=13, routed)          0.155     0.864    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X68Y51         FDRE                                         r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.839     0.841    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y51         FDRE                                         r  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.256     0.585    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.070     0.655    mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_65
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y9      mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y8      mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y9      mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y7      mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y8      mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y15     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y9      mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y16     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y10     mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y12     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y79     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y79     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y72     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y72     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y79     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X61Y77     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X61Y77     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X61Y79     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y72     vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y51     mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y79     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y79     myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y67     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y67     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y72     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y72     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y71     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y71     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y71     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y71     mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65
  To Clock:  clkfbout_clk_wiz_65

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.180ns,  Total Violation       -0.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_63_0_0__21/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.376ns (35.862%)  route 6.038ns (64.138%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.267     7.138    col_fxs_reg_0_15_0_0__5/A0
    SLICE_X30Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     7.262 r  col_fxs_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.805     8.067    col_fxs_reg_0_15_0_0__5_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.191 r  col_fxs_reg_0_63_0_0__3_i_4/O
                         net (fo=7, routed)           0.763     8.954    col_fxs_reg_0_63_0_0__3_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.078 r  xps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.784     9.862    xps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.247 r  xps_reg_0_63_0_0__3_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.247    xps_reg_0_63_0_0__3_i_11_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.361 r  xps_reg_0_63_0_0__7_i_11/CO[3]
                         net (fo=1, routed)           0.001    10.361    xps_reg_0_63_0_0__7_i_11_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.674 r  xps_reg_0_63_0_0__11_i_14/O[3]
                         net (fo=2, routed)           0.641    11.315    xps_reg_0_63_0_0__11_i_14_n_4
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.331    11.646 r  xps_reg_0_63_0_0__15_i_6/O
                         net (fo=2, routed)           0.555    12.201    xps_reg_0_63_0_0__15_i_6_n_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.332    12.533 r  xps_reg_0_63_0_0__15_i_10/O
                         net (fo=1, routed)           0.000    12.533    xps_reg_0_63_0_0__15_i_10_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  xps_reg_0_63_0_0__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    xps_reg_0_63_0_0__15_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.304 r  xps_reg_0_63_0_0__19_i_2/O[2]
                         net (fo=1, routed)           0.582    13.886    xps_reg_0_63_0_0__19_i_2_n_5
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.302    14.188 r  xps_reg_0_63_0_0__21_i_1/O
                         net (fo=6, routed)           0.641    14.830    xps_reg_0_63_0_0__21/D
    SLICE_X46Y54         RAMD64E                                      r  xps_reg_0_63_0_0__21/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.513    14.936    xps_reg_0_63_0_0__21/WCLK
    SLICE_X46Y54         RAMD64E                                      r  xps_reg_0_63_0_0__21/DP/CLK
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X46Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.649    xps_reg_0_63_0_0__21/DP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_63_0_0__14/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 2.893ns (32.125%)  route 6.113ns (67.875%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.267     7.138    col_fxs_reg_0_15_0_0__5/A0
    SLICE_X30Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     7.262 r  col_fxs_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.805     8.067    col_fxs_reg_0_15_0_0__5_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.191 r  col_fxs_reg_0_63_0_0__3_i_4/O
                         net (fo=7, routed)           0.763     8.954    col_fxs_reg_0_63_0_0__3_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.078 r  xps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.784     9.862    xps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.247 r  xps_reg_0_63_0_0__3_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.247    xps_reg_0_63_0_0__3_i_11_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  xps_reg_0_63_0_0__7_i_11/O[1]
                         net (fo=2, routed)           0.599    11.180    xps_reg_0_63_0_0__7_i_11_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.303    11.483 r  xps_reg_0_63_0_0__7_i_4/O
                         net (fo=2, routed)           0.946    12.429    xps_reg_0_63_0_0__7_i_4_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.827 r  xps_reg_0_63_0_0__7_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.828    xps_reg_0_63_0_0__7_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.141 r  xps_reg_0_63_0_0__11_i_2/O[3]
                         net (fo=1, routed)           0.582    13.723    xps_reg_0_63_0_0__11_i_2_n_4
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.332    14.055 r  xps_reg_0_63_0_0__14_i_1/O
                         net (fo=6, routed)           0.366    14.421    xps_reg_0_63_0_0__14/D
    SLICE_X42Y52         RAMD64E                                      r  xps_reg_0_63_0_0__14/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.516    14.939    xps_reg_0_63_0_0__14/WCLK
    SLICE_X42Y52         RAMD64E                                      r  xps_reg_0_63_0_0__14/DP/CLK
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X42Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.824    14.266    xps_reg_0_63_0_0__14/DP
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xvs_reg_0_63_0_0__23/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.209ns (24.005%)  route 6.993ns (75.995%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.799     7.670    wall_fxs_reg_0_31_0_0__13/A0
    SLICE_X38Y63         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.247     7.917 r  wall_fxs_reg_0_31_0_0__13/SP/O
                         net (fo=1, routed)           0.955     8.872    wall_fxs_reg_0_31_0_0__13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  xvs_reg_0_63_0_0__11_i_18/O
                         net (fo=5, routed)           1.018    10.014    xvs_reg_0_63_0_0__11_i_18_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.138 f  xvs_reg_0_63_0_0__11_i_11/O
                         net (fo=2, routed)           0.497    10.635    xvs_reg_0_63_0_0__11_i_11_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124    10.759 r  xvs_reg_0_63_0_0__11_i_3/O
                         net (fo=2, routed)           0.789    11.548    xvs_reg_0_63_0_0__11_i_3_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.933 r  xvs_reg_0_63_0_0__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.933    xvs_reg_0_63_0_0__11_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.047 r  xvs_reg_0_63_0_0__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    xvs_reg_0_63_0_0__15_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.161 r  xvs_reg_0_63_0_0__19_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.161    xvs_reg_0_63_0_0__19_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.383 r  xvs_reg_0_63_0_0__23_i_2/O[0]
                         net (fo=1, routed)           0.905    13.289    xvs_reg_0_63_0_0__23_i_2_n_7
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.299    13.588 r  xvs_reg_0_63_0_0__23_i_1/O
                         net (fo=6, routed)           1.030    14.618    xvs_reg_0_63_0_0__23/D
    SLICE_X46Y60         RAMD64E                                      r  xvs_reg_0_63_0_0__23/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.511    14.934    xvs_reg_0_63_0_0__23/WCLK
    SLICE_X46Y60         RAMD64E                                      r  xvs_reg_0_63_0_0__23/DP/CLK
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X46Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.463    xvs_reg_0_63_0_0__23/DP
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_63_0_0__12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.885ns (31.633%)  route 6.235ns (68.367%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.267     7.138    col_fxs_reg_0_15_0_0__5/A0
    SLICE_X30Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     7.262 r  col_fxs_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.805     8.067    col_fxs_reg_0_15_0_0__5_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.191 r  col_fxs_reg_0_63_0_0__3_i_4/O
                         net (fo=7, routed)           0.763     8.954    col_fxs_reg_0_63_0_0__3_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.078 r  xps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.784     9.862    xps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.247 r  xps_reg_0_63_0_0__3_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.247    xps_reg_0_63_0_0__3_i_11_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  xps_reg_0_63_0_0__7_i_11/O[1]
                         net (fo=2, routed)           0.599    11.180    xps_reg_0_63_0_0__7_i_11_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.303    11.483 r  xps_reg_0_63_0_0__7_i_4/O
                         net (fo=2, routed)           0.946    12.429    xps_reg_0_63_0_0__7_i_4_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.827 r  xps_reg_0_63_0_0__7_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.828    xps_reg_0_63_0_0__7_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.162 r  xps_reg_0_63_0_0__11_i_2/O[1]
                         net (fo=1, routed)           0.715    13.877    xps_reg_0_63_0_0__11_i_2_n_6
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.303    14.180 r  xps_reg_0_63_0_0__12_i_1/O
                         net (fo=6, routed)           0.356    14.536    xps_reg_0_63_0_0__12/D
    SLICE_X46Y52         RAMD64E                                      r  xps_reg_0_63_0_0__12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.514    14.937    xps_reg_0_63_0_0__12/WCLK
    SLICE_X46Y52         RAMD64E                                      r  xps_reg_0_63_0_0__12/DP/CLK
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X46Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.466    xps_reg_0_63_0_0__12/DP
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yps_reg_0_63_0_0__9/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 3.206ns (35.147%)  route 5.916ns (64.853%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.258     7.129    yps_reg_0_15_0_0__0/A0
    SLICE_X38Y43         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     7.285 r  yps_reg_0_15_0_0__0/SP/O
                         net (fo=1, routed)           0.966     8.251    yps_reg_0_15_0_0__0_n_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.355     8.606 r  mag_big1_i_49/O
                         net (fo=12, routed)          0.496     9.102    mag_big1_i_49_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.628 r  yps_reg_0_63_0_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.628    yps_reg_0_63_0_0_i_12_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.962 r  yps_reg_0_63_0_0__3_i_11/O[1]
                         net (fo=3, routed)           0.600    10.562    yps_reg_0_63_0_0__3_i_11_n_6
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.303    10.865 f  yps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.295    11.160    yps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.284 r  yps_reg_0_63_0_0__3_i_3/O
                         net (fo=2, routed)           0.897    12.182    yps_reg_0_63_0_0__3_i_3_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.567 r  yps_reg_0_63_0_0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.567    yps_reg_0_63_0_0__3_i_2_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.806 r  yps_reg_0_63_0_0__7_i_2/O[2]
                         net (fo=1, routed)           0.863    13.669    yps_reg_0_63_0_0__7_i_2_n_5
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.328    13.997 r  yps_reg_0_63_0_0__9_i_1/O
                         net (fo=6, routed)           0.540    14.537    yps_reg_0_63_0_0__9/D
    SLICE_X46Y40         RAMD64E                                      r  yps_reg_0_63_0_0__9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.676    15.098    yps_reg_0_63_0_0__9/WCLK
    SLICE_X46Y40         RAMD64E                                      r  yps_reg_0_63_0_0__9/DP/CLK
                         clock pessimism              0.267    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X46Y40         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830    14.500    yps_reg_0_63_0_0__9/DP
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_63_0_0__22/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 3.454ns (38.049%)  route 5.624ns (61.951%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.267     7.138    col_fxs_reg_0_15_0_0__5/A0
    SLICE_X30Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     7.262 r  col_fxs_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.805     8.067    col_fxs_reg_0_15_0_0__5_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.191 r  col_fxs_reg_0_63_0_0__3_i_4/O
                         net (fo=7, routed)           0.763     8.954    col_fxs_reg_0_63_0_0__3_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.078 r  xps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.784     9.862    xps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.247 r  xps_reg_0_63_0_0__3_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.247    xps_reg_0_63_0_0__3_i_11_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.361 r  xps_reg_0_63_0_0__7_i_11/CO[3]
                         net (fo=1, routed)           0.001    10.361    xps_reg_0_63_0_0__7_i_11_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.674 r  xps_reg_0_63_0_0__11_i_14/O[3]
                         net (fo=2, routed)           0.641    11.315    xps_reg_0_63_0_0__11_i_14_n_4
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.331    11.646 r  xps_reg_0_63_0_0__15_i_6/O
                         net (fo=2, routed)           0.555    12.201    xps_reg_0_63_0_0__15_i_6_n_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.332    12.533 r  xps_reg_0_63_0_0__15_i_10/O
                         net (fo=1, routed)           0.000    12.533    xps_reg_0_63_0_0__15_i_10_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  xps_reg_0_63_0_0__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    xps_reg_0_63_0_0__15_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.378 r  xps_reg_0_63_0_0__19_i_2/O[3]
                         net (fo=1, routed)           0.312    13.690    xps_reg_0_63_0_0__19_i_2_n_4
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.306    13.996 r  xps_reg_0_63_0_0__22_i_1/O
                         net (fo=6, routed)           0.498    14.493    xps_reg_0_63_0_0__22/D
    SLICE_X46Y54         RAMD64E                                      r  xps_reg_0_63_0_0__22/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.513    14.936    xps_reg_0_63_0_0__22/WCLK
    SLICE_X46Y54         RAMD64E                                      r  xps_reg_0_63_0_0__22/DP/CLK
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X46Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.465    xps_reg_0_63_0_0__22/DP
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xvs_reg_0_63_0_0__18/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 2.108ns (23.781%)  route 6.756ns (76.219%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.799     7.670    wall_fxs_reg_0_31_0_0__13/A0
    SLICE_X38Y63         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.247     7.917 r  wall_fxs_reg_0_31_0_0__13/SP/O
                         net (fo=1, routed)           0.955     8.872    wall_fxs_reg_0_31_0_0__13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  xvs_reg_0_63_0_0__11_i_18/O
                         net (fo=5, routed)           1.018    10.014    xvs_reg_0_63_0_0__11_i_18_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.138 f  xvs_reg_0_63_0_0__11_i_11/O
                         net (fo=2, routed)           0.497    10.635    xvs_reg_0_63_0_0__11_i_11_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124    10.759 r  xvs_reg_0_63_0_0__11_i_3/O
                         net (fo=2, routed)           0.789    11.548    xvs_reg_0_63_0_0__11_i_3_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.933 r  xvs_reg_0_63_0_0__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.933    xvs_reg_0_63_0_0__11_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.246 r  xvs_reg_0_63_0_0__15_i_2/O[3]
                         net (fo=1, routed)           0.881    13.127    xvs_reg_0_63_0_0__15_i_2_n_4
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.335    13.462 r  xvs_reg_0_63_0_0__18_i_1/O
                         net (fo=6, routed)           0.817    14.280    xvs_reg_0_63_0_0__18/D
    SLICE_X50Y55         RAMD64E                                      r  xvs_reg_0_63_0_0__18/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.511    14.934    xvs_reg_0_63_0_0__18/WCLK
    SLICE_X50Y55         RAMD64E                                      r  xvs_reg_0_63_0_0__18/DP/CLK
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X50Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.825    14.260    xvs_reg_0_63_0_0__18/DP
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xvs_reg_0_63_0_0__21/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 2.141ns (24.177%)  route 6.714ns (75.823%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.799     7.670    wall_fxs_reg_0_31_0_0__13/A0
    SLICE_X38Y63         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.247     7.917 r  wall_fxs_reg_0_31_0_0__13/SP/O
                         net (fo=1, routed)           0.955     8.872    wall_fxs_reg_0_31_0_0__13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  xvs_reg_0_63_0_0__11_i_18/O
                         net (fo=5, routed)           1.018    10.014    xvs_reg_0_63_0_0__11_i_18_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.138 f  xvs_reg_0_63_0_0__11_i_11/O
                         net (fo=2, routed)           0.497    10.635    xvs_reg_0_63_0_0__11_i_11_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124    10.759 r  xvs_reg_0_63_0_0__11_i_3/O
                         net (fo=2, routed)           0.789    11.548    xvs_reg_0_63_0_0__11_i_3_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.933 r  xvs_reg_0_63_0_0__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.933    xvs_reg_0_63_0_0__11_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.047 r  xvs_reg_0_63_0_0__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    xvs_reg_0_63_0_0__15_i_2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.286 r  xvs_reg_0_63_0_0__19_i_2/O[2]
                         net (fo=1, routed)           1.017    13.303    xvs_reg_0_63_0_0__19_i_2_n_5
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.328    13.631 r  xvs_reg_0_63_0_0__21_i_1/O
                         net (fo=6, routed)           0.640    14.271    xvs_reg_0_63_0_0__21/D
    SLICE_X50Y61         RAMD64E                                      r  xvs_reg_0_63_0_0__21/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.508    14.931    xvs_reg_0_63_0_0__21/WCLK
    SLICE_X50Y61         RAMD64E                                      r  xvs_reg_0_63_0_0__21/DP/CLK
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X50Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.824    14.258    xvs_reg_0_63_0_0__21/DP
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_63_0_0__15/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.080ns (33.319%)  route 6.164ns (66.681%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.267     7.138    col_fxs_reg_0_15_0_0__5/A0
    SLICE_X30Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     7.262 r  col_fxs_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.805     8.067    col_fxs_reg_0_15_0_0__5_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.191 r  col_fxs_reg_0_63_0_0__3_i_4/O
                         net (fo=7, routed)           0.763     8.954    col_fxs_reg_0_63_0_0__3_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.078 r  xps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.784     9.862    xps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.247 r  xps_reg_0_63_0_0__3_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.247    xps_reg_0_63_0_0__3_i_11_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.560 r  xps_reg_0_63_0_0__7_i_11/O[3]
                         net (fo=2, routed)           0.699    11.258    xps_reg_0_63_0_0__7_i_11_n_4
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.299    11.557 r  xps_reg_0_63_0_0__11_i_9/O
                         net (fo=2, routed)           0.657    12.214    xps_reg_0_63_0_0__11_i_9_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    12.948 r  xps_reg_0_63_0_0__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    xps_reg_0_63_0_0__11_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  xps_reg_0_63_0_0__15_i_2/O[0]
                         net (fo=1, routed)           0.599    13.769    xps_reg_0_63_0_0__15_i_2_n_7
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.299    14.068 r  xps_reg_0_63_0_0__15_i_1/O
                         net (fo=6, routed)           0.592    14.660    xps_reg_0_63_0_0__15/D
    SLICE_X42Y50         RAMD64E                                      r  xps_reg_0_63_0_0__15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.516    14.939    xps_reg_0_63_0_0__15/WCLK
    SLICE_X42Y50         RAMD64E                                      r  xps_reg_0_63_0_0__15/DP/CLK
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X42Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.652    xps_reg_0_63_0_0__15/DP
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -14.660    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_63_0_0__20/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 3.472ns (38.334%)  route 5.585ns (61.666%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.813     5.416    clk_100mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  i_reg[0]/Q
                         net (fo=1232, routed)        1.267     7.138    col_fxs_reg_0_15_0_0__5/A0
    SLICE_X30Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     7.262 r  col_fxs_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.805     8.067    col_fxs_reg_0_15_0_0__5_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.191 r  col_fxs_reg_0_63_0_0__3_i_4/O
                         net (fo=7, routed)           0.763     8.954    col_fxs_reg_0_63_0_0__3_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.078 r  xps_reg_0_63_0_0__3_i_12/O
                         net (fo=2, routed)           0.784     9.862    xps_reg_0_63_0_0__3_i_12_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.247 r  xps_reg_0_63_0_0__3_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.247    xps_reg_0_63_0_0__3_i_11_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.361 r  xps_reg_0_63_0_0__7_i_11/CO[3]
                         net (fo=1, routed)           0.001    10.361    xps_reg_0_63_0_0__7_i_11_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.674 r  xps_reg_0_63_0_0__11_i_14/O[3]
                         net (fo=2, routed)           0.641    11.315    xps_reg_0_63_0_0__11_i_14_n_4
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.331    11.646 r  xps_reg_0_63_0_0__15_i_6/O
                         net (fo=2, routed)           0.555    12.201    xps_reg_0_63_0_0__15_i_6_n_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.332    12.533 r  xps_reg_0_63_0_0__15_i_10/O
                         net (fo=1, routed)           0.000    12.533    xps_reg_0_63_0_0__15_i_10_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  xps_reg_0_63_0_0__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    xps_reg_0_63_0_0__15_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.399 r  xps_reg_0_63_0_0__19_i_2/O[1]
                         net (fo=1, routed)           0.410    13.809    xps_reg_0_63_0_0__19_i_2_n_6
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.303    14.112 r  xps_reg_0_63_0_0__20_i_1/O
                         net (fo=6, routed)           0.361    14.473    xps_reg_0_63_0_0__20/D
    SLICE_X42Y54         RAMD64E                                      r  xps_reg_0_63_0_0__20/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.515    14.938    xps_reg_0_63_0_0__20/WCLK
    SLICE_X42Y54         RAMD64E                                      r  xps_reg_0_63_0_0__20/DP/CLK
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X42Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.467    xps_reg_0_63_0_0__20/DP
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                 -0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_fxs_reg_0_31_0_0__22/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.893%)  route 0.475ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  i_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[1]_replica_5/Q
                         net (fo=40, routed)          0.475     2.173    col_fxs_reg_0_31_0_0__22/A1
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__22/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.841     2.006    col_fxs_reg_0_31_0_0__22/WCLK
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__22/SP/CLK
                         clock pessimism             -0.250     1.755    
    SLICE_X38Y51         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.064    col_fxs_reg_0_31_0_0__22/SP
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_fxs_reg_0_31_0_0__23/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.893%)  route 0.475ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  i_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[1]_replica_5/Q
                         net (fo=40, routed)          0.475     2.173    col_fxs_reg_0_31_0_0__23/A1
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__23/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.841     2.006    col_fxs_reg_0_31_0_0__23/WCLK
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__23/SP/CLK
                         clock pessimism             -0.250     1.755    
    SLICE_X38Y51         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.064    col_fxs_reg_0_31_0_0__23/SP
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_fxs_reg_0_31_0_0__3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.893%)  route 0.475ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  i_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[1]_replica_5/Q
                         net (fo=40, routed)          0.475     2.173    col_fxs_reg_0_31_0_0__3/A1
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.841     2.006    col_fxs_reg_0_31_0_0__3/WCLK
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__3/SP/CLK
                         clock pessimism             -0.250     1.755    
    SLICE_X38Y51         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.064    col_fxs_reg_0_31_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_fxs_reg_0_31_0_0__4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.893%)  route 0.475ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  i_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[1]_replica_5/Q
                         net (fo=40, routed)          0.475     2.173    col_fxs_reg_0_31_0_0__4/A1
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.841     2.006    col_fxs_reg_0_31_0_0__4/WCLK
    SLICE_X38Y51         RAMS32                                       r  col_fxs_reg_0_31_0_0__4/SP/CLK
                         clock pessimism             -0.250     1.755    
    SLICE_X38Y51         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.064    col_fxs_reg_0_31_0_0__4/SP
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_31_0_0__2/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[4]/Q
                         net (fo=1052, routed)        0.181     1.879    xps_reg_0_31_0_0__2/A4
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__2/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.911     2.076    xps_reg_0_31_0_0__2/WCLK
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__2/DP/CLK
                         clock pessimism             -0.506     1.570    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.770    xps_reg_0_31_0_0__2/DP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_31_0_0__2/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[4]/Q
                         net (fo=1052, routed)        0.181     1.879    xps_reg_0_31_0_0__2/A4
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__2/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.911     2.076    xps_reg_0_31_0_0__2/WCLK
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__2/SP/CLK
                         clock pessimism             -0.506     1.570    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.770    xps_reg_0_31_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_31_0_0__3/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[4]/Q
                         net (fo=1052, routed)        0.181     1.879    xps_reg_0_31_0_0__3/A4
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__3/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.911     2.076    xps_reg_0_31_0_0__3/WCLK
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__3/DP/CLK
                         clock pessimism             -0.506     1.570    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.770    xps_reg_0_31_0_0__3/DP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_31_0_0__3/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[4]/Q
                         net (fo=1052, routed)        0.181     1.879    xps_reg_0_31_0_0__3/A4
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__3/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.911     2.076    xps_reg_0_31_0_0__3/WCLK
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__3/SP/CLK
                         clock pessimism             -0.506     1.570    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.770    xps_reg_0_31_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_31_0_0__4/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[4]/Q
                         net (fo=1052, routed)        0.181     1.879    xps_reg_0_31_0_0__4/A4
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__4/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.911     2.076    xps_reg_0_31_0_0__4/WCLK
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__4/DP/CLK
                         clock pessimism             -0.506     1.570    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.770    xps_reg_0_31_0_0__4/DP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xps_reg_0_31_0_0__4/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.637     1.557    clk_100mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_reg[4]/Q
                         net (fo=1052, routed)        0.181     1.879    xps_reg_0_31_0_0__4/A4
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__4/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.911     2.076    xps_reg_0_31_0_0__4/WCLK
    SLICE_X34Y46         RAMD32                                       r  xps_reg_0_31_0_0__4/SP/CLK
                         clock pessimism             -0.506     1.570    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.770    xps_reg_0_31_0_0__4/SP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y17   div_check_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  mybram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  mybram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  col_fys_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  col_fys_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  col_fys_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  col_fys_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  col_fys_reg_0_31_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  col_fys_reg_0_31_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  col_fys_reg_0_31_0_0__13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  col_fys_reg_0_31_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  col_fys_reg_0_31_0_0__19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  col_fys_reg_0_31_0_0__20/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y49  col_fxs_reg_0_63_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y49  col_fxs_reg_0_63_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y49  col_fxs_reg_0_63_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y49  col_fxs_reg_0_63_0_0__18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  col_fys_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  col_fys_reg_0_15_0_0__7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  col_fys_reg_0_15_0_0__8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  col_fys_reg_0_15_0_0__9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y57  wall_coly_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y57  wall_coly_reg_0_63_0_0__0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_65

Setup :            1  Failing Endpoint ,  Worst Slack       -4.242ns,  Total Violation       -4.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.242ns  (required time - arrival time)
  Source:                 cur_bram_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_65 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        0.886ns  (logic 0.580ns (65.443%)  route 0.306ns (34.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 32.276 - 30.769 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 35.231 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.628    35.231    clk_100mhz_IBUF_BUFG
    SLICE_X68Y64         FDRE                                         r  cur_bram_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y64         FDRE (Prop_fdre_C_Q)         0.456    35.687 r  cur_bram_reg_replica/Q
                         net (fo=1, routed)           0.306    35.993    db2/cur_bram_reg_n_0_repN_alias
    SLICE_X71Y65         LUT4 (Prop_lut4_I1_O)        0.124    36.117 r  db2/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    36.117    db2_n_0
    SLICE_X71Y65         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.503    32.276    clk_65mhz
    SLICE_X71Y65         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.000    32.276    
                         clock uncertainty           -0.430    31.845    
    SLICE_X71Y65         FDRE (Setup_fdre_C_D)        0.029    31.874    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         31.874    
                         arrival time                         -36.117    
  -------------------------------------------------------------------
                         slack                                 -4.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 cur_bram_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.432%)  route 0.098ns (34.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.564     1.483    clk_100mhz_IBUF_BUFG
    SLICE_X68Y64         FDRE                                         r  cur_bram_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y64         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cur_bram_reg_replica/Q
                         net (fo=1, routed)           0.098     1.723    db2/cur_bram_reg_n_0_repN_alias
    SLICE_X71Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.768 r  db2/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     1.768    db2_n_0
    SLICE_X71Y65         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.832     0.834    clk_65mhz
    SLICE_X71Y65         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.264    
    SLICE_X71Y65         FDRE (Hold_fdre_C_D)         0.091     1.355    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_65
  To Clock:  clk_out1_clk_wiz_65

Setup :            0  Failing Endpoints,  Worst Slack       13.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.796ns  (required time - arrival time)
  Source:                 myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65 rise@15.385ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.399%)  route 0.484ns (53.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.883 - 15.385 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.611     1.613    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y77         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDPE (Prop_fdpe_C_Q)         0.419     2.032 f  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.484     2.516    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X61Y79         FDPE                                         f  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         1.495    16.883    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y79         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.096    16.979    
                         clock uncertainty           -0.132    16.847    
    SLICE_X61Y79         FDPE (Recov_fdpe_C_PRE)     -0.534    16.313    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.313    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                 13.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_65  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65 rise@0.000ns - clk_out1_clk_wiz_65 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.239%)  route 0.175ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.554     0.556    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y77         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.175     0.859    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X61Y79         FDPE                                         f  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1379, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_65
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=128, routed)         0.824     0.826    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y79         FDPE                                         r  myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.255     0.571    
    SLICE_X61Y79         FDPE (Remov_fdpe_C_PRE)     -0.149     0.422    myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.437    





