library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AND2 is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Y : out STD_LOGIC);
end AND2;

architecture Behavioral of AND2 is
begin
    Y <= A and B;
end Behavioral;
