#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 13 13:38:55 2022
# Process ID: 18336
# Current directory: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20804 C:\Users\dzial\Documents\Mikroelektronika_AGH\mgr\1_semestr\systemy_dedykowane_w_ukladach_programowalnych\1_lab\SDUP_laboratory\lab_1\lab_1.xpr
# Log file: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/vivado.log
# Journal file: C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1'
INFO: [Project 1-313] Project file moved from 'C:/__Programowanie__/Repozytoria/SDUP_laboratory/lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 756.602 ; gain = 81.723
update_compile_order -fileset sources_1
close [ open C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sources_1/new/cordic_rtl.sv w ]
add_files C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sources_1/new/cordic_rtl.sv
update_compile_order -fileset sources_1
file mkdir C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sim_1/new/cordic_rtl_TB.sv w ]
add_files -fileset sim_1 C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sim_1/new/cordic_rtl_TB.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sources_1/new/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sim_1/new/cordic_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 5dab97a6b6ee49e38b318d85daef09ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5dab97a6b6ee49e38b318d85daef09ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim/xsim.dir/cordic_rtl_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim/xsim.dir/cordic_rtl_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 13 14:32:50 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 13 14:32:50 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 781.563 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 824.520 ; gain = 42.957
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cordic_rtl_TB/cordic/angle_in}} {{/cordic_rtl_TB/cordic/ready_out}} {{/cordic_rtl_TB/cordic/sin_out}} {{/cordic_rtl_TB/cordic/cos_out}} {{/cordic_rtl_TB/cordic/atan}} {{/cordic_rtl_TB/cordic/state}} {{/cordic_rtl_TB/cordic/angle}} {{/cordic_rtl_TB/cordic/t_angle}} {{/cordic_rtl_TB/cordic/sin}} {{/cordic_rtl_TB/cordic/cos}} {{/cordic_rtl_TB/cordic/sin_frac}} {{/cordic_rtl_TB/cordic/cos_frac}} {{/cordic_rtl_TB/cordic/atan_val}} {{/cordic_rtl_TB/cordic/sin_0}} {{/cordic_rtl_TB/cordic/cos_0}} {{/cordic_rtl_TB/cordic/sin_2}} {{/cordic_rtl_TB/cordic/cos_2}} {{/cordic_rtl_TB/cordic/sin_4}} {{/cordic_rtl_TB/cordic/cos_4}} {{/cordic_rtl_TB/cordic/sin_5}} {{/cordic_rtl_TB/cordic/cos_5}} {{/cordic_rtl_TB/cordic/sin_7}} {{/cordic_rtl_TB/cordic/cos_7}} {{/cordic_rtl_TB/cordic/sin_9}} {{/cordic_rtl_TB/cordic/cos_9}} {{/cordic_rtl_TB/cordic/i}} {{/cordic_rtl_TB/cordic/d}} 
run all
Real values: sin=0.997070, cos=0.070313
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 824.520 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sim_1/new/cordic_rtl_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.srcs/sources_1/new/cordic_rtl.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 895.473 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 5dab97a6b6ee49e38b318d85daef09ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5dab97a6b6ee49e38b318d85daef09ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dzial/Documents/Mikroelektronika_AGH/mgr/1_semestr/systemy_dedykowane_w_ukladach_programowalnych/1_lab/SDUP_laboratory/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
Real values: sin=0.997070, cos=0.070313
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 13 14:40:21 2022...
