<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_2_2' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:49.253+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_2_1' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:49.207+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_2_0' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:48.550+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_1_2' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:48.357+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_1_1' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:48.342+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_1_0' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:48.301+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_0_2' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:48.118+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'window_V_0_1' is power-on initialization." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:48.113+0330" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'phi' operation ('indvars_iv', sift_starter/src/dog.cpp:178) with incoming values : ('indvars_iv_mid2', sift_starter/src/dog.cpp:178) (0 ns)&#xA;&#x9;'icmp' operation ('exitcond', sift_starter/src/dog.cpp:178) (2.03 ns)&#xA;&#x9;'select' operation ('p_0130_1_mid2', sift_starter/src/dog.cpp:178) (1.37 ns)&#xA;&#x9;'add' operation ('tmp_5', sift_starter/src/dog.cpp:203) (1.77 ns)" projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:47.715+0330" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.17ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns)." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:47.683+0330" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Asserting false dependency between 'store' operation to variable 'buffer.V.0' and 'load' operation 'buffer.V.0.load'(sift_starter/src/dog.cpp:192:29) from variable 'buffer.V.0' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:47.108+0330" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Asserting false dependency between 'load' operation 'buffer.V.0.load'(sift_starter/src/dog.cpp:192:29) from variable 'buffer.V.0' and 'store' operation to variable 'buffer.V.0' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:46.531+0330" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Asserting false dependency between 'store' operation to variable 'buffer.V.1' and 'load' operation 'buffer.V.1.load'(sift_starter/src/dog.cpp:187:29) from variable 'buffer.V.1' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:46.519+0330" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Asserting false dependency between 'load' operation 'buffer.V.1.load'(sift_starter/src/dog.cpp:187:29) from variable 'buffer.V.1' and 'store' operation to variable 'buffer.V.1' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:46.473+0330" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buffer.V.0'." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:46.432+0330" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buffer.V.1'." projectName="sift_starter" solutionName="solution1" date="2019-12-30T17:45:46.369+0330" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
