// Seed: 1247684462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6 = id_5;
  wand  id_7 = 1;
  wire  id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    output tri  id_0,
    input  tri1 _id_1,
    output wand id_2
);
  wire [id_1 : 1 'b0] id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  logic id_6;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  assign id_2[id_1] = id_5[-1 :-1];
  wire id_7;
  ;
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_3,
      id_7
  );
  assign id_2[1] = -1;
endmodule
