$date
	Thu Sep 11 04:04:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_test $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#5000
0#
#10000
1#
1"
#15000
0#
#20000
1#
0"
1$
#25000
0#
#30000
1!
1#
1"
#35000
0#
#40000
0!
1#
0"
0$
#45000
0#
#50000
1#
1"
#55000
0#
#60000
1#
0"
1$
#65000
0#
#70000
1!
1#
1"
#75000
0#
#80000
0!
1#
0"
0$
#85000
0#
#90000
1#
1"
#95000
0#
#100000
1#
0"
1$
