// Seed: 2010999010
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wire id_3
);
  always @((1'b0) or id_3) begin : LABEL_0
    $unsigned(14);
    ;
  end
  assign id_0 = id_2 + 1'h0;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    input tri id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 _id_4,
    output uwire id_5,
    output tri1 id_6
);
  wire [1 : 1  -  id_4] id_8;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
