\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___n_a_n_d_init_type_def}\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}


F\+S\+MC N\+A\+ND Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a787e4c845195c81c7326893451a2fc6f}{F\+S\+M\+C\+\_\+\+Bank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}{F\+S\+M\+C\+\_\+\+Waitfeature}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_aa89fb8c812e5ef7800eef9574dcb972d}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a55c67a186e64de7086510dca7538db2a}{F\+S\+M\+C\+\_\+\+E\+CC}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a725f883015c7b7a94917b12e6dc79ee2}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC N\+A\+ND Init structure definition. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}}
\index{FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_AttributeSpaceTimingStruct}{FSMC\_AttributeSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}$\ast$ F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}

F\+S\+MC Attribute Space Timing \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a787e4c845195c81c7326893451a2fc6f}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a787e4c845195c81c7326893451a2fc6f}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_Bank@{FSMC\_Bank}}
\index{FSMC\_Bank@{FSMC\_Bank}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_Bank}{FSMC\_Bank}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank}

Specifies the N\+A\+ND memory bank that will be used. This parameter can be a value of \mbox{\hyperlink{group___f_s_m_c___n_a_n_d___bank}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Bank}} \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}\label{struct_f_s_m_c___n_a_n_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}}
\index{FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_CommonSpaceTimingStruct}{FSMC\_CommonSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}$\ast$ F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}

F\+S\+MC Common Space Timing \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a55c67a186e64de7086510dca7538db2a}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a55c67a186e64de7086510dca7538db2a}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_ECC@{FSMC\_ECC}}
\index{FSMC\_ECC@{FSMC\_ECC}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_ECC}{FSMC\_ECC}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+E\+CC}

Enables or disables the E\+CC computation. This parameter can be any value of \mbox{\hyperlink{group___f_s_m_c___e_c_c}{F\+S\+M\+C\+\_\+\+E\+CC}} \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a725f883015c7b7a94917b12e6dc79ee2}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a725f883015c7b7a94917b12e6dc79ee2}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_ECCPageSize@{FSMC\_ECCPageSize}}
\index{FSMC\_ECCPageSize@{FSMC\_ECCPageSize}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_ECCPageSize}{FSMC\_ECCPageSize}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}

Defines the page size for the extended E\+CC. This parameter can be any value of \mbox{\hyperlink{group___f_s_m_c___e_c_c___page___size}{F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Page\+\_\+\+Size}} \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_aa89fb8c812e5ef7800eef9574dcb972d}\label{struct_f_s_m_c___n_a_n_d_init_type_def_aa89fb8c812e5ef7800eef9574dcb972d}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_MemoryDataWidth@{FSMC\_MemoryDataWidth}}
\index{FSMC\_MemoryDataWidth@{FSMC\_MemoryDataWidth}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_MemoryDataWidth}{FSMC\_MemoryDataWidth}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}

Specifies the external memory device width. This parameter can be any value of \mbox{\hyperlink{group___f_s_m_c___data___width}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width}} \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}\label{struct_f_s_m_c___n_a_n_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_TARSetupTime@{FSMC\_TARSetupTime}}
\index{FSMC\_TARSetupTime@{FSMC\_TARSetupTime}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_TARSetupTime}{FSMC\_TARSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}\label{struct_f_s_m_c___n_a_n_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}}
\index{FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_TCLRSetupTime}{FSMC\_TCLRSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. \mbox{\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_Waitfeature@{FSMC\_Waitfeature}}
\index{FSMC\_Waitfeature@{FSMC\_Waitfeature}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_Waitfeature}{FSMC\_Waitfeature}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Waitfeature}

Enables or disables the Wait feature for the N\+A\+ND Memory Bank. This parameter can be any value of \mbox{\hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}}\end{DoxyCompactItemize}
