git clone --depth 1 --no-tags https://github.com/amanuel15/FPGA_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422871312
git clone --depth 1 --no-tags https://github.com/n24bass/TangPriMER_DaliClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425439440
git clone --depth 1 --no-tags https://github.com/KarthikeyanCode/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421861339
git clone --depth 1 --no-tags https://github.com/bigdot123456/sort16Max.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422421961
git clone --depth 1 --no-tags https://github.com/Charaan27/caravel_dcp_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422213872
git clone --depth 1 --no-tags https://github.com/chenshushi/CNN_ON_FPGA_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423895671
git clone --depth 1 --no-tags https://github.com/tsarquis88/Eclypse-Z7_ADC-DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425106492
git clone --depth 1 --no-tags https://github.com/bluewww/opene906.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426286934
git clone --depth 1 --no-tags https://github.com/hhn17/Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424534178
git clone --depth 1 --no-tags https://github.com/Sanyamwalia147/CS-203Lab5-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420610264
git clone --depth 1 --no-tags https://github.com/amanuel15/digital_logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422888772
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal_NIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422637178
git clone --depth 1 --no-tags https://github.com/david-shmailov/Digital-Design-and-Logic-Synthesis_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424943265
git clone --depth 1 --no-tags https://github.com/Centric205/ARM-CPU-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426058216
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Basys3-gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420639131
git clone --depth 1 --no-tags https://github.com/Youssef-Agiza/RISC-V-Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422520341
git clone --depth 1 --no-tags https://github.com/Mohammad-Hossein-Ataie/DLD_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422327100
git clone --depth 1 --no-tags https://github.com/jara1998/voice-control-flappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421969675
git clone --depth 1 --no-tags https://github.com/HARISNAWAZ06/DSD-FALL-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421332585
git clone --depth 1 --no-tags https://github.com/vophungquang/SoC_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421497602
git clone --depth 1 --no-tags https://github.com/astuaTEC/Proyecto-Taller-Diseno-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422368288
git clone --depth 1 --no-tags https://github.com/immoro/CPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424131148
git clone --depth 1 --no-tags https://github.com/zhuwei2000/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422591829
git clone --depth 1 --no-tags https://github.com/kathalsol/Proyecto2-Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425388911
git clone --depth 1 --no-tags https://github.com/0xArt/Complex_Sinusoid_DDFS_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422955011
git clone --depth 1 --no-tags https://github.com/sray0309/RISC-V-Processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422745413
git clone --depth 1 --no-tags https://github.com/nkosinathintuli/eee3096s-prac-06-a-simpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422317798
git clone --depth 1 --no-tags https://github.com/ThomasQY/RISC-V_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421987110
git clone --depth 1 --no-tags https://github.com/LinKuangYen/IC_LAB_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421105031
git clone --depth 1 --no-tags https://github.com/bluewww/openc910.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426336422
git clone --depth 1 --no-tags https://github.com/michael-cummins/mini-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425827187
git clone --depth 1 --no-tags https://github.com/boilerplate-language/boilerplate-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425157602
git clone --depth 1 --no-tags https://github.com/jfrimmel/ice40-env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420943754
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Pipelined-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420633753
git clone --depth 1 --no-tags https://github.com/MaxMorning/MIPS31Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423852699
git clone --depth 1 --no-tags https://github.com/EmJunaid/Risc-V-32I-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423452442
git clone --depth 1 --no-tags https://github.com/TonyJekyll/SortingModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421147797
git clone --depth 1 --no-tags https://github.com/kingofcourier/verilogforsequtiallock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422463035
git clone --depth 1 --no-tags https://github.com/nuthanre/2-1-multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422655741
git clone --depth 1 --no-tags https://github.com/pooyaaf/University_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422086962
git clone --depth 1 --no-tags https://github.com/Weedmastercrucifer/FPGA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422512682
git clone --depth 1 --no-tags https://github.com/quintana0004/combinational_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422439601
git clone --depth 1 --no-tags https://github.com/AlmazShai/Snake_game_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422852654
git clone --depth 1 --no-tags https://github.com/feistjo/CE361Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426339346
git clone --depth 1 --no-tags https://github.com/tengopataraia123/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424514042
git clone --depth 1 --no-tags https://github.com/SangTruongTan/RISCV_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424818955
git clone --depth 1 --no-tags https://github.com/Yondela/EEE3096S_prac_06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423557619
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/110-1_ICDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423442730
git clone --depth 1 --no-tags https://github.com/lohith261201/DDCO-PROJECT-CONSTRUCT-A-CIRCUIT-TO-FIND-NUMBER-OF-1S-USING-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425463217
git clone --depth 1 --no-tags https://github.com/jyk2498/SDS_AE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425487434
git clone --depth 1 --no-tags https://github.com/mfkiwl/RISCV_Processor-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425291536
git clone --depth 1 --no-tags https://github.com/vipvivek15/CPU-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424767838
git clone --depth 1 --no-tags https://github.com/MuhammedAbdalla/EC311-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424314069
git clone --depth 1 --no-tags https://github.com/monicakarine/Verilog-primeiros-passos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424720857
git clone --depth 1 --no-tags https://github.com/ejohnson9912/287Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426029503
git clone --depth 1 --no-tags https://github.com/ShaanGondalia/GuitarHero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426401343
git clone --depth 1 --no-tags https://github.com/QEDady/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424889422
git clone --depth 1 --no-tags https://github.com/imm-a/smallPosit_modular.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424308070
git clone --depth 1 --no-tags https://github.com/Abhijith-TR/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420678357
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/VT_RNG_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420683368
git clone --depth 1 --no-tags https://github.com/jatin1322/Smart-carparking-system-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420663747
git clone --depth 1 --no-tags https://github.com/AshishVirdi/CS203-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420685066
git clone --depth 1 --no-tags https://github.com/VibhavGoriya/Cs203-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420696192
git clone --depth 1 --no-tags https://github.com/YueHu123/handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423377641
git clone --depth 1 --no-tags https://github.com/tongza331/CPE223RC-Lab-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423422824
git clone --depth 1 --no-tags https://github.com/oliviawu77/dotProduct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423079789
git clone --depth 1 --no-tags https://github.com/TheACE01/Proyecto_DL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423660317
git clone --depth 1 --no-tags https://github.com/matlalijr/prac-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423621051
git clone --depth 1 --no-tags https://github.com/BerZaa/verilog_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421066823
git clone --depth 1 --no-tags https://github.com/JyotiDhiman3/Smart-Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420645968
git clone --depth 1 --no-tags https://github.com/khan-shahnawaz/ImageProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420708667
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcadia_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421556978
git clone --depth 1 --no-tags https://github.com/githubwqh/test01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422415025
git clone --depth 1 --no-tags https://github.com/Ag22EE/Single-Core-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422336642
git clone --depth 1 --no-tags https://github.com/tsedlmeier/sinwave-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424560674
git clone --depth 1 --no-tags https://github.com/ba144220/smith-waterman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424568531
git clone --depth 1 --no-tags https://github.com/SamMahara/Prac6_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425273509
git clone --depth 1 --no-tags https://github.com/jdgg98/Proyecto_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425154680
git clone --depth 1 --no-tags https://github.com/UmeshDeshmukh/AHD_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425299576
git clone --depth 1 --no-tags https://github.com/JD-14/RISC_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424807301
git clone --depth 1 --no-tags https://github.com/adithya-m08/DDCO-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425529986
git clone --depth 1 --no-tags https://github.com/73jn/SoC-quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425256702
git clone --depth 1 --no-tags https://github.com/amiq-eda/example-projects-uvm_ref_flow_1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424901715
git clone --depth 1 --no-tags https://github.com/flagchess/4-bit-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423687543
git clone --depth 1 --no-tags https://github.com/annavanheusden/computerArchitecture_assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423809266
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/M-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422788212
git clone --depth 1 --no-tags https://github.com/nllmdwks/Vivado_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421819621
git clone --depth 1 --no-tags https://github.com/gusah009/Logic-circuit-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421768991
git clone --depth 1 --no-tags https://github.com/sabelosiba/EEEPrac06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424396025
git clone --depth 1 --no-tags https://github.com/NicolasPR-BR/hdlbitsSolutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420819839
git clone --depth 1 --no-tags https://github.com/Nedjabat/CPEN-211-Git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421711381
git clone --depth 1 --no-tags https://github.com/gurcangul/Ceng311-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422317604
git clone --depth 1 --no-tags https://github.com/wnoyan/Digital-System-Design-Lab-Works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423216833
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420638870
git clone --depth 1 --no-tags https://github.com/brandenap1/SPIMasterVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422273670
git clone --depth 1 --no-tags https://github.com/SawMl/Verilog-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422021804
git clone --depth 1 --no-tags https://github.com/t-c-huang/verilog-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422031367
git clone --depth 1 --no-tags https://github.com/RonnyZF/DFX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426314881
