// Seed: 3742224621
module module_0;
  assign id_1 = id_1;
  assign module_2.type_5 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  assign id_1 = 1;
  wire id_2;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output tri id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output wire id_8,
    input uwire id_9,
    output wor id_10,
    output wire id_11,
    input wand id_12
    , id_25,
    output uwire id_13,
    output wire id_14,
    input supply0 id_15,
    input supply1 id_16,
    output tri1 id_17,
    input wire id_18,
    input supply1 id_19,
    output tri id_20,
    input supply0 id_21,
    output tri0 id_22,
    output tri1 id_23
);
  supply1 id_26 = 1;
  assign id_11 = id_16;
  assign id_8  = id_7 == (1);
  always @(*);
  module_0 modCall_1 ();
endmodule
