Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 22:03:05 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.886        0.000                      0                 1062        0.024        0.000                      0                 1062       48.750        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.886        0.000                      0                 1058        0.024        0.000                      0                 1058       48.750        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   92.729        0.000                      0                    4        1.873        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.886ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 3.329ns (21.753%)  route 11.975ns (78.247%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.693    15.196    sm/ram_reg_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.495 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.495    alum/ram_reg_i_107_2[1]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.028    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.145 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.145    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.468 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.949    17.417    sm/ram_reg_i_22_0[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.306    17.723 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.745    18.468    sm/ram_reg_i_77_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.592 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.942    19.534    sm/D_registers_q_reg[5][9]
    SLICE_X48Y26         LUT5 (Prop_lut5_I4_O)        0.149    19.683 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.767    20.450    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -20.450    
  -------------------------------------------------------------------
                         slack                                 83.886    

Slack (MET) :             83.960ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.230ns  (logic 3.231ns (21.215%)  route 11.999ns (78.785%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.693    15.196    sm/ram_reg_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.495 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.495    alum/ram_reg_i_107_2[1]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.138 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.966    17.104    alum/data1[3]
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.333    17.437 r  alum/ram_reg_i_96/O
                         net (fo=1, routed)           0.763    18.200    sm/ram_reg_18
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.326    18.526 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           1.119    19.644    sm/D_states_q_reg[7]_7
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.152    19.796 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.580    20.376    brams/bram2/ram_reg_1[3]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.774   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -20.376    
  -------------------------------------------------------------------
                         slack                                 83.960    

Slack (MET) :             84.200ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.198ns  (logic 3.203ns (21.075%)  route 11.995ns (78.925%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.693    15.196    sm/ram_reg_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.495 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.495    alum/ram_reg_i_107_2[1]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.138 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.966    17.104    alum/data1[3]
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.333    17.437 r  alum/ram_reg_i_96/O
                         net (fo=1, routed)           0.763    18.200    sm/ram_reg_18
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.326    18.526 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           1.119    19.644    display/ram_reg_17
    SLICE_X49Y27         LUT5 (Prop_lut5_I3_O)        0.124    19.768 r  display/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.576    20.344    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   104.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -20.344    
  -------------------------------------------------------------------
                         slack                                 84.200    

Slack (MET) :             84.453ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.945ns  (logic 3.304ns (22.107%)  route 11.641ns (77.893%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.693    15.196    sm/ram_reg_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.495 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.495    alum/ram_reg_i_107_2[1]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.028    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.145 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.145    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.468 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.949    17.417    sm/ram_reg_i_22_0[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.306    17.723 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.745    18.468    sm/ram_reg_i_77_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.592 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.942    19.534    display/ram_reg_5
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.658 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.434    20.092    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -20.092    
  -------------------------------------------------------------------
                         slack                                 84.453    

Slack (MET) :             84.503ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 3.354ns (22.837%)  route 11.333ns (77.163%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.605    15.108    sm/ram_reg_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.407 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.407    alum/S[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.957 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.957    alum/out_sig0_carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.179 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.986    17.165    alum/data0[4]
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.327    17.492 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.436    17.929    sm/ram_reg_16
    SLICE_X53Y28         LUT6 (Prop_lut6_I4_O)        0.326    18.255 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.833    19.088    sm/D_states_q_reg[7]_5
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.593    19.833    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -19.833    
  -------------------------------------------------------------------
                         slack                                 84.503    

Slack (MET) :             84.590ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.584ns  (logic 3.435ns (23.553%)  route 11.149ns (76.447%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.605    15.108    sm/ram_reg_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.407 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.407    alum/S[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.957 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.957    alum/out_sig0_carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.291 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.973    17.264    alum/data0[5]
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.329    17.593 r  alum/ram_reg_i_89/O
                         net (fo=1, routed)           0.452    18.045    sm/ram_reg_14
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.328    18.373 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.506    18.880    sm/D_states_q_reg[7]_3
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.117    18.997 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.734    19.730    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790   104.321    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.321    
                         arrival time                         -19.730    
  -------------------------------------------------------------------
                         slack                                 84.590    

Slack (MET) :             84.634ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.243ns  (logic 2.965ns (19.452%)  route 12.278ns (80.548%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]/Q
                         net (fo=105, routed)         3.811     9.419    sm/D_states_q_reg[4]_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.118     9.537 r  sm/D_registers_d_reg[7]_i_56/O
                         net (fo=1, routed)           0.951    10.488    sm/D_registers_d_reg[7]_i_56_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.326    10.814 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=2, routed)           0.819    11.632    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  sm/ram_reg_i_144/O
                         net (fo=26, routed)          2.208    13.965    L_reg/M_sm_ra1[1]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.124    14.089 r  L_reg/ram_reg_i_79/O
                         net (fo=2, routed)           0.000    14.089    L_reg/ram_reg_i_79_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    14.306 r  L_reg/ram_reg_i_27/O
                         net (fo=9, routed)           1.057    15.362    L_reg/D_states_q_reg[0]_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.299    15.661 r  L_reg/out_sig0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.661    alum/ram_reg_i_80_0[0]
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.193 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.193    alum/out_sig0_carry__1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.415 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           1.152    17.568    alum/p_1_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.299    17.867 f  alum/ram_reg_i_58/O
                         net (fo=1, routed)           0.417    18.283    sm/D_registers_q_reg[7][12]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.407 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.414    18.821    sm/ram_reg_i_18_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I3_O)        0.124    18.945 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           1.449    20.394    L_reg/D[12]
    SLICE_X50Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.444   104.849    L_reg/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X50Y32         FDRE (Setup_fdre_C_D)       -0.045   105.028    L_reg/D_registers_q_reg[6][12]
  -------------------------------------------------------------------
                         required time                        105.028    
                         arrival time                         -20.394    
  -------------------------------------------------------------------
                         slack                                 84.634    

Slack (MET) :             84.652ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 3.126ns (21.503%)  route 11.412ns (78.497%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.693    15.196    sm/ram_reg_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.495 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.495    alum/ram_reg_i_107_2[1]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.028    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.267 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.794    17.061    alum/data1[6]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.301    17.362 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.403    17.765    sm/D_registers_q_reg[7][6]
    SLICE_X53Y28         LUT6 (Prop_lut6_I4_O)        0.124    17.889 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.063    18.952    sm/D_states_q_reg[7]_2
    SLICE_X49Y25         LUT5 (Prop_lut5_I4_O)        0.152    19.104 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.580    19.684    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -19.684    
  -------------------------------------------------------------------
                         slack                                 84.652    

Slack (MET) :             84.709ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.689ns  (logic 3.326ns (22.643%)  route 11.363ns (77.357%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.605    15.108    sm/ram_reg_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.407 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.407    alum/S[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.957 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.957    alum/out_sig0_carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.179 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.986    17.165    alum/data0[4]
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.327    17.492 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.436    17.929    sm/ram_reg_16
    SLICE_X53Y28         LUT6 (Prop_lut6_I4_O)        0.326    18.255 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.833    19.088    display/ram_reg_15
    SLICE_X48Y28         LUT5 (Prop_lut5_I3_O)        0.124    19.212 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.623    19.835    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   104.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -19.835    
  -------------------------------------------------------------------
                         slack                                 84.709    

Slack (MET) :             84.804ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.594ns  (logic 3.442ns (23.585%)  route 11.152ns (76.415%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X47Y36         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         3.449     9.015    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.327     9.342 f  sm/D_states_q[3]_i_34/O
                         net (fo=9, routed)           1.126    10.468    sm/D_states_q[3]_i_34_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.800 f  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.559    11.359    sm/ram_reg_i_141_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.483 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          1.744    13.227    L_reg/M_sm_ra1[2]
    SLICE_X49Y34         MUXF7 (Prop_muxf7_S_O)       0.276    13.503 r  L_reg/ram_reg_i_41/O
                         net (fo=30, routed)          1.605    15.108    sm/ram_reg_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.299    15.407 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.407    alum/S[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.957 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.957    alum/out_sig0_carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.291 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.973    17.264    alum/data0[5]
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.329    17.593 r  alum/ram_reg_i_89/O
                         net (fo=1, routed)           0.452    18.045    sm/ram_reg_14
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.328    18.373 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.506    18.880    display/ram_reg_13
    SLICE_X52Y28         LUT5 (Prop_lut5_I3_O)        0.124    19.004 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.737    19.740    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   104.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -19.740    
  -------------------------------------------------------------------
                         slack                                 84.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.875    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.875    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.875    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.875    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.879    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.879    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.879    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.879    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y28         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.826%)  route 0.302ns (68.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.972    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.853     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.826%)  route 0.302ns (68.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.972    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.853     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y11   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y14   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y33   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y32   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       92.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.873ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.729ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.704ns (10.210%)  route 6.191ns (89.790%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X51Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.871    10.477    sm/D_states_q_reg[0]_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.598    11.199    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.722    12.045    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.504   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   104.774    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 92.729    

Slack (MET) :             92.729ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.704ns (10.210%)  route 6.191ns (89.790%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X51Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.871    10.477    sm/D_states_q_reg[0]_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.598    11.199    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.722    12.045    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.504   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   104.774    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 92.729    

Slack (MET) :             92.729ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.704ns (10.210%)  route 6.191ns (89.790%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X51Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.871    10.477    sm/D_states_q_reg[0]_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.598    11.199    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.722    12.045    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.504   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   104.774    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 92.729    

Slack (MET) :             92.729ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.704ns (10.210%)  route 6.191ns (89.790%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X51Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.871    10.477    sm/D_states_q_reg[0]_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.598    11.199    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.323 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.722    12.045    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.504   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   104.774    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 92.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.290ns (15.825%)  route 1.543ns (84.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X49Y36         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=89, routed)          0.890     2.536    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.042     2.578 f  sm/D_stage_q[3]_i_4/O
                         net (fo=2, routed)           0.269     2.847    sm/D_stage_q[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.107     2.954 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.384     3.338    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.290ns (15.825%)  route 1.543ns (84.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X49Y36         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=89, routed)          0.890     2.536    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.042     2.578 f  sm/D_stage_q[3]_i_4/O
                         net (fo=2, routed)           0.269     2.847    sm/D_stage_q[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.107     2.954 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.384     3.338    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.290ns (15.825%)  route 1.543ns (84.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X49Y36         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=89, routed)          0.890     2.536    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.042     2.578 f  sm/D_stage_q[3]_i_4/O
                         net (fo=2, routed)           0.269     2.847    sm/D_stage_q[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.107     2.954 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.384     3.338    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.290ns (15.825%)  route 1.543ns (84.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X49Y36         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDSE (Prop_fdse_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=89, routed)          0.890     2.536    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.042     2.578 f  sm/D_stage_q[3]_i_4/O
                         net (fo=2, routed)           0.269     2.847    sm/D_stage_q[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.107     2.954 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.384     3.338    fifo_reset_cond/AS[0]
    SLICE_X58Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  1.873    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.083ns  (logic 10.598ns (30.208%)  route 24.486ns (69.792%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=3 LUT4=6 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.838    31.839    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.963 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.442    33.405    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I2_O)        0.124    33.529 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.149    36.678    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.225 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.225    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.788ns  (logic 10.823ns (31.111%)  route 23.965ns (68.889%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=7 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.823    31.824    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    31.948 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.132    33.080    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I0_O)        0.148    33.228 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.954    36.181    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    39.929 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.929    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.586ns  (logic 10.630ns (30.736%)  route 23.956ns (69.264%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=7 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.838    31.839    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.963 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.423    33.386    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.124    33.510 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.638    36.148    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.728 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.728    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.460ns  (logic 10.577ns (30.693%)  route 23.883ns (69.307%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=7 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.823    31.824    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    31.948 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.130    33.078    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I2_O)        0.124    33.202 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.874    36.075    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.601 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.601    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.408ns  (logic 10.810ns (31.416%)  route 23.599ns (68.584%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=7 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.838    31.839    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.963 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.423    33.386    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.153    33.539 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.281    35.820    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    39.550 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.550    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.165ns  (logic 10.625ns (31.098%)  route 23.540ns (68.902%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=7 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.823    31.824    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    31.948 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.132    33.080    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.124    33.204 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.529    35.733    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.307 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.307    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.095ns  (logic 10.818ns (31.728%)  route 23.277ns (68.272%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=7 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.719     7.316    L_reg/Q[2]
    SLICE_X54Y41         LUT3 (Prop_lut3_I1_O)        0.146     7.462 f  L_reg/L_443e8978_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           1.028     8.491    L_reg/L_443e8978_remainder0__0_carry__1_i_9_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.356     8.847 r  L_reg/L_443e8978_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.119     9.965    L_reg/L_443e8978_remainder0__0_carry__1_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.291 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.750    11.041    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.191 r  L_reg/L_443e8978_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.033    12.225    L_reg/L_443e8978_remainder0__0_carry_i_9_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.332    12.557 r  L_reg/L_443e8978_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.557    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[2]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.937    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.054    timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.273 f  timerseg_driver/decimal_renderer/L_443e8978_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.857    14.129    L_reg/L_443e8978_remainder0[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.295    14.424 f  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          1.006    15.430    L_reg/i__carry_i_19__0_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.124    15.554 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.403    16.956    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.080 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.095    18.176    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    18.300 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.905    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.150    19.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.613    19.967    L_reg/i__carry_i_11__0_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.326    20.293 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.336    20.630    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.150 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.267    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.506 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.011    22.517    L_reg/L_443e8978_remainder0_inferred__1/i__carry__2[2]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.301    22.818 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.987    23.805    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124    23.929 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.589    24.518    L_reg/i__carry_i_12_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.642 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.981    25.623    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    25.747 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.677    26.424    L_reg/i__carry_i_9__0_n_0
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.152    26.576 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.483    27.060    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    27.658 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.658    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.775 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.775    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.994 r  timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    28.813    timerseg_driver/decimal_renderer/L_443e8978_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.295    29.108 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    29.905    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.029 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.847    30.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I1_O)        0.124    31.000 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.823    31.824    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    31.948 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.130    33.078    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I2_O)        0.150    33.228 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.268    35.496    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    39.236 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.236    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 4.357ns (46.840%)  route 4.945ns (53.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.570     5.154    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          1.937     7.547    timerseg_driver/ctr/S[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.697 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.008    10.705    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         3.751    14.456 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.456    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.109ns (44.321%)  route 5.161ns (55.679%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.570     5.154    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          1.783     7.393    timerseg_driver/ctr/S[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           3.379    10.896    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         3.529    14.424 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.424    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 4.438ns (47.928%)  route 4.822ns (52.072%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.551     5.135    display/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           1.378     7.032    display/p_0_in[3]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.152     7.184 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443    10.627    mataddr_OBUF[3]
    N9                   OBUF (Prop_obuf_I_O)         3.768    14.395 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.395    mataddr[3]
    N9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_31273801[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.438ns (74.847%)  route 0.483ns (25.153%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.593     1.537    forLoop_idx_0_31273801[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_31273801[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_31273801[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.063     1.764    forLoop_idx_0_31273801[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  forLoop_idx_0_31273801[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.420     2.229    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.459 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.459    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_31273801[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.421ns (71.052%)  route 0.579ns (28.948%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    forLoop_idx_0_31273801[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_31273801[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_31273801[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     1.839    forLoop_idx_0_31273801[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  forLoop_idx_0_31273801[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.419     2.303    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.537 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.537    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.453ns (71.531%)  route 0.578ns (28.469%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.585     1.529    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.171     1.864    bseg_driver/ctr/M_ctr_value[1]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.909 r  bseg_driver/ctr/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.316    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         1.244     3.560 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.560    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.386ns (66.605%)  route 0.695ns (33.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    display/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.695     2.365    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.610 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.610    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.439ns (69.181%)  route 0.641ns (30.819%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.224     1.925    cond_butt_next_play/D_ctr_q_reg[1]
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.970 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.417     2.388    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.618 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.618    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.615ns (32.180%)  route 3.404ns (67.820%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.731     4.222    forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.346 r  forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.673     5.018    forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.518     4.923    forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1915675912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.625ns (32.863%)  route 3.319ns (67.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.647     4.148    forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.272 r  forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.672     4.944    forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.518     4.923    forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1915675912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 1.619ns (33.219%)  route 3.254ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.876     4.370    forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.494 r  forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.378     4.873    forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.519     4.924    forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.000ns  (logic 1.622ns (40.561%)  route 2.378ns (59.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.903     3.402    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.474     4.000    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.617ns (40.612%)  route 2.365ns (59.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.175     3.669    forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.190     3.982    forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.519     4.924    forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.300ns (29.263%)  route 0.724ns (70.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.554     0.809    forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.170     1.024    forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_31273801[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.306ns (25.761%)  route 0.882ns (74.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.826     1.087    forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.132 r  forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.056     1.188    forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.866     2.056    forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.307ns (24.792%)  route 0.931ns (75.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.762     1.024    forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.169     1.238    forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_31273801[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.311ns (24.917%)  route 0.938ns (75.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.768     1.035    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.080 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.169     1.249    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.307ns (19.473%)  route 1.271ns (80.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.156     1.418    forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.463 r  forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.578    forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.866     2.056    forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_1915675912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





