{"files":[{"patch":"@@ -4264,2 +4264,1 @@\n-  mv(dst, zr);\n-  li(t0, 0x3f000000);\n+  li(t0, jint_cast(0.5f));\n@@ -4270,0 +4269,1 @@\n+  mv(dst, zr);\n@@ -4281,2 +4281,1 @@\n-  mv(dst, zr);\n-  li(t0, 0x3fe0000000000000);\n+  li(t0, julong_cast(0.5));\n@@ -4287,0 +4286,1 @@\n+  mv(dst, zr);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -8367,1 +8367,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_slow);\n@@ -8381,1 +8381,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_slow);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}