{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460534468184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460534468184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 09:01:08 2016 " "Processing started: Wed Apr 13 09:01:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460534468184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1460534468184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro_mips -c micro_mips --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro_mips -c micro_mips --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1460534468184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1460534468312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476262 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/datapath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writeback_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeback_unit-rtl " "Found design unit 1: writeback_unit-rtl" {  } { { "writeback_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/writeback_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476262 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeback_unit " "Found entity 1: writeback_unit" {  } { { "writeback_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/writeback_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_unit-rtl " "Found design unit 1: execute_unit-rtl" {  } { { "execute_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/execute_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476263 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_unit " "Found entity 1: execute_unit" {  } { { "execute_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/execute_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_unit-rtl " "Found design unit 1: decode_unit-rtl" {  } { { "decode_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/decode_unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476263 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_unit " "Found entity 1: decode_unit" {  } { { "decode_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/decode_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_unit-rtl " "Found design unit 1: fetch_unit-rtl" {  } { { "fetch_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/fetch_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476264 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/fetch_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_unit-arc " "Found design unit 1: clock_unit-arc" {  } { { "clock_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/clock_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476264 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_unit " "Found entity 1: clock_unit" {  } { { "clock_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/clock_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc-arc " "Found design unit 1: soc-arc" {  } { { "soc.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476265 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_selector-arc " "Found design unit 1: chip_selector-arc" {  } { { "chip_selector.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/chip_selector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476265 ""} { "Info" "ISGN_ENTITY_NAME" "1 chip_selector " "Found entity 1: chip_selector" {  } { { "chip_selector.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/chip_selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-arc " "Found design unit 1: core-arc" {  } { { "core.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/core.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476265 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476266 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476267 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476267 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "control_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/control_unit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476267 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476268 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460534476268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1460534476268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1460534476316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gpio_out soc.vhd(8) " "VHDL Signal Declaration warning at soc.vhd(8): used implicit default value for signal \"gpio_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1460534476316 "|soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_gpio_out_s soc.vhd(80) " "Verilog HDL or VHDL warning at soc.vhd(80): object \"cs_gpio_out_s\" assigned a value but never read" {  } { { "soc.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1460534476317 "|soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_gpio_in_s soc.vhd(81) " "Verilog HDL or VHDL warning at soc.vhd(81): object \"cs_gpio_in_s\" assigned a value but never read" {  } { { "soc.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1460534476317 "|soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_selector chip_selector:chip_sel " "Elaborating entity \"chip_selector\" for hierarchy \"chip_selector:chip_sel\"" {  } { { "soc.vhd" "chip_sel" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_unit clock_unit:clk_unit " "Elaborating entity \"clock_unit\" for hierarchy \"clock_unit:clk_unit\"" {  } { { "soc.vhd" "clk_unit" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_inst " "Elaborating entity \"core\" for hierarchy \"core:core_inst\"" {  } { { "soc.vhd" "core_inst" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_zero_sig core.vhd(93) " "Verilog HDL or VHDL warning at core.vhd(93): object \"alu_zero_sig\" assigned a value but never read" {  } { { "core.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/core.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1460534476319 "|soc|core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:core_inst\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"core:core_inst\|control_unit:cu\"" {  } { { "core.vhd" "cu" { Text "/home/josh/Documents/assignment/MicroMips/core.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath core:core_inst\|datapath:datap " "Elaborating entity \"datapath\" for hierarchy \"core:core_inst\|datapath:datap\"" {  } { { "core.vhd" "datap" { Text "/home/josh/Documents/assignment/MicroMips/core.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit core:core_inst\|datapath:datap\|fetch_unit:fetch_u " "Elaborating entity \"fetch_unit\" for hierarchy \"core:core_inst\|datapath:datap\|fetch_unit:fetch_u\"" {  } { { "datapath.vhd" "fetch_u" { Text "/home/josh/Documents/assignment/MicroMips/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_unit core:core_inst\|datapath:datap\|decode_unit:decode_u " "Elaborating entity \"decode_unit\" for hierarchy \"core:core_inst\|datapath:datap\|decode_unit:decode_u\"" {  } { { "datapath.vhd" "decode_u" { Text "/home/josh/Documents/assignment/MicroMips/datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file core:core_inst\|datapath:datap\|decode_unit:decode_u\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"core:core_inst\|datapath:datap\|decode_unit:decode_u\|register_file:reg_file\"" {  } { { "decode_unit.vhd" "reg_file" { Text "/home/josh/Documents/assignment/MicroMips/decode_unit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_en register_file.vhd(25) " "VHDL Process Statement warning at register_file.vhd(25): signal \"write_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/register_file.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1460534476325 "|soc|core:core_inst|datapath:datap|decode_unit:decode_u|register_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_f_s register_file.vhd(35) " "VHDL Process Statement warning at register_file.vhd(35): signal \"register_f_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/register_file.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1460534476325 "|soc|core:core_inst|datapath:datap|decode_unit:decode_u|register_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_f_s register_file.vhd(41) " "VHDL Process Statement warning at register_file.vhd(41): signal \"register_f_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/register_file.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1460534476325 "|soc|core:core_inst|datapath:datap|decode_unit:decode_u|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_unit core:core_inst\|datapath:datap\|execute_unit:execute_u " "Elaborating entity \"execute_unit\" for hierarchy \"core:core_inst\|datapath:datap\|execute_unit:execute_u\"" {  } { { "datapath.vhd" "execute_u" { Text "/home/josh/Documents/assignment/MicroMips/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476326 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_zero execute_unit.vhd(19) " "VHDL Signal Declaration warning at execute_unit.vhd(19): used implicit default value for signal \"alu_zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "execute_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/execute_unit.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1460534476327 "|soc|core:core_inst|datapath:datap|execute_unit:execute_u"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rst_vec_addr execute_unit.vhd(49) " "VHDL Signal Declaration warning at execute_unit.vhd(49): used explicit default value for signal \"rst_vec_addr\" because signal was never assigned a value" {  } { { "execute_unit.vhd" "" { Text "/home/josh/Documents/assignment/MicroMips/execute_unit.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1460534476327 "|soc|core:core_inst|datapath:datap|execute_unit:execute_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_inst\|datapath:datap\|execute_unit:execute_u\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"core:core_inst\|datapath:datap\|execute_unit:execute_u\|alu:alu_inst\"" {  } { { "execute_unit.vhd" "alu_inst" { Text "/home/josh/Documents/assignment/MicroMips/execute_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_unit core:core_inst\|datapath:datap\|writeback_unit:writeback_u " "Elaborating entity \"writeback_unit\" for hierarchy \"core:core_inst\|datapath:datap\|writeback_unit:writeback_u\"" {  } { { "datapath.vhd" "writeback_u" { Text "/home/josh/Documents/assignment/MicroMips/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "soc.vhd" "rom_inst" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "soc.vhd" "ram_inst" { Text "/home/josh/Documents/assignment/MicroMips/soc.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1460534476341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1483 " "Peak virtual memory: 1483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460534476469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 09:01:16 2016 " "Processing ended: Wed Apr 13 09:01:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460534476469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460534476469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460534476469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1460534476469 ""}
