Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:10:41 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm/post_route_timing_summary.rpt
| Design       : post_norm
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: div_opa_ldz[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: div_opa_ldz[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: div_opa_ldz[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: div_opa_ldz[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: div_opa_ldz[4] (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: exp_in[0] (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: exp_in[1] (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: exp_in[2] (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: exp_in[3] (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: exp_in[4] (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: exp_in[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_in[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_in[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_ovf[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_ovf[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fpu_op[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fpu_op[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fpu_op[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[31] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[32] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[33] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[34] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[35] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[36] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[37] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[38] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[39] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[40] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[41] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[42] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[43] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[44] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[45] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[46] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[47] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: fract_in[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: opa_dn (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: opas (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: opb_dn (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: rmode[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: rmode[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[48]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[49]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[50]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[51]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[52]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[53]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[54]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u3/shift_out_reg[55]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


