<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="registro.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/registro_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/registro_synthesis.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="registro.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registro.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registro.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registro.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registro.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="registro.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registro.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="registro.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="registro.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="registro.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="registro.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registro.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registro.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="registro.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="registro.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="registro.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="registro.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registro.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registro_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="registro_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registro_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registro_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registro_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="registro_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="registro_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="registro_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registro_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="registro_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="registro_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_registro_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_registro_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_registro_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_registro_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473121699" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1473121699">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1473122355" xil_pn:in_ck="-3957417172984583331" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1473122355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="test_registro.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473122368" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7817676610471047580" xil_pn:start_ts="1473122368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473122368" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1879162211885060762" xil_pn:start_ts="1473122368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473121699" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4654811487028933893" xil_pn:start_ts="1473121699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473122368" xil_pn:in_ck="-3957417172984583331" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1473122368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="test_registro.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473122372" xil_pn:in_ck="-3957417172984583331" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5163009066094124630" xil_pn:start_ts="1473122368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_registro_beh.prj"/>
      <outfile xil_pn:name="test_registro_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1473122492" xil_pn:in_ck="-1794949027455855299" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3534797285684972695" xil_pn:start_ts="1473122492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_registro_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7418636718478762572" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4654811487028933893" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3925700947475954418" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473120998" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3841821798487732613" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473121006" xil_pn:in_ck="5921422731400966879" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6986079723934898572" xil_pn:start_ts="1473120998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="registro.lso"/>
      <outfile xil_pn:name="registro.ngc"/>
      <outfile xil_pn:name="registro.ngr"/>
      <outfile xil_pn:name="registro.prj"/>
      <outfile xil_pn:name="registro.stx"/>
      <outfile xil_pn:name="registro.syr"/>
      <outfile xil_pn:name="registro.xst"/>
      <outfile xil_pn:name="registro_vhdl.prj"/>
      <outfile xil_pn:name="registro_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1473120814" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9147421555026616039" xil_pn:start_ts="1473120814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473121042" xil_pn:in_ck="5921422731400958133" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2863481323685970424" xil_pn:start_ts="1473121036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="registro.bld"/>
      <outfile xil_pn:name="registro.ngd"/>
      <outfile xil_pn:name="registro_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1473121047" xil_pn:in_ck="5921422731400958134" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1473121042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="registro.pcf"/>
      <outfile xil_pn:name="registro_map.map"/>
      <outfile xil_pn:name="registro_map.mrp"/>
      <outfile xil_pn:name="registro_map.ncd"/>
      <outfile xil_pn:name="registro_map.ngm"/>
      <outfile xil_pn:name="registro_map.xrpt"/>
      <outfile xil_pn:name="registro_summary.xml"/>
      <outfile xil_pn:name="registro_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1473121063" xil_pn:in_ck="-3860420057063617841" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1473121047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="registro.ncd"/>
      <outfile xil_pn:name="registro.pad"/>
      <outfile xil_pn:name="registro.par"/>
      <outfile xil_pn:name="registro.ptwx"/>
      <outfile xil_pn:name="registro.unroutes"/>
      <outfile xil_pn:name="registro.xpi"/>
      <outfile xil_pn:name="registro_pad.csv"/>
      <outfile xil_pn:name="registro_pad.txt"/>
      <outfile xil_pn:name="registro_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1473121063" xil_pn:in_ck="5921422731400958002" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1473121059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="registro.twr"/>
      <outfile xil_pn:name="registro.twx"/>
    </transform>
    <transform xil_pn:end_ts="1473120883" xil_pn:in_ck="5921422731400958133" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2171533811073849466" xil_pn:start_ts="1473120880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/registro_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/registro_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
