<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Tue Sep 16 10:21:19 PDT 2014</date>
  <user>esavin</user>
  <sip_name>138</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2014WW38</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>v5</sip_relver>
  <sip_relname>ALL_2014WW38_R1p0_v5</sip_relname>
  <sip_owner>esavin</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>1126</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>PCRs and HSDs: <dt>
      <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=1201583099">1201583099, "Add MISR support to SBR"</a>:
            Added support for optional MISR (Multiple Input Signature Registers) accumulators on all active ports. These accumulators are accessible through an STAP module, which is instantiated at the router top level. The MISR and STAP logic is generated upon setting a parameter called DFDAccumulatorPresent.</dd>
      <dd>2. <a href="https://hsdes.intel.com/home/default.html#article?id=12042390">12042390, "Implement IOSF Sideband Parity support in SBR and SBE"</a>:
            Parity pins are generated via the following parameters: SBR_PARITY_REQUIRED, and PxSB_PARITY_REQUIRED (x=0,..,15). The parity ports are called: 1) px_fabric_tparity (x=0,..,15), output pin for fabric ports, 2) px_agent_mparity (x=0,..,15), output pin for agent ports, 3) px_fabric_mparity (x=0,..,15), input pin for fabric ports, 4) px_agent_tparity (x=0,..,15), input pin for agent ports, 5) sbr_parity_err_in, parity-error input to SBR, and 6) sbr_parity_err_out, parity-error output from SBR. Setting SBR_PARITY_REQUIRED to 1, enables parity handling at the router level, and for all active ports. When SBR_PARITY_REQUIRED is 1, in order to disable parity support for port x (x=0,..,15), the user should set PxSB_PARITY_REQUIRED to 0. NOTE: The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</dd>
      <dd>3. <a href="https://hsdes.intel.com/home/default.html#article?id=1203658442">1203658442, "Expose the STAP ports using collage standard interfaces"</a>:
            The STAP ports are now defined using standard collage interfaces.</dd>
      <dd>4. <a href="https://hsdes.intel.com/home/default.html#article?id=1203501085">1203501085, "SBR released without all Dynamo parameters mapped to a valid GUI group"</a>:
            All Dynamo parameters are now mapped to meaningful groups in the GUI.</dd>
      <dd>5. <a href="https://hsdes.intel.com/home/default.html#article?id=1203799565">1203799565, "SBR Dfx security policy values reversed for RED and BLACK"</a>:
            The security policy values for RED and BLACK are now fixed.</dd>
   </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Added MISR-related waivers.</dd>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Test support for the RTL updates.</dd>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<p>None</p>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is 
IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
