
smi-lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000079c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08000924  08000924  00010924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000928  08000928  00010928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800092c  0800092c  0001092c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010930  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010930  2**0
                  CONTENTS
  7 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000001c  2000001c  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010930  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000107f  00000000  00000000  00010960  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000442  00000000  00000000  000119df  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000120  00000000  00000000  00011e28  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000d8  00000000  00000000  00011f48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000009ac  00000000  00000000  00012020  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000005e7  00000000  00000000  000129cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00012fb3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000002c8  00000000  00000000  00013030  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000132f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800090c 	.word	0x0800090c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	0800090c 	.word	0x0800090c

080001c8 <initEEPROM>:
static void EcrirePageEEPROM(unsigned int AdresseEEPROM, unsigned int NbreOctets, unsigned char *Source);
static unsigned int ReadStatusRegister();
static int IsWriteInProgress();

void initEEPROM()
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
	/*
	 * Configure SPI
	 */

	// clocks
	RCC->AHB1ENR |= BIT0 | BIT1; // Enable port A, B
 80001ce:	4a27      	ldr	r2, [pc, #156]	; (800026c <initEEPROM+0xa4>)
 80001d0:	4b26      	ldr	r3, [pc, #152]	; (800026c <initEEPROM+0xa4>)
 80001d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d4:	f043 0303 	orr.w	r3, r3, #3
 80001d8:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB1ENR |= BIT14; // Enable SPI2 clock
 80001da:	4a24      	ldr	r2, [pc, #144]	; (800026c <initEEPROM+0xa4>)
 80001dc:	4b23      	ldr	r3, [pc, #140]	; (800026c <initEEPROM+0xa4>)
 80001de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80001e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80001e4:	6413      	str	r3, [r2, #64]	; 0x40

	// GPIO output for slave select on PA1
	GPIOA->MODER |= BIT2;
 80001e6:	4a22      	ldr	r2, [pc, #136]	; (8000270 <initEEPROM+0xa8>)
 80001e8:	4b21      	ldr	r3, [pc, #132]	; (8000270 <initEEPROM+0xa8>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	f043 0304 	orr.w	r3, r3, #4
 80001f0:	6013      	str	r3, [r2, #0]

	// SPI-specific config

	SPI2->CR2 |= BIT2; // SS output enabled
 80001f2:	4a20      	ldr	r2, [pc, #128]	; (8000274 <initEEPROM+0xac>)
 80001f4:	4b1f      	ldr	r3, [pc, #124]	; (8000274 <initEEPROM+0xac>)
 80001f6:	889b      	ldrh	r3, [r3, #4]
 80001f8:	b29b      	uxth	r3, r3
 80001fa:	f043 0304 	orr.w	r3, r3, #4
 80001fe:	b29b      	uxth	r3, r3
 8000200:	8093      	strh	r3, [r2, #4]
	SPI2->CR1 |= BIT2 // Master mode
 8000202:	4a1c      	ldr	r2, [pc, #112]	; (8000274 <initEEPROM+0xac>)
 8000204:	4b1b      	ldr	r3, [pc, #108]	; (8000274 <initEEPROM+0xac>)
 8000206:	881b      	ldrh	r3, [r3, #0]
 8000208:	b29b      	uxth	r3, r3
 800020a:	f043 033c 	orr.w	r3, r3, #60	; 0x3c
 800020e:	b29b      	uxth	r3, r3
 8000210:	8013      	strh	r3, [r2, #0]
			  // | BIT15 // bidimode
	          ;//| BIT9; // software slave select management
	// SPI2->CR1 |= BIT14; // bidioe


	NVIC->ISER[1] |= BIT3; // SPI global interrupt (bit 35)
 8000212:	4a19      	ldr	r2, [pc, #100]	; (8000278 <initEEPROM+0xb0>)
 8000214:	4b18      	ldr	r3, [pc, #96]	; (8000278 <initEEPROM+0xb0>)
 8000216:	685b      	ldr	r3, [r3, #4]
 8000218:	f043 0308 	orr.w	r3, r3, #8
 800021c:	6053      	str	r3, [r2, #4]

	/*
	 * Set PB12, PB13, PB14, PB15 to alternate function
	 */

	GPIOB->OSPEEDR |= BIT25 | BIT27 | BIT29 | BIT31;
 800021e:	4a17      	ldr	r2, [pc, #92]	; (800027c <initEEPROM+0xb4>)
 8000220:	4b16      	ldr	r3, [pc, #88]	; (800027c <initEEPROM+0xb4>)
 8000222:	689b      	ldr	r3, [r3, #8]
 8000224:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
 8000228:	6093      	str	r3, [r2, #8]

	// Mode alternate function
	GPIOB->MODER |= GPIO_ALTERNATE_FUNCTION << 24 |
 800022a:	4a14      	ldr	r2, [pc, #80]	; (800027c <initEEPROM+0xb4>)
 800022c:	4b13      	ldr	r3, [pc, #76]	; (800027c <initEEPROM+0xb4>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
 8000234:	6013      	str	r3, [r2, #0]
					GPIO_ALTERNATE_FUNCTION << 26 |
					GPIO_ALTERNATE_FUNCTION << 28 |
					GPIO_ALTERNATE_FUNCTION << 30;

	GPIOB->AFR[1] |= SPI_ALTERNATE_FUNCTION << 16 |
 8000236:	4a11      	ldr	r2, [pc, #68]	; (800027c <initEEPROM+0xb4>)
 8000238:	4b10      	ldr	r3, [pc, #64]	; (800027c <initEEPROM+0xb4>)
 800023a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800023c:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000240:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 8000244:	6253      	str	r3, [r2, #36]	; 0x24
	/*
	 * Start SPI master
	 */

	// Slave select disabled
	GPIOA->ODR |= SS_PIN;
 8000246:	4a0a      	ldr	r2, [pc, #40]	; (8000270 <initEEPROM+0xa8>)
 8000248:	4b09      	ldr	r3, [pc, #36]	; (8000270 <initEEPROM+0xa8>)
 800024a:	695b      	ldr	r3, [r3, #20]
 800024c:	f043 0302 	orr.w	r3, r3, #2
 8000250:	6153      	str	r3, [r2, #20]

	// TODO
	while (1) {
		ReadStatusRegister();
 8000252:	f000 f97f 	bl	8000554 <ReadStatusRegister>
		for (volatile int i = 0; i < EEPROM_DELAY_TICKS; i++); // at least 50 ns
 8000256:	2300      	movs	r3, #0
 8000258:	607b      	str	r3, [r7, #4]
 800025a:	e002      	b.n	8000262 <initEEPROM+0x9a>
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	3301      	adds	r3, #1
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000268:	dbf8      	blt.n	800025c <initEEPROM+0x94>
		ReadStatusRegister();
 800026a:	e7f2      	b.n	8000252 <initEEPROM+0x8a>
 800026c:	40023800 	.word	0x40023800
 8000270:	40020000 	.word	0x40020000
 8000274:	40003800 	.word	0x40003800
 8000278:	e000e100 	.word	0xe000e100
 800027c:	40020400 	.word	0x40020400

08000280 <LireMemoireEEPROM>:
	}
}

char LireMemoireEEPROM (unsigned int AdresseEEPROM, unsigned int NbreOctets, unsigned char *Destination)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b088      	sub	sp, #32
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	607a      	str	r2, [r7, #4]
	// TODO: validate addr
	while (IsWriteInProgress());
 800028c:	bf00      	nop
 800028e:	f000 f9df 	bl	8000650 <IsWriteInProgress>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d1fa      	bne.n	800028e <LireMemoireEEPROM+0xe>

	for (unsigned int i = 0; i < NbreOctets; i++) {
 8000298:	2300      	movs	r3, #0
 800029a:	61fb      	str	r3, [r7, #28]
 800029c:	e06e      	b.n	800037c <LireMemoireEEPROM+0xfc>
		GPIOA->ODR &= ~SS_PIN;
 800029e:	4a3c      	ldr	r2, [pc, #240]	; (8000390 <LireMemoireEEPROM+0x110>)
 80002a0:	4b3b      	ldr	r3, [pc, #236]	; (8000390 <LireMemoireEEPROM+0x110>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f023 0302 	bic.w	r3, r3, #2
 80002a8:	6153      	str	r3, [r2, #20]

		// send READ instruction
		while ((SPI2->SR & TXE_FLAG) == 0);
 80002aa:	bf00      	nop
 80002ac:	4b39      	ldr	r3, [pc, #228]	; (8000394 <LireMemoireEEPROM+0x114>)
 80002ae:	891b      	ldrh	r3, [r3, #8]
 80002b0:	b29b      	uxth	r3, r3
 80002b2:	f003 0302 	and.w	r3, r3, #2
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d0f8      	beq.n	80002ac <LireMemoireEEPROM+0x2c>
		SPI2->DR = 0b00000011;
 80002ba:	4b36      	ldr	r3, [pc, #216]	; (8000394 <LireMemoireEEPROM+0x114>)
 80002bc:	2203      	movs	r2, #3
 80002be:	819a      	strh	r2, [r3, #12]

		// send 8 MSB address bits
		while ((SPI2->SR & TXE_FLAG) == 0);
 80002c0:	bf00      	nop
 80002c2:	4b34      	ldr	r3, [pc, #208]	; (8000394 <LireMemoireEEPROM+0x114>)
 80002c4:	891b      	ldrh	r3, [r3, #8]
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	f003 0302 	and.w	r3, r3, #2
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d0f8      	beq.n	80002c2 <LireMemoireEEPROM+0x42>
		SPI2->DR = (AdresseEEPROM + i) & 0xFF00;
 80002d0:	4930      	ldr	r1, [pc, #192]	; (8000394 <LireMemoireEEPROM+0x114>)
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	69fb      	ldr	r3, [r7, #28]
 80002d8:	b29b      	uxth	r3, r3
 80002da:	4413      	add	r3, r2
 80002dc:	b29b      	uxth	r3, r3
 80002de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80002e2:	b29b      	uxth	r3, r3
 80002e4:	818b      	strh	r3, [r1, #12]

		// send 8 LSB address bits
		while ((SPI2->SR & TXE_FLAG) == 0);
 80002e6:	bf00      	nop
 80002e8:	4b2a      	ldr	r3, [pc, #168]	; (8000394 <LireMemoireEEPROM+0x114>)
 80002ea:	891b      	ldrh	r3, [r3, #8]
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	f003 0302 	and.w	r3, r3, #2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d0f8      	beq.n	80002e8 <LireMemoireEEPROM+0x68>
		SPI2->DR = (AdresseEEPROM + i) & 0xFF;
 80002f6:	4927      	ldr	r1, [pc, #156]	; (8000394 <LireMemoireEEPROM+0x114>)
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	69fb      	ldr	r3, [r7, #28]
 80002fe:	b29b      	uxth	r3, r3
 8000300:	4413      	add	r3, r2
 8000302:	b29b      	uxth	r3, r3
 8000304:	b2db      	uxtb	r3, r3
 8000306:	b29b      	uxth	r3, r3
 8000308:	818b      	strh	r3, [r1, #12]

		// TODO
		for (volatile int i = 0; i < 1000; i++);
 800030a:	2300      	movs	r3, #0
 800030c:	617b      	str	r3, [r7, #20]
 800030e:	e002      	b.n	8000316 <LireMemoireEEPROM+0x96>
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	3301      	adds	r3, #1
 8000314:	617b      	str	r3, [r7, #20]
 8000316:	697b      	ldr	r3, [r7, #20]
 8000318:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800031c:	dbf8      	blt.n	8000310 <LireMemoireEEPROM+0x90>

		// read data
		while ((SPI2->SR & RXNE_FLAG) == 0);
 800031e:	bf00      	nop
 8000320:	4b1c      	ldr	r3, [pc, #112]	; (8000394 <LireMemoireEEPROM+0x114>)
 8000322:	891b      	ldrh	r3, [r3, #8]
 8000324:	b29b      	uxth	r3, r3
 8000326:	f003 0301 	and.w	r3, r3, #1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0f8      	beq.n	8000320 <LireMemoireEEPROM+0xa0>
		volatile unsigned int a = SPI2->DR;
 800032e:	4b19      	ldr	r3, [pc, #100]	; (8000394 <LireMemoireEEPROM+0x114>)
 8000330:	899b      	ldrh	r3, [r3, #12]
 8000332:	b29b      	uxth	r3, r3
 8000334:	61bb      	str	r3, [r7, #24]
		Destination[i] = SPI2->DR;
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	69fb      	ldr	r3, [r7, #28]
 800033a:	4413      	add	r3, r2
 800033c:	4a15      	ldr	r2, [pc, #84]	; (8000394 <LireMemoireEEPROM+0x114>)
 800033e:	8992      	ldrh	r2, [r2, #12]
 8000340:	b292      	uxth	r2, r2
 8000342:	b2d2      	uxtb	r2, r2
 8000344:	701a      	strb	r2, [r3, #0]

		while ((SPI2->SR & BSY_FLAG) != 0);
 8000346:	bf00      	nop
 8000348:	4b12      	ldr	r3, [pc, #72]	; (8000394 <LireMemoireEEPROM+0x114>)
 800034a:	891b      	ldrh	r3, [r3, #8]
 800034c:	b29b      	uxth	r3, r3
 800034e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000352:	2b00      	cmp	r3, #0
 8000354:	d1f8      	bne.n	8000348 <LireMemoireEEPROM+0xc8>

		// Slave select disabled
		GPIOA->ODR |= SS_PIN;
 8000356:	4a0e      	ldr	r2, [pc, #56]	; (8000390 <LireMemoireEEPROM+0x110>)
 8000358:	4b0d      	ldr	r3, [pc, #52]	; (8000390 <LireMemoireEEPROM+0x110>)
 800035a:	695b      	ldr	r3, [r3, #20]
 800035c:	f043 0302 	orr.w	r3, r3, #2
 8000360:	6153      	str	r3, [r2, #20]
		for (volatile int i = 0; i < EEPROM_DELAY_TICKS; i++); // at least 50 ns
 8000362:	2300      	movs	r3, #0
 8000364:	613b      	str	r3, [r7, #16]
 8000366:	e002      	b.n	800036e <LireMemoireEEPROM+0xee>
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	3301      	adds	r3, #1
 800036c:	613b      	str	r3, [r7, #16]
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000374:	dbf8      	blt.n	8000368 <LireMemoireEEPROM+0xe8>
	for (unsigned int i = 0; i < NbreOctets; i++) {
 8000376:	69fb      	ldr	r3, [r7, #28]
 8000378:	3301      	adds	r3, #1
 800037a:	61fb      	str	r3, [r7, #28]
 800037c:	69fa      	ldr	r2, [r7, #28]
 800037e:	68bb      	ldr	r3, [r7, #8]
 8000380:	429a      	cmp	r2, r3
 8000382:	d38c      	bcc.n	800029e <LireMemoireEEPROM+0x1e>
	}


	return 0; // TODO: check for failures
 8000384:	2300      	movs	r3, #0
}
 8000386:	4618      	mov	r0, r3
 8000388:	3720      	adds	r7, #32
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40020000 	.word	0x40020000
 8000394:	40003800 	.word	0x40003800

08000398 <EcrireMemoireEEPROM>:

char EcrireMemoireEEPROM (unsigned int AdresseEEPROM, unsigned int NbreOctets, unsigned char *Source)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b086      	sub	sp, #24
 800039c:	af00      	add	r7, sp, #0
 800039e:	60f8      	str	r0, [r7, #12]
 80003a0:	60b9      	str	r1, [r7, #8]
 80003a2:	607a      	str	r2, [r7, #4]
	// TODO: validate addr
	// TODO: use DMA for faster/less cumbersome data transfers?

	// TODO: MAKE SURE ADRESS IS ALIGNED AT PAGE, OR SPLIT IN MULTIPLE PAGES
	// -> call EcrirePageEEPROM for each page
	unsigned char toWrite[] = {
 80003a4:	4b07      	ldr	r3, [pc, #28]	; (80003c4 <EcrireMemoireEEPROM+0x2c>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	617b      	str	r3, [r7, #20]
			0, 1, 2, 3
	};
	EcrirePageEEPROM(0x0000, 4, toWrite);
 80003aa:	f107 0314 	add.w	r3, r7, #20
 80003ae:	461a      	mov	r2, r3
 80003b0:	2104      	movs	r1, #4
 80003b2:	2000      	movs	r0, #0
 80003b4:	f000 f808 	bl	80003c8 <EcrirePageEEPROM>

	return 0; // TODO: check for failures
 80003b8:	2300      	movs	r3, #0
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3718      	adds	r7, #24
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	08000924 	.word	0x08000924

080003c8 <EcrirePageEEPROM>:
 *
 * The bytes can start anywhere in the page but must not overflow
 * into the next page.
 */
static void EcrirePageEEPROM(unsigned int AdresseEEPROM, unsigned int NbreOctets, unsigned char *Source)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b088      	sub	sp, #32
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	60f8      	str	r0, [r7, #12]
 80003d0:	60b9      	str	r1, [r7, #8]
 80003d2:	607a      	str	r2, [r7, #4]
	while (IsWriteInProgress());
 80003d4:	bf00      	nop
 80003d6:	f000 f93b 	bl	8000650 <IsWriteInProgress>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d1fa      	bne.n	80003d6 <EcrirePageEEPROM+0xe>

	/*
	 * WRITE ENABLE
	 */

	GPIOA->ODR &= ~SS_PIN;
 80003e0:	4a5a      	ldr	r2, [pc, #360]	; (800054c <EcrirePageEEPROM+0x184>)
 80003e2:	4b5a      	ldr	r3, [pc, #360]	; (800054c <EcrirePageEEPROM+0x184>)
 80003e4:	695b      	ldr	r3, [r3, #20]
 80003e6:	f023 0302 	bic.w	r3, r3, #2
 80003ea:	6153      	str	r3, [r2, #20]

	while ((SPI2->SR & TXE_FLAG) == 0);
 80003ec:	bf00      	nop
 80003ee:	4b58      	ldr	r3, [pc, #352]	; (8000550 <EcrirePageEEPROM+0x188>)
 80003f0:	891b      	ldrh	r3, [r3, #8]
 80003f2:	b29b      	uxth	r3, r3
 80003f4:	f003 0302 	and.w	r3, r3, #2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d0f8      	beq.n	80003ee <EcrirePageEEPROM+0x26>
	SPI2->DR = 0b00000110;
 80003fc:	4b54      	ldr	r3, [pc, #336]	; (8000550 <EcrirePageEEPROM+0x188>)
 80003fe:	2206      	movs	r2, #6
 8000400:	819a      	strh	r2, [r3, #12]
	while ((SPI2->SR & BSY_FLAG) != 0);
 8000402:	bf00      	nop
 8000404:	4b52      	ldr	r3, [pc, #328]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000406:	891b      	ldrh	r3, [r3, #8]
 8000408:	b29b      	uxth	r3, r3
 800040a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800040e:	2b00      	cmp	r3, #0
 8000410:	d1f8      	bne.n	8000404 <EcrirePageEEPROM+0x3c>

	GPIOA->ODR |= SS_PIN;
 8000412:	4a4e      	ldr	r2, [pc, #312]	; (800054c <EcrirePageEEPROM+0x184>)
 8000414:	4b4d      	ldr	r3, [pc, #308]	; (800054c <EcrirePageEEPROM+0x184>)
 8000416:	695b      	ldr	r3, [r3, #20]
 8000418:	f043 0302 	orr.w	r3, r3, #2
 800041c:	6153      	str	r3, [r2, #20]
	for (volatile int i = 0; i < EEPROM_DELAY_TICKS; i++); // at least 50 ns
 800041e:	2300      	movs	r3, #0
 8000420:	61bb      	str	r3, [r7, #24]
 8000422:	e002      	b.n	800042a <EcrirePageEEPROM+0x62>
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	3301      	adds	r3, #1
 8000428:	61bb      	str	r3, [r7, #24]
 800042a:	69bb      	ldr	r3, [r7, #24]
 800042c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000430:	dbf8      	blt.n	8000424 <EcrirePageEEPROM+0x5c>

	/*
	 * START TX
	 */

	GPIOA->ODR &= ~SS_PIN;
 8000432:	4a46      	ldr	r2, [pc, #280]	; (800054c <EcrirePageEEPROM+0x184>)
 8000434:	4b45      	ldr	r3, [pc, #276]	; (800054c <EcrirePageEEPROM+0x184>)
 8000436:	695b      	ldr	r3, [r3, #20]
 8000438:	f023 0302 	bic.w	r3, r3, #2
 800043c:	6153      	str	r3, [r2, #20]

	// send WRITE instruction
	while ((SPI2->SR & TXE_FLAG) == 0);
 800043e:	bf00      	nop
 8000440:	4b43      	ldr	r3, [pc, #268]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000442:	891b      	ldrh	r3, [r3, #8]
 8000444:	b29b      	uxth	r3, r3
 8000446:	f003 0302 	and.w	r3, r3, #2
 800044a:	2b00      	cmp	r3, #0
 800044c:	d0f8      	beq.n	8000440 <EcrirePageEEPROM+0x78>
	SPI2->DR = 0b00000010;
 800044e:	4b40      	ldr	r3, [pc, #256]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000450:	2202      	movs	r2, #2
 8000452:	819a      	strh	r2, [r3, #12]

	// send 8 MSB address bits
	while ((SPI2->SR & TXE_FLAG) == 0);
 8000454:	bf00      	nop
 8000456:	4b3e      	ldr	r3, [pc, #248]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000458:	891b      	ldrh	r3, [r3, #8]
 800045a:	b29b      	uxth	r3, r3
 800045c:	f003 0302 	and.w	r3, r3, #2
 8000460:	2b00      	cmp	r3, #0
 8000462:	d0f8      	beq.n	8000456 <EcrirePageEEPROM+0x8e>
	SPI2->DR = AdresseEEPROM & 0xFF00;
 8000464:	4a3a      	ldr	r2, [pc, #232]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	b29b      	uxth	r3, r3
 800046a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800046e:	b29b      	uxth	r3, r3
 8000470:	8193      	strh	r3, [r2, #12]

	// send 8 LSB address bits
	while ((SPI2->SR & TXE_FLAG) == 0);
 8000472:	bf00      	nop
 8000474:	4b36      	ldr	r3, [pc, #216]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000476:	891b      	ldrh	r3, [r3, #8]
 8000478:	b29b      	uxth	r3, r3
 800047a:	f003 0302 	and.w	r3, r3, #2
 800047e:	2b00      	cmp	r3, #0
 8000480:	d0f8      	beq.n	8000474 <EcrirePageEEPROM+0xac>
	SPI2->DR = AdresseEEPROM & 0xFF;
 8000482:	4b33      	ldr	r3, [pc, #204]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	b292      	uxth	r2, r2
 8000488:	b2d2      	uxtb	r2, r2
 800048a:	b292      	uxth	r2, r2
 800048c:	819a      	strh	r2, [r3, #12]

	// send data
	for (int i = 0; i < NbreOctets; i++) {
 800048e:	2300      	movs	r3, #0
 8000490:	61fb      	str	r3, [r7, #28]
 8000492:	e011      	b.n	80004b8 <EcrirePageEEPROM+0xf0>
		while ((SPI2->SR & TXE_FLAG) == 0);
 8000494:	bf00      	nop
 8000496:	4b2e      	ldr	r3, [pc, #184]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000498:	891b      	ldrh	r3, [r3, #8]
 800049a:	b29b      	uxth	r3, r3
 800049c:	f003 0302 	and.w	r3, r3, #2
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d0f8      	beq.n	8000496 <EcrirePageEEPROM+0xce>
		SPI2->DR = Source[i];
 80004a4:	492a      	ldr	r1, [pc, #168]	; (8000550 <EcrirePageEEPROM+0x188>)
 80004a6:	69fb      	ldr	r3, [r7, #28]
 80004a8:	687a      	ldr	r2, [r7, #4]
 80004aa:	4413      	add	r3, r2
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	818b      	strh	r3, [r1, #12]
	for (int i = 0; i < NbreOctets; i++) {
 80004b2:	69fb      	ldr	r3, [r7, #28]
 80004b4:	3301      	adds	r3, #1
 80004b6:	61fb      	str	r3, [r7, #28]
 80004b8:	69fa      	ldr	r2, [r7, #28]
 80004ba:	68bb      	ldr	r3, [r7, #8]
 80004bc:	429a      	cmp	r2, r3
 80004be:	d3e9      	bcc.n	8000494 <EcrirePageEEPROM+0xcc>
	}
	while ((SPI2->SR & BSY_FLAG) != 0);
 80004c0:	bf00      	nop
 80004c2:	4b23      	ldr	r3, [pc, #140]	; (8000550 <EcrirePageEEPROM+0x188>)
 80004c4:	891b      	ldrh	r3, [r3, #8]
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d1f8      	bne.n	80004c2 <EcrirePageEEPROM+0xfa>
	GPIOA->ODR |= SS_PIN;
 80004d0:	4a1e      	ldr	r2, [pc, #120]	; (800054c <EcrirePageEEPROM+0x184>)
 80004d2:	4b1e      	ldr	r3, [pc, #120]	; (800054c <EcrirePageEEPROM+0x184>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	f043 0302 	orr.w	r3, r3, #2
 80004da:	6153      	str	r3, [r2, #20]
	for (volatile int i = 0; i < EEPROM_DELAY_TICKS; i++); // at least 50 ns
 80004dc:	2300      	movs	r3, #0
 80004de:	617b      	str	r3, [r7, #20]
 80004e0:	e002      	b.n	80004e8 <EcrirePageEEPROM+0x120>
 80004e2:	697b      	ldr	r3, [r7, #20]
 80004e4:	3301      	adds	r3, #1
 80004e6:	617b      	str	r3, [r7, #20]
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80004ee:	dbf8      	blt.n	80004e2 <EcrirePageEEPROM+0x11a>

	/*
	 * WRITE DISABLE
	 */

	GPIOA->ODR &= ~SS_PIN;
 80004f0:	4a16      	ldr	r2, [pc, #88]	; (800054c <EcrirePageEEPROM+0x184>)
 80004f2:	4b16      	ldr	r3, [pc, #88]	; (800054c <EcrirePageEEPROM+0x184>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	f023 0302 	bic.w	r3, r3, #2
 80004fa:	6153      	str	r3, [r2, #20]

	while ((SPI2->SR & TXE_FLAG) == 0);
 80004fc:	bf00      	nop
 80004fe:	4b14      	ldr	r3, [pc, #80]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000500:	891b      	ldrh	r3, [r3, #8]
 8000502:	b29b      	uxth	r3, r3
 8000504:	f003 0302 	and.w	r3, r3, #2
 8000508:	2b00      	cmp	r3, #0
 800050a:	d0f8      	beq.n	80004fe <EcrirePageEEPROM+0x136>
	SPI2->DR = 0b00000100;
 800050c:	4b10      	ldr	r3, [pc, #64]	; (8000550 <EcrirePageEEPROM+0x188>)
 800050e:	2204      	movs	r2, #4
 8000510:	819a      	strh	r2, [r3, #12]
	while ((SPI2->SR & BSY_FLAG) != 0);
 8000512:	bf00      	nop
 8000514:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <EcrirePageEEPROM+0x188>)
 8000516:	891b      	ldrh	r3, [r3, #8]
 8000518:	b29b      	uxth	r3, r3
 800051a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800051e:	2b00      	cmp	r3, #0
 8000520:	d1f8      	bne.n	8000514 <EcrirePageEEPROM+0x14c>

	// Slave select disabled
	GPIOA->ODR |= SS_PIN;
 8000522:	4a0a      	ldr	r2, [pc, #40]	; (800054c <EcrirePageEEPROM+0x184>)
 8000524:	4b09      	ldr	r3, [pc, #36]	; (800054c <EcrirePageEEPROM+0x184>)
 8000526:	695b      	ldr	r3, [r3, #20]
 8000528:	f043 0302 	orr.w	r3, r3, #2
 800052c:	6153      	str	r3, [r2, #20]
	for (volatile int i = 0; i < EEPROM_DELAY_TICKS; i++); // at least 50 ns
 800052e:	2300      	movs	r3, #0
 8000530:	613b      	str	r3, [r7, #16]
 8000532:	e002      	b.n	800053a <EcrirePageEEPROM+0x172>
 8000534:	693b      	ldr	r3, [r7, #16]
 8000536:	3301      	adds	r3, #1
 8000538:	613b      	str	r3, [r7, #16]
 800053a:	693b      	ldr	r3, [r7, #16]
 800053c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000540:	dbf8      	blt.n	8000534 <EcrirePageEEPROM+0x16c>
}
 8000542:	bf00      	nop
 8000544:	3720      	adds	r7, #32
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40020000 	.word	0x40020000
 8000550:	40003800 	.word	0x40003800

08000554 <ReadStatusRegister>:

static unsigned int ReadStatusRegister()
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
	SPI2->CR1 |= BIT6; // SPI enabled
 800055a:	4a3b      	ldr	r2, [pc, #236]	; (8000648 <ReadStatusRegister+0xf4>)
 800055c:	4b3a      	ldr	r3, [pc, #232]	; (8000648 <ReadStatusRegister+0xf4>)
 800055e:	881b      	ldrh	r3, [r3, #0]
 8000560:	b29b      	uxth	r3, r3
 8000562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000566:	b29b      	uxth	r3, r3
 8000568:	8013      	strh	r3, [r2, #0]
	GPIOA->ODR &= ~SS_PIN;
 800056a:	4a38      	ldr	r2, [pc, #224]	; (800064c <ReadStatusRegister+0xf8>)
 800056c:	4b37      	ldr	r3, [pc, #220]	; (800064c <ReadStatusRegister+0xf8>)
 800056e:	695b      	ldr	r3, [r3, #20]
 8000570:	f023 0302 	bic.w	r3, r3, #2
 8000574:	6153      	str	r3, [r2, #20]
	while (!(SPI2->SR & TXE_FLAG)) {}
 8000576:	bf00      	nop
 8000578:	4b33      	ldr	r3, [pc, #204]	; (8000648 <ReadStatusRegister+0xf4>)
 800057a:	891b      	ldrh	r3, [r3, #8]
 800057c:	b29b      	uxth	r3, r3
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	2b00      	cmp	r3, #0
 8000584:	d0f8      	beq.n	8000578 <ReadStatusRegister+0x24>
	SPI2->DR = 0b00000101;
 8000586:	4b30      	ldr	r3, [pc, #192]	; (8000648 <ReadStatusRegister+0xf4>)
 8000588:	2205      	movs	r2, #5
 800058a:	819a      	strh	r2, [r3, #12]
	while (!(SPI2->SR & TXE_FLAG)) {}
 800058c:	bf00      	nop
 800058e:	4b2e      	ldr	r3, [pc, #184]	; (8000648 <ReadStatusRegister+0xf4>)
 8000590:	891b      	ldrh	r3, [r3, #8]
 8000592:	b29b      	uxth	r3, r3
 8000594:	f003 0302 	and.w	r3, r3, #2
 8000598:	2b00      	cmp	r3, #0
 800059a:	d0f8      	beq.n	800058e <ReadStatusRegister+0x3a>
	while (!(SPI2->SR & RXNE_FLAG)) {}
 800059c:	bf00      	nop
 800059e:	4b2a      	ldr	r3, [pc, #168]	; (8000648 <ReadStatusRegister+0xf4>)
 80005a0:	891b      	ldrh	r3, [r3, #8]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	f003 0301 	and.w	r3, r3, #1
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d0f8      	beq.n	800059e <ReadStatusRegister+0x4a>
	while ((SPI2->SR & BSY_FLAG)) {}
 80005ac:	bf00      	nop
 80005ae:	4b26      	ldr	r3, [pc, #152]	; (8000648 <ReadStatusRegister+0xf4>)
 80005b0:	891b      	ldrh	r3, [r3, #8]
 80005b2:	b29b      	uxth	r3, r3
 80005b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d1f8      	bne.n	80005ae <ReadStatusRegister+0x5a>
	SPI2->DR = 0xFF;
 80005bc:	4b22      	ldr	r3, [pc, #136]	; (8000648 <ReadStatusRegister+0xf4>)
 80005be:	22ff      	movs	r2, #255	; 0xff
 80005c0:	819a      	strh	r2, [r3, #12]

	while ((SPI2->SR & BSY_FLAG)) {}
 80005c2:	bf00      	nop
 80005c4:	4b20      	ldr	r3, [pc, #128]	; (8000648 <ReadStatusRegister+0xf4>)
 80005c6:	891b      	ldrh	r3, [r3, #8]
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d1f8      	bne.n	80005c4 <ReadStatusRegister+0x70>
	while (!(SPI2->SR & TXE_FLAG)) {}
 80005d2:	bf00      	nop
 80005d4:	4b1c      	ldr	r3, [pc, #112]	; (8000648 <ReadStatusRegister+0xf4>)
 80005d6:	891b      	ldrh	r3, [r3, #8]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	f003 0302 	and.w	r3, r3, #2
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f8      	beq.n	80005d4 <ReadStatusRegister+0x80>
	while (!(SPI2->SR & RXNE_FLAG)) {}
 80005e2:	bf00      	nop
 80005e4:	4b18      	ldr	r3, [pc, #96]	; (8000648 <ReadStatusRegister+0xf4>)
 80005e6:	891b      	ldrh	r3, [r3, #8]
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f8      	beq.n	80005e4 <ReadStatusRegister+0x90>
	unsigned int statusRegisterValue = SPI2->DR;
 80005f2:	4b15      	ldr	r3, [pc, #84]	; (8000648 <ReadStatusRegister+0xf4>)
 80005f4:	899b      	ldrh	r3, [r3, #12]
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	607b      	str	r3, [r7, #4]

	while ((SPI2->SR & BSY_FLAG)) {}
 80005fa:	bf00      	nop
 80005fc:	4b12      	ldr	r3, [pc, #72]	; (8000648 <ReadStatusRegister+0xf4>)
 80005fe:	891b      	ldrh	r3, [r3, #8]
 8000600:	b29b      	uxth	r3, r3
 8000602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000606:	2b00      	cmp	r3, #0
 8000608:	d1f8      	bne.n	80005fc <ReadStatusRegister+0xa8>


	SPI2->CR1 &= ~BIT6; // SPI disabled
 800060a:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <ReadStatusRegister+0xf4>)
 800060c:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <ReadStatusRegister+0xf4>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	b29b      	uxth	r3, r3
 8000612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000616:	b29b      	uxth	r3, r3
 8000618:	8013      	strh	r3, [r2, #0]
	GPIOA->ODR |= SS_PIN;
 800061a:	4a0c      	ldr	r2, [pc, #48]	; (800064c <ReadStatusRegister+0xf8>)
 800061c:	4b0b      	ldr	r3, [pc, #44]	; (800064c <ReadStatusRegister+0xf8>)
 800061e:	695b      	ldr	r3, [r3, #20]
 8000620:	f043 0302 	orr.w	r3, r3, #2
 8000624:	6153      	str	r3, [r2, #20]
	for (volatile int i = 0; i < EEPROM_DELAY_TICKS; i++); // at least 50 ns
 8000626:	2300      	movs	r3, #0
 8000628:	603b      	str	r3, [r7, #0]
 800062a:	e002      	b.n	8000632 <ReadStatusRegister+0xde>
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	3301      	adds	r3, #1
 8000630:	603b      	str	r3, [r7, #0]
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000638:	dbf8      	blt.n	800062c <ReadStatusRegister+0xd8>

	return statusRegisterValue;
 800063a:	687b      	ldr	r3, [r7, #4]
}
 800063c:	4618      	mov	r0, r3
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	40003800 	.word	0x40003800
 800064c:	40020000 	.word	0x40020000

08000650 <IsWriteInProgress>:

static int IsWriteInProgress()
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
	return ReadStatusRegister() & BIT0;
 8000654:	f7ff ff7e 	bl	8000554 <ReadStatusRegister>
 8000658:	4603      	mov	r3, r0
 800065a:	f003 0301 	and.w	r3, r3, #1
}
 800065e:	4618      	mov	r0, r3
 8000660:	bd80      	pop	{r7, pc}

08000662 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	b084      	sub	sp, #16
 8000666:	af00      	add	r7, sp, #0
  unsigned char buffer[10] = {0};
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	811a      	strh	r2, [r3, #8]
  initEEPROM();
 8000672:	f7ff fda9 	bl	80001c8 <initEEPROM>

  while (1) {

	  LireMemoireEEPROM(0x0000, 4, buffer);
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	461a      	mov	r2, r3
 800067a:	2104      	movs	r1, #4
 800067c:	2000      	movs	r0, #0
 800067e:	f7ff fdff 	bl	8000280 <LireMemoireEEPROM>
	  EcrireMemoireEEPROM(0, 0, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2100      	movs	r1, #0
 8000686:	2000      	movs	r0, #0
 8000688:	f7ff fe86 	bl	8000398 <EcrireMemoireEEPROM>
	  LireMemoireEEPROM(0x0000, 4, buffer);
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	461a      	mov	r2, r3
 8000690:	2104      	movs	r1, #4
 8000692:	2000      	movs	r0, #0
 8000694:	f7ff fdf4 	bl	8000280 <LireMemoireEEPROM>
	  for (volatile int i = 0; i < 1000; i++);
 8000698:	2300      	movs	r3, #0
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	e002      	b.n	80006a4 <main+0x42>
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80006aa:	dbf8      	blt.n	800069e <main+0x3c>
	  LireMemoireEEPROM(0x0000, 4, buffer);
 80006ac:	e7e3      	b.n	8000676 <main+0x14>
	...

080006b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80006b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80006b6:	e003      	b.n	80006c0 <LoopCopyDataInit>

080006b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80006ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80006bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80006be:	3104      	adds	r1, #4

080006c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80006c0:	480b      	ldr	r0, [pc, #44]	; (80006f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80006c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80006c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80006c8:	d3f6      	bcc.n	80006b8 <CopyDataInit>
  ldr  r2, =_sbss
 80006ca:	4a0b      	ldr	r2, [pc, #44]	; (80006f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80006cc:	e002      	b.n	80006d4 <LoopFillZerobss>

080006ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80006ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80006d0:	f842 3b04 	str.w	r3, [r2], #4

080006d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80006d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80006d8:	d3f9      	bcc.n	80006ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80006da:	f000 f841 	bl	8000760 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006de:	f000 f8f1 	bl	80008c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006e2:	f7ff ffbe 	bl	8000662 <main>
  bx  lr    
 80006e6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80006ec:	08000930 	.word	0x08000930
  ldr  r0, =_sdata
 80006f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80006f4:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80006f8:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80006fc:	2000001c 	.word	0x2000001c

08000700 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000700:	e7fe      	b.n	8000700 <ADC_IRQHandler>

08000702 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000702:	b480      	push	{r7}
 8000704:	af00      	add	r7, sp, #0
}
 8000706:	bf00      	nop
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000714:	e7fe      	b.n	8000714 <HardFault_Handler+0x4>

08000716 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800071a:	e7fe      	b.n	800071a <MemManage_Handler+0x4>

0800071c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000720:	e7fe      	b.n	8000720 <BusFault_Handler+0x4>

08000722 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000726:	e7fe      	b.n	8000726 <UsageFault_Handler+0x4>

08000728 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000736:	b480      	push	{r7}
 8000738:	af00      	add	r7, sp, #0
}
 800073a:	bf00      	nop
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr

08000744 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr

08000752 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000756:	bf00      	nop
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr

08000760 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000764:	4a16      	ldr	r2, [pc, #88]	; (80007c0 <SystemInit+0x60>)
 8000766:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <SystemInit+0x60>)
 8000768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800076c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000774:	4a13      	ldr	r2, [pc, #76]	; (80007c4 <SystemInit+0x64>)
 8000776:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <SystemInit+0x64>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <SystemInit+0x64>)
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000786:	4a0f      	ldr	r2, [pc, #60]	; (80007c4 <SystemInit+0x64>)
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <SystemInit+0x64>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000790:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000794:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000796:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <SystemInit+0x64>)
 8000798:	4a0b      	ldr	r2, [pc, #44]	; (80007c8 <SystemInit+0x68>)
 800079a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800079c:	4a09      	ldr	r2, [pc, #36]	; (80007c4 <SystemInit+0x64>)
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <SystemInit+0x64>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <SystemInit+0x64>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80007ae:	f000 f80d 	bl	80007cc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007b2:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <SystemInit+0x60>)
 80007b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007b8:	609a      	str	r2, [r3, #8]
#endif
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	e000ed00 	.word	0xe000ed00
 80007c4:	40023800 	.word	0x40023800
 80007c8:	24003010 	.word	0x24003010

080007cc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	2300      	movs	r3, #0
 80007d8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80007da:	4a36      	ldr	r2, [pc, #216]	; (80008b4 <SetSysClock+0xe8>)
 80007dc:	4b35      	ldr	r3, [pc, #212]	; (80008b4 <SetSysClock+0xe8>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007e4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80007e6:	4b33      	ldr	r3, [pc, #204]	; (80008b4 <SetSysClock+0xe8>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ee:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3301      	adds	r3, #1
 80007f4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d103      	bne.n	8000804 <SetSysClock+0x38>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000802:	d1f0      	bne.n	80007e6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000804:	4b2b      	ldr	r3, [pc, #172]	; (80008b4 <SetSysClock+0xe8>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800080c:	2b00      	cmp	r3, #0
 800080e:	d002      	beq.n	8000816 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000810:	2301      	movs	r3, #1
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	e001      	b.n	800081a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000816:	2300      	movs	r3, #0
 8000818:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d142      	bne.n	80008a6 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000820:	4a24      	ldr	r2, [pc, #144]	; (80008b4 <SetSysClock+0xe8>)
 8000822:	4b24      	ldr	r3, [pc, #144]	; (80008b4 <SetSysClock+0xe8>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800082a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800082c:	4a22      	ldr	r2, [pc, #136]	; (80008b8 <SetSysClock+0xec>)
 800082e:	4b22      	ldr	r3, [pc, #136]	; (80008b8 <SetSysClock+0xec>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000836:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000838:	4a1e      	ldr	r2, [pc, #120]	; (80008b4 <SetSysClock+0xe8>)
 800083a:	4b1e      	ldr	r3, [pc, #120]	; (80008b4 <SetSysClock+0xe8>)
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000840:	4a1c      	ldr	r2, [pc, #112]	; (80008b4 <SetSysClock+0xe8>)
 8000842:	4b1c      	ldr	r3, [pc, #112]	; (80008b4 <SetSysClock+0xe8>)
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800084a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800084c:	4a19      	ldr	r2, [pc, #100]	; (80008b4 <SetSysClock+0xe8>)
 800084e:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <SetSysClock+0xe8>)
 8000850:	689b      	ldr	r3, [r3, #8]
 8000852:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000856:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000858:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <SetSysClock+0xe8>)
 800085a:	4a18      	ldr	r2, [pc, #96]	; (80008bc <SetSysClock+0xf0>)
 800085c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800085e:	4a15      	ldr	r2, [pc, #84]	; (80008b4 <SetSysClock+0xe8>)
 8000860:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <SetSysClock+0xe8>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000868:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800086a:	bf00      	nop
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <SetSysClock+0xe8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000874:	2b00      	cmp	r3, #0
 8000876:	d0f9      	beq.n	800086c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000878:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <SetSysClock+0xf4>)
 800087a:	f240 7205 	movw	r2, #1797	; 0x705
 800087e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <SetSysClock+0xe8>)
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <SetSysClock+0xe8>)
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	f023 0303 	bic.w	r3, r3, #3
 800088a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800088c:	4a09      	ldr	r2, [pc, #36]	; (80008b4 <SetSysClock+0xe8>)
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <SetSysClock+0xe8>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	f043 0302 	orr.w	r3, r3, #2
 8000896:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000898:	bf00      	nop
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <SetSysClock+0xe8>)
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	f003 030c 	and.w	r3, r3, #12
 80008a2:	2b08      	cmp	r3, #8
 80008a4:	d1f9      	bne.n	800089a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40007000 	.word	0x40007000
 80008bc:	07405419 	.word	0x07405419
 80008c0:	40023c00 	.word	0x40023c00

080008c4 <__libc_init_array>:
 80008c4:	b570      	push	{r4, r5, r6, lr}
 80008c6:	4e0d      	ldr	r6, [pc, #52]	; (80008fc <__libc_init_array+0x38>)
 80008c8:	4c0d      	ldr	r4, [pc, #52]	; (8000900 <__libc_init_array+0x3c>)
 80008ca:	1ba4      	subs	r4, r4, r6
 80008cc:	10a4      	asrs	r4, r4, #2
 80008ce:	2500      	movs	r5, #0
 80008d0:	42a5      	cmp	r5, r4
 80008d2:	d109      	bne.n	80008e8 <__libc_init_array+0x24>
 80008d4:	4e0b      	ldr	r6, [pc, #44]	; (8000904 <__libc_init_array+0x40>)
 80008d6:	4c0c      	ldr	r4, [pc, #48]	; (8000908 <__libc_init_array+0x44>)
 80008d8:	f000 f818 	bl	800090c <_init>
 80008dc:	1ba4      	subs	r4, r4, r6
 80008de:	10a4      	asrs	r4, r4, #2
 80008e0:	2500      	movs	r5, #0
 80008e2:	42a5      	cmp	r5, r4
 80008e4:	d105      	bne.n	80008f2 <__libc_init_array+0x2e>
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008ec:	4798      	blx	r3
 80008ee:	3501      	adds	r5, #1
 80008f0:	e7ee      	b.n	80008d0 <__libc_init_array+0xc>
 80008f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008f6:	4798      	blx	r3
 80008f8:	3501      	adds	r5, #1
 80008fa:	e7f2      	b.n	80008e2 <__libc_init_array+0x1e>
 80008fc:	08000928 	.word	0x08000928
 8000900:	08000928 	.word	0x08000928
 8000904:	08000928 	.word	0x08000928
 8000908:	0800092c 	.word	0x0800092c

0800090c <_init>:
 800090c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800090e:	bf00      	nop
 8000910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000912:	bc08      	pop	{r3}
 8000914:	469e      	mov	lr, r3
 8000916:	4770      	bx	lr

08000918 <_fini>:
 8000918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800091a:	bf00      	nop
 800091c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800091e:	bc08      	pop	{r3}
 8000920:	469e      	mov	lr, r3
 8000922:	4770      	bx	lr
