library ieee ;
 use ieee . std_logic_1164 . all ;
 use ieee . std_logic_arith . all ;
  use ieee . std_logic_unsigned . all ;
 entity compteur is port  ( clk , raz  : in std_logic ;
 qs  : out std_logic_vector ( 3 downto 0 ));
  end compteur ;
 architecture acmpt of compteur is signal q  : std_logic_vector ( 3 downto 0 );
  begin  qs  <= q ;
  process ( clk ) begin if clk ' event and clk =' 1 ' then if raz =' 1 ' then q <=( others =>' 0 ');
 else q  <= q  + 1 ;
 end if ;
 end if ;
 end process ;
 qs  <= q ;
 end acmpt ;
  