

================================================================
== Vitis HLS Report for 'SineParamFinder'
================================================================
* Date:           Mon Feb 14 10:18:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        SineParamFinder
* Solution:       SineParamFinder (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    3|  65538|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- loop    |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n_samples"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_samples, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples, i64 666, i64 207, i64 4294967295"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %samples"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %channel"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %channel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %amplitude"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %amplitude, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %offset"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %offset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_samples_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_samples" [../src/SineParamFinder.cpp:3]   --->   Operation 17 'read' 'n_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln16 = br void" [../src/SineParamFinder.cpp:16]   --->   Operation 18 'br' 'br_ln16' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %.lr.ph, i16 %add_ln16, void %.split_ifconv" [../src/SineParamFinder.cpp:16]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%max_offset_V = phi i20 0, void %.lr.ph, i20 %offset_V_2, void %.split_ifconv"   --->   Operation 20 'phi' 'max_offset_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_val_V = phi i12 0, void %.lr.ph, i12 %val_V_2, void %.split_ifconv"   --->   Operation 21 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%min_val_V = phi i12 4095, void %.lr.ph, i12 %min_val_V_2, void %.split_ifconv"   --->   Operation 22 'phi' 'min_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln16 = add i16 %i, i16 1" [../src/SineParamFinder.cpp:16]   --->   Operation 23 'add' 'add_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln16 = icmp_eq  i16 %i, i16 %n_samples_read" [../src/SineParamFinder.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split_ifconv, void %._crit_edge.loopexit" [../src/SineParamFinder.cpp:16]   --->   Operation 27 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [../src/SineParamFinder.cpp:16]   --->   Operation 28 'zext' 'i_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%samples_addr = getelementptr i32 %samples, i64 0, i64 %i_cast" [../src/SineParamFinder.cpp:18]   --->   Operation 29 'getelementptr' 'samples_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%samples_load = load i10 %samples_addr" [../src/SineParamFinder.cpp:18]   --->   Operation 30 'load' 'samples_load' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.65>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/SineParamFinder.cpp:13]   --->   Operation 31 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.35ns)   --->   "%samples_load = load i10 %samples_addr" [../src/SineParamFinder.cpp:18]   --->   Operation 32 'load' 'samples_load' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%val_V = trunc i32 %samples_load"   --->   Operation 33 'trunc' 'val_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%offset_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %samples_load, i32 12, i32 23" [../src/SineParamFinder.cpp:19]   --->   Operation 34 'partselect' 'offset_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i12 %offset_V" [../src/SineParamFinder.cpp:19]   --->   Operation 35 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln886 = icmp_ugt  i12 %val_V, i12 %max_val_V"   --->   Operation 36 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln16)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln878 = icmp_ult  i12 %val_V, i12 %min_val_V"   --->   Operation 37 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln16)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node min_val_V_2)   --->   "%min_val_V_1 = select i1 %icmp_ln878, i12 %val_V, i12 %min_val_V" [../src/SineParamFinder.cpp:26]   --->   Operation 38 'select' 'min_val_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns) (out node of the LUT)   --->   "%min_val_V_2 = select i1 %icmp_ln886, i12 %min_val_V, i12 %min_val_V_1"   --->   Operation 39 'select' 'min_val_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.43ns)   --->   "%val_V_2 = select i1 %icmp_ln886, i12 %val_V, i12 %max_val_V"   --->   Operation 40 'select' 'val_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.43ns)   --->   "%offset_V_2 = select i1 %icmp_ln886, i20 %zext_ln19, i20 %max_offset_V"   --->   Operation 41 'select' 'offset_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.32>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %max_val_V"   --->   Operation 43 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %min_val_V"   --->   Operation 44 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.96ns)   --->   "%ret = sub i13 %zext_ln215, i13 %zext_ln215_1"   --->   Operation 45 'sub' 'ret' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %ret, i32 12"   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.97ns)   --->   "%sub_ln1364 = sub i13 0, i13 %ret"   --->   Operation 47 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1364_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1364, i32 1, i32 12"   --->   Operation 48 'partselect' 'trunc_ln1364_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1364_2 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %ret, i32 1, i32 12"   --->   Operation 49 'partselect' 'trunc_ln1364_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.96ns)   --->   "%sub_ln1364_1 = sub i12 0, i12 %trunc_ln1364_1"   --->   Operation 50 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.43ns)   --->   "%select_ln1364 = select i1 %tmp, i12 %sub_ln1364_1, i12 %trunc_ln1364_2"   --->   Operation 51 'select' 'select_ln1364' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %amplitude, i12 %select_ln1364" [../src/SineParamFinder.cpp:39]   --->   Operation 52 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_auto.i20P0A, i20 %offset, i20 %max_offset_V" [../src/SineParamFinder.cpp:40]   --->   Operation 53 'write' 'write_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [../src/SineParamFinder.cpp:41]   --->   Operation 54 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/SineParamFinder.cpp:16) with incoming values : ('add_ln16', ../src/SineParamFinder.cpp:16) [21]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/SineParamFinder.cpp:16) with incoming values : ('add_ln16', ../src/SineParamFinder.cpp:16) [21]  (0 ns)
	'getelementptr' operation ('samples_addr', ../src/SineParamFinder.cpp:18) [33]  (0 ns)
	'load' operation ('samples_load', ../src/SineParamFinder.cpp:18) on array 'samples' [34]  (1.35 ns)

 <State 3>: 2.65ns
The critical path consists of the following:
	'load' operation ('samples_load', ../src/SineParamFinder.cpp:18) on array 'samples' [34]  (1.35 ns)
	'icmp' operation ('icmp_ln886') [38]  (0.861 ns)
	'select' operation ('offset_.V') [43]  (0.439 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'sub' operation ('ret') [48]  (0.962 ns)
	'sub' operation ('sub_ln1364') [50]  (0.975 ns)
	'sub' operation ('sub_ln1364_1') [53]  (0.962 ns)
	'select' operation ('select_ln1364') [54]  (0.431 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
