
ASSIGNMENT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004204  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004310  08004310  00014310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043d0  080043d0  0002013c  2**0
                  CONTENTS
  4 .ARM          00000000  080043d0  080043d0  0002013c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080043d0  080043d0  0002013c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043d0  080043d0  000143d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043d4  080043d4  000143d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000013c  20000000  080043d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c0  2000013c  08004514  0002013c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  08004514  000206fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d552  00000000  00000000  00020165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021f3  00000000  00000000  0002d6b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  0002f8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c78  00000000  00000000  00030610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182ef  00000000  00000000  00031288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dfc3  00000000  00000000  00049577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b1af  00000000  00000000  0005753a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e26e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aa0  00000000  00000000  000e273c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000013c 	.word	0x2000013c
 8000128:	00000000 	.word	0x00000000
 800012c:	080042f8 	.word	0x080042f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000140 	.word	0x20000140
 8000148:	080042f8 	.word	0x080042f8

0800014c <cmd_init>:


#define end_mess_length 4

void cmd_init()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	cmd_status = INIT;
 8000150:	4b09      	ldr	r3, [pc, #36]	; (8000178 <cmd_init+0x2c>)
 8000152:	2200      	movs	r2, #0
 8000154:	601a      	str	r2, [r3, #0]
	cmd_type = UNDEFINE;
 8000156:	4b09      	ldr	r3, [pc, #36]	; (800017c <cmd_init+0x30>)
 8000158:	f04f 32ff 	mov.w	r2, #4294967295
 800015c:	601a      	str	r2, [r3, #0]
	cmd_flag = 0;
 800015e:	4b08      	ldr	r3, [pc, #32]	; (8000180 <cmd_init+0x34>)
 8000160:	2200      	movs	r2, #0
 8000162:	601a      	str	r2, [r3, #0]
	curr_par = 0;
 8000164:	4b07      	ldr	r3, [pc, #28]	; (8000184 <cmd_init+0x38>)
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
//	index_buffer = 0;
	buffer_flag = 0;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <cmd_init+0x3c>)
 800016c:	2200      	movs	r2, #0
 800016e:	701a      	strb	r2, [r3, #0]
}
 8000170:	bf00      	nop
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000158 	.word	0x20000158
 800017c:	2000015c 	.word	0x2000015c
 8000180:	20000160 	.word	0x20000160
 8000184:	2000018c 	.word	0x2000018c
 8000188:	20000176 	.word	0x20000176

0800018c <cmd_parser_fsm>:

void cmd_parser_fsm()
{
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
//	Print_Ack();


	curr_char = buffer[pos ++];
 8000190:	4b97      	ldr	r3, [pc, #604]	; (80003f0 <cmd_parser_fsm+0x264>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	1c5a      	adds	r2, r3, #1
 8000196:	4996      	ldr	r1, [pc, #600]	; (80003f0 <cmd_parser_fsm+0x264>)
 8000198:	600a      	str	r2, [r1, #0]
 800019a:	4a96      	ldr	r2, [pc, #600]	; (80003f4 <cmd_parser_fsm+0x268>)
 800019c:	5cd2      	ldrb	r2, [r2, r3]
 800019e:	4b96      	ldr	r3, [pc, #600]	; (80003f8 <cmd_parser_fsm+0x26c>)
 80001a0:	701a      	strb	r2, [r3, #0]
	switch (cmd_status) {
 80001a2:	4b96      	ldr	r3, [pc, #600]	; (80003fc <cmd_parser_fsm+0x270>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	2b17      	cmp	r3, #23
 80001a8:	f200 8149 	bhi.w	800043e <cmd_parser_fsm+0x2b2>
 80001ac:	a201      	add	r2, pc, #4	; (adr r2, 80001b4 <cmd_parser_fsm+0x28>)
 80001ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b2:	bf00      	nop
 80001b4:	08000215 	.word	0x08000215
 80001b8:	0800043f 	.word	0x0800043f
 80001bc:	0800043f 	.word	0x0800043f
 80001c0:	0800043f 	.word	0x0800043f
 80001c4:	0800043f 	.word	0x0800043f
 80001c8:	0800043f 	.word	0x0800043f
 80001cc:	0800043f 	.word	0x0800043f
 80001d0:	0800043f 	.word	0x0800043f
 80001d4:	0800043f 	.word	0x0800043f
 80001d8:	0800043f 	.word	0x0800043f
 80001dc:	08000235 	.word	0x08000235
 80001e0:	0800043f 	.word	0x0800043f
 80001e4:	0800043f 	.word	0x0800043f
 80001e8:	0800043f 	.word	0x0800043f
 80001ec:	0800043f 	.word	0x0800043f
 80001f0:	0800043f 	.word	0x0800043f
 80001f4:	0800043f 	.word	0x0800043f
 80001f8:	0800043f 	.word	0x0800043f
 80001fc:	0800043f 	.word	0x0800043f
 8000200:	0800043f 	.word	0x0800043f
 8000204:	0800043f 	.word	0x0800043f
 8000208:	08000293 	.word	0x08000293
 800020c:	08000303 	.word	0x08000303
 8000210:	0800039b 	.word	0x0800039b
	case INIT:
				cmd_type = UNDEFINE;
 8000214:	4b7a      	ldr	r3, [pc, #488]	; (8000400 <cmd_parser_fsm+0x274>)
 8000216:	f04f 32ff 	mov.w	r2, #4294967295
 800021a:	601a      	str	r2, [r3, #0]
				curr_par = 0;
 800021c:	4b79      	ldr	r3, [pc, #484]	; (8000404 <cmd_parser_fsm+0x278>)
 800021e:	2200      	movs	r2, #0
 8000220:	601a      	str	r2, [r3, #0]
				if(curr_char == '!')
 8000222:	4b75      	ldr	r3, [pc, #468]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000224:	781b      	ldrb	r3, [r3, #0]
 8000226:	2b21      	cmp	r3, #33	; 0x21
 8000228:	f040 810b 	bne.w	8000442 <cmd_parser_fsm+0x2b6>
				{
					cmd_status = START_STATE;
 800022c:	4b73      	ldr	r3, [pc, #460]	; (80003fc <cmd_parser_fsm+0x270>)
 800022e:	220a      	movs	r2, #10
 8000230:	601a      	str	r2, [r3, #0]
				}
				break;
 8000232:	e106      	b.n	8000442 <cmd_parser_fsm+0x2b6>
			case START_STATE:
				if(curr_char == ack_mess_cap[0] || curr_char == ack_mess_nocap[0])
 8000234:	4b74      	ldr	r3, [pc, #464]	; (8000408 <cmd_parser_fsm+0x27c>)
 8000236:	781a      	ldrb	r2, [r3, #0]
 8000238:	4b6f      	ldr	r3, [pc, #444]	; (80003f8 <cmd_parser_fsm+0x26c>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	429a      	cmp	r2, r3
 800023e:	d005      	beq.n	800024c <cmd_parser_fsm+0xc0>
 8000240:	4b72      	ldr	r3, [pc, #456]	; (800040c <cmd_parser_fsm+0x280>)
 8000242:	781a      	ldrb	r2, [r3, #0]
 8000244:	4b6c      	ldr	r3, [pc, #432]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	429a      	cmp	r2, r3
 800024a:	d108      	bne.n	800025e <cmd_parser_fsm+0xd2>
				{
					curr_par++;
 800024c:	4b6d      	ldr	r3, [pc, #436]	; (8000404 <cmd_parser_fsm+0x278>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	3301      	adds	r3, #1
 8000252:	4a6c      	ldr	r2, [pc, #432]	; (8000404 <cmd_parser_fsm+0x278>)
 8000254:	6013      	str	r3, [r2, #0]
					cmd_status = ACK;
 8000256:	4b69      	ldr	r3, [pc, #420]	; (80003fc <cmd_parser_fsm+0x270>)
 8000258:	2215      	movs	r2, #21
 800025a:	601a      	str	r2, [r3, #0]
 800025c:	e018      	b.n	8000290 <cmd_parser_fsm+0x104>
				}
				else if(curr_char == button_on_mess_cap[0] || curr_char == button_on_mess_nocap[0])
 800025e:	4b6c      	ldr	r3, [pc, #432]	; (8000410 <cmd_parser_fsm+0x284>)
 8000260:	781a      	ldrb	r2, [r3, #0]
 8000262:	4b65      	ldr	r3, [pc, #404]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	429a      	cmp	r2, r3
 8000268:	d005      	beq.n	8000276 <cmd_parser_fsm+0xea>
 800026a:	4b6a      	ldr	r3, [pc, #424]	; (8000414 <cmd_parser_fsm+0x288>)
 800026c:	781a      	ldrb	r2, [r3, #0]
 800026e:	4b62      	ldr	r3, [pc, #392]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	429a      	cmp	r2, r3
 8000274:	d108      	bne.n	8000288 <cmd_parser_fsm+0xfc>
				{
					curr_par++;
 8000276:	4b63      	ldr	r3, [pc, #396]	; (8000404 <cmd_parser_fsm+0x278>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	3301      	adds	r3, #1
 800027c:	4a61      	ldr	r2, [pc, #388]	; (8000404 <cmd_parser_fsm+0x278>)
 800027e:	6013      	str	r3, [r2, #0]
					cmd_status = BUTTON_ON;
 8000280:	4b5e      	ldr	r3, [pc, #376]	; (80003fc <cmd_parser_fsm+0x270>)
 8000282:	2216      	movs	r2, #22
 8000284:	601a      	str	r2, [r3, #0]
 8000286:	e003      	b.n	8000290 <cmd_parser_fsm+0x104>
				}
				else cmd_status = INIT;
 8000288:	4b5c      	ldr	r3, [pc, #368]	; (80003fc <cmd_parser_fsm+0x270>)
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
				break;
 800028e:	e0d9      	b.n	8000444 <cmd_parser_fsm+0x2b8>
 8000290:	e0d8      	b.n	8000444 <cmd_parser_fsm+0x2b8>
			case ACK:
				if(curr_char == ack_mess_cap[curr_par] || curr_char == ack_mess_nocap[curr_par])
 8000292:	4b5c      	ldr	r3, [pc, #368]	; (8000404 <cmd_parser_fsm+0x278>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	4a5c      	ldr	r2, [pc, #368]	; (8000408 <cmd_parser_fsm+0x27c>)
 8000298:	5cd2      	ldrb	r2, [r2, r3]
 800029a:	4b57      	ldr	r3, [pc, #348]	; (80003f8 <cmd_parser_fsm+0x26c>)
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	429a      	cmp	r2, r3
 80002a0:	d007      	beq.n	80002b2 <cmd_parser_fsm+0x126>
 80002a2:	4b58      	ldr	r3, [pc, #352]	; (8000404 <cmd_parser_fsm+0x278>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	4a59      	ldr	r2, [pc, #356]	; (800040c <cmd_parser_fsm+0x280>)
 80002a8:	5cd2      	ldrb	r2, [r2, r3]
 80002aa:	4b53      	ldr	r3, [pc, #332]	; (80003f8 <cmd_parser_fsm+0x26c>)
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d11a      	bne.n	80002e8 <cmd_parser_fsm+0x15c>
				{
					if(curr_char == '#')
 80002b2:	4b51      	ldr	r3, [pc, #324]	; (80003f8 <cmd_parser_fsm+0x26c>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	2b23      	cmp	r3, #35	; 0x23
 80002b8:	d10f      	bne.n	80002da <cmd_parser_fsm+0x14e>
					{
						cmd_status = INIT;
 80002ba:	4b50      	ldr	r3, [pc, #320]	; (80003fc <cmd_parser_fsm+0x270>)
 80002bc:	2200      	movs	r2, #0
 80002be:	601a      	str	r2, [r3, #0]
						cmd_type = ACK;
 80002c0:	4b4f      	ldr	r3, [pc, #316]	; (8000400 <cmd_parser_fsm+0x274>)
 80002c2:	2215      	movs	r2, #21
 80002c4:	601a      	str	r2, [r3, #0]
						cmd_flag = 1;
 80002c6:	4b54      	ldr	r3, [pc, #336]	; (8000418 <cmd_parser_fsm+0x28c>)
 80002c8:	2201      	movs	r2, #1
 80002ca:	601a      	str	r2, [r3, #0]
						curr_par = 0;
 80002cc:	4b4d      	ldr	r3, [pc, #308]	; (8000404 <cmd_parser_fsm+0x278>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
						pos = 0;
 80002d2:	4b47      	ldr	r3, [pc, #284]	; (80003f0 <cmd_parser_fsm+0x264>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
						break;
 80002d8:	e0b4      	b.n	8000444 <cmd_parser_fsm+0x2b8>
					}
					else curr_par++;
 80002da:	4b4a      	ldr	r3, [pc, #296]	; (8000404 <cmd_parser_fsm+0x278>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	3301      	adds	r3, #1
 80002e0:	4a48      	ldr	r2, [pc, #288]	; (8000404 <cmd_parser_fsm+0x278>)
 80002e2:	6013      	str	r3, [r2, #0]
					if(curr_char == '#')
 80002e4:	bf00      	nop
					curr_par = 0;
					cmd_flag = 1;
					pos = 0;

				}
				break;
 80002e6:	e0ad      	b.n	8000444 <cmd_parser_fsm+0x2b8>
					cmd_status = INIT;
 80002e8:	4b44      	ldr	r3, [pc, #272]	; (80003fc <cmd_parser_fsm+0x270>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
					curr_par = 0;
 80002ee:	4b45      	ldr	r3, [pc, #276]	; (8000404 <cmd_parser_fsm+0x278>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
					cmd_flag = 1;
 80002f4:	4b48      	ldr	r3, [pc, #288]	; (8000418 <cmd_parser_fsm+0x28c>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	601a      	str	r2, [r3, #0]
					pos = 0;
 80002fa:	4b3d      	ldr	r3, [pc, #244]	; (80003f0 <cmd_parser_fsm+0x264>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	601a      	str	r2, [r3, #0]
				break;
 8000300:	e0a0      	b.n	8000444 <cmd_parser_fsm+0x2b8>

			case BUTTON_ON:
				if(curr_char == button_on_mess_cap[curr_par] || curr_char == button_on_mess_nocap[curr_par])
 8000302:	4b40      	ldr	r3, [pc, #256]	; (8000404 <cmd_parser_fsm+0x278>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	4a42      	ldr	r2, [pc, #264]	; (8000410 <cmd_parser_fsm+0x284>)
 8000308:	5cd2      	ldrb	r2, [r2, r3]
 800030a:	4b3b      	ldr	r3, [pc, #236]	; (80003f8 <cmd_parser_fsm+0x26c>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	429a      	cmp	r2, r3
 8000310:	d007      	beq.n	8000322 <cmd_parser_fsm+0x196>
 8000312:	4b3c      	ldr	r3, [pc, #240]	; (8000404 <cmd_parser_fsm+0x278>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4a3f      	ldr	r2, [pc, #252]	; (8000414 <cmd_parser_fsm+0x288>)
 8000318:	5cd2      	ldrb	r2, [r2, r3]
 800031a:	4b37      	ldr	r3, [pc, #220]	; (80003f8 <cmd_parser_fsm+0x26c>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	429a      	cmp	r2, r3
 8000320:	d119      	bne.n	8000356 <cmd_parser_fsm+0x1ca>
				{
					if(curr_char == '#')
 8000322:	4b35      	ldr	r3, [pc, #212]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b23      	cmp	r3, #35	; 0x23
 8000328:	d10f      	bne.n	800034a <cmd_parser_fsm+0x1be>
					{
						cmd_status = INIT;
 800032a:	4b34      	ldr	r3, [pc, #208]	; (80003fc <cmd_parser_fsm+0x270>)
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
						cmd_type = BUTTON_ON;
 8000330:	4b33      	ldr	r3, [pc, #204]	; (8000400 <cmd_parser_fsm+0x274>)
 8000332:	2216      	movs	r2, #22
 8000334:	601a      	str	r2, [r3, #0]
						curr_par = 0;
 8000336:	4b33      	ldr	r3, [pc, #204]	; (8000404 <cmd_parser_fsm+0x278>)
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
						cmd_flag = 1;
 800033c:	4b36      	ldr	r3, [pc, #216]	; (8000418 <cmd_parser_fsm+0x28c>)
 800033e:	2201      	movs	r2, #1
 8000340:	601a      	str	r2, [r3, #0]
						pos = 0;
 8000342:	4b2b      	ldr	r3, [pc, #172]	; (80003f0 <cmd_parser_fsm+0x264>)
 8000344:	2200      	movs	r2, #0
 8000346:	601a      	str	r2, [r3, #0]
						break;
 8000348:	e07c      	b.n	8000444 <cmd_parser_fsm+0x2b8>
					}
					else curr_par++;
 800034a:	4b2e      	ldr	r3, [pc, #184]	; (8000404 <cmd_parser_fsm+0x278>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	3301      	adds	r3, #1
 8000350:	4a2c      	ldr	r2, [pc, #176]	; (8000404 <cmd_parser_fsm+0x278>)
 8000352:	6013      	str	r3, [r2, #0]
					if(curr_char == '#')
 8000354:	e020      	b.n	8000398 <cmd_parser_fsm+0x20c>
				}
				else if (curr_char == button_off_mess_cap[curr_par] || curr_char == button_off_mess_nocap[curr_par]){
 8000356:	4b2b      	ldr	r3, [pc, #172]	; (8000404 <cmd_parser_fsm+0x278>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a30      	ldr	r2, [pc, #192]	; (800041c <cmd_parser_fsm+0x290>)
 800035c:	5cd2      	ldrb	r2, [r2, r3]
 800035e:	4b26      	ldr	r3, [pc, #152]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	429a      	cmp	r2, r3
 8000364:	d007      	beq.n	8000376 <cmd_parser_fsm+0x1ea>
 8000366:	4b27      	ldr	r3, [pc, #156]	; (8000404 <cmd_parser_fsm+0x278>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	4a2d      	ldr	r2, [pc, #180]	; (8000420 <cmd_parser_fsm+0x294>)
 800036c:	5cd2      	ldrb	r2, [r2, r3]
 800036e:	4b22      	ldr	r3, [pc, #136]	; (80003f8 <cmd_parser_fsm+0x26c>)
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	429a      	cmp	r2, r3
 8000374:	d103      	bne.n	800037e <cmd_parser_fsm+0x1f2>
					cmd_type = BUTTON_OFF;
 8000376:	4b22      	ldr	r3, [pc, #136]	; (8000400 <cmd_parser_fsm+0x274>)
 8000378:	2217      	movs	r2, #23
 800037a:	601a      	str	r2, [r3, #0]
 800037c:	e00c      	b.n	8000398 <cmd_parser_fsm+0x20c>
//					curr_par++;
//					pos--;
				}
				else
				{
					cmd_status = INIT;
 800037e:	4b1f      	ldr	r3, [pc, #124]	; (80003fc <cmd_parser_fsm+0x270>)
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
					curr_par = 0;
 8000384:	4b1f      	ldr	r3, [pc, #124]	; (8000404 <cmd_parser_fsm+0x278>)
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
					cmd_flag = 1;
 800038a:	4b23      	ldr	r3, [pc, #140]	; (8000418 <cmd_parser_fsm+0x28c>)
 800038c:	2201      	movs	r2, #1
 800038e:	601a      	str	r2, [r3, #0]
					pos = 0;
 8000390:	4b17      	ldr	r3, [pc, #92]	; (80003f0 <cmd_parser_fsm+0x264>)
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
				}
				break;
 8000396:	e055      	b.n	8000444 <cmd_parser_fsm+0x2b8>
 8000398:	e054      	b.n	8000444 <cmd_parser_fsm+0x2b8>
			case BUTTON_OFF:
				if(curr_char == button_off_mess_cap[curr_par] || curr_char == button_off_mess_nocap[curr_par])
 800039a:	4b1a      	ldr	r3, [pc, #104]	; (8000404 <cmd_parser_fsm+0x278>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4a1f      	ldr	r2, [pc, #124]	; (800041c <cmd_parser_fsm+0x290>)
 80003a0:	5cd2      	ldrb	r2, [r2, r3]
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <cmd_parser_fsm+0x26c>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	429a      	cmp	r2, r3
 80003a8:	d007      	beq.n	80003ba <cmd_parser_fsm+0x22e>
 80003aa:	4b16      	ldr	r3, [pc, #88]	; (8000404 <cmd_parser_fsm+0x278>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a1c      	ldr	r2, [pc, #112]	; (8000420 <cmd_parser_fsm+0x294>)
 80003b0:	5cd2      	ldrb	r2, [r2, r3]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <cmd_parser_fsm+0x26c>)
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d134      	bne.n	8000424 <cmd_parser_fsm+0x298>
				{
					if(curr_char == '#')
 80003ba:	4b0f      	ldr	r3, [pc, #60]	; (80003f8 <cmd_parser_fsm+0x26c>)
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b23      	cmp	r3, #35	; 0x23
 80003c0:	d10f      	bne.n	80003e2 <cmd_parser_fsm+0x256>
					{
						cmd_status = INIT;
 80003c2:	4b0e      	ldr	r3, [pc, #56]	; (80003fc <cmd_parser_fsm+0x270>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
						cmd_type = BUTTON_OFF;
 80003c8:	4b0d      	ldr	r3, [pc, #52]	; (8000400 <cmd_parser_fsm+0x274>)
 80003ca:	2217      	movs	r2, #23
 80003cc:	601a      	str	r2, [r3, #0]
						curr_par = 0;
 80003ce:	4b0d      	ldr	r3, [pc, #52]	; (8000404 <cmd_parser_fsm+0x278>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
						cmd_flag = 1;
 80003d4:	4b10      	ldr	r3, [pc, #64]	; (8000418 <cmd_parser_fsm+0x28c>)
 80003d6:	2201      	movs	r2, #1
 80003d8:	601a      	str	r2, [r3, #0]
						pos = 0;
 80003da:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <cmd_parser_fsm+0x264>)
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
						break;
 80003e0:	e030      	b.n	8000444 <cmd_parser_fsm+0x2b8>
					}
					else curr_par++;
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <cmd_parser_fsm+0x278>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	3301      	adds	r3, #1
 80003e8:	4a06      	ldr	r2, [pc, #24]	; (8000404 <cmd_parser_fsm+0x278>)
 80003ea:	6013      	str	r3, [r2, #0]
					if(curr_char == '#')
 80003ec:	bf00      	nop
					cmd_status = INIT;
					curr_par = 0;
					cmd_flag = 1;
					pos = 0;
				}
				break;
 80003ee:	e029      	b.n	8000444 <cmd_parser_fsm+0x2b8>
 80003f0:	20000164 	.word	0x20000164
 80003f4:	2000031c 	.word	0x2000031c
 80003f8:	20000190 	.word	0x20000190
 80003fc:	20000158 	.word	0x20000158
 8000400:	2000015c 	.word	0x2000015c
 8000404:	2000018c 	.word	0x2000018c
 8000408:	20000000 	.word	0x20000000
 800040c:	20000020 	.word	0x20000020
 8000410:	20000040 	.word	0x20000040
 8000414:	20000060 	.word	0x20000060
 8000418:	20000160 	.word	0x20000160
 800041c:	20000080 	.word	0x20000080
 8000420:	200000a0 	.word	0x200000a0
					cmd_status = INIT;
 8000424:	4b09      	ldr	r3, [pc, #36]	; (800044c <cmd_parser_fsm+0x2c0>)
 8000426:	2200      	movs	r2, #0
 8000428:	601a      	str	r2, [r3, #0]
					curr_par = 0;
 800042a:	4b09      	ldr	r3, [pc, #36]	; (8000450 <cmd_parser_fsm+0x2c4>)
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
					cmd_flag = 1;
 8000430:	4b08      	ldr	r3, [pc, #32]	; (8000454 <cmd_parser_fsm+0x2c8>)
 8000432:	2201      	movs	r2, #1
 8000434:	601a      	str	r2, [r3, #0]
					pos = 0;
 8000436:	4b08      	ldr	r3, [pc, #32]	; (8000458 <cmd_parser_fsm+0x2cc>)
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
				break;
 800043c:	e002      	b.n	8000444 <cmd_parser_fsm+0x2b8>

		default:
			break;
 800043e:	bf00      	nop
 8000440:	e000      	b.n	8000444 <cmd_parser_fsm+0x2b8>
				break;
 8000442:	bf00      	nop
	}
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	20000158 	.word	0x20000158
 8000450:	2000018c 	.word	0x2000018c
 8000454:	20000160 	.word	0x20000160
 8000458:	20000164 	.word	0x20000164

0800045c <uart_communiction_innit>:
int comm_status = 0;
int ack = 0;
int typ = 0;//demo
int dat = 10;
void uart_communiction_innit()
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
	comm_status = SEND;
 8000460:	4b03      	ldr	r3, [pc, #12]	; (8000470 <uart_communiction_innit+0x14>)
 8000462:	221f      	movs	r2, #31
 8000464:	601a      	str	r2, [r3, #0]

}
 8000466:	bf00      	nop
 8000468:	46bd      	mov	sp, r7
 800046a:	bc80      	pop	{r7}
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	20000168 	.word	0x20000168

08000474 <uart_communication_fsm>:

void uart_communication_fsm()
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	switch (cmd_type) {
 8000478:	4b22      	ldr	r3, [pc, #136]	; (8000504 <uart_communication_fsm+0x90>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	2b16      	cmp	r3, #22
 800047e:	d002      	beq.n	8000486 <uart_communication_fsm+0x12>
 8000480:	2b17      	cmp	r3, #23
 8000482:	d007      	beq.n	8000494 <uart_communication_fsm+0x20>
					Turn_Off();
					cmd_type=UNDEFINE;

					break;
				default:
					break;
 8000484:	e00d      	b.n	80004a2 <uart_communication_fsm+0x2e>
					Turn_On();
 8000486:	f000 f843 	bl	8000510 <Turn_On>
					cmd_type=UNDEFINE;
 800048a:	4b1e      	ldr	r3, [pc, #120]	; (8000504 <uart_communication_fsm+0x90>)
 800048c:	f04f 32ff 	mov.w	r2, #4294967295
 8000490:	601a      	str	r2, [r3, #0]
					break;
 8000492:	e006      	b.n	80004a2 <uart_communication_fsm+0x2e>
					Turn_Off();
 8000494:	f000 f848 	bl	8000528 <Turn_Off>
					cmd_type=UNDEFINE;
 8000498:	4b1a      	ldr	r3, [pc, #104]	; (8000504 <uart_communication_fsm+0x90>)
 800049a:	f04f 32ff 	mov.w	r2, #4294967295
 800049e:	601a      	str	r2, [r3, #0]
					break;
 80004a0:	bf00      	nop
			}
	switch (comm_status)
 80004a2:	4b19      	ldr	r3, [pc, #100]	; (8000508 <uart_communication_fsm+0x94>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b1f      	cmp	r3, #31
 80004a8:	d002      	beq.n	80004b0 <uart_communication_fsm+0x3c>
 80004aa:	2b20      	cmp	r3, #32
 80004ac:	d00a      	beq.n	80004c4 <uart_communication_fsm+0x50>
 80004ae:	e021      	b.n	80004f4 <uart_communication_fsm+0x80>
	{
	case SEND:
//		send_data(typ, dat);
		send_data();
 80004b0:	f000 f8cc 	bl	800064c <send_data>
		setTimer0(500);
 80004b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004b8:	f000 feb8 	bl	800122c <setTimer0>
		comm_status = WAIT;
 80004bc:	4b12      	ldr	r3, [pc, #72]	; (8000508 <uart_communication_fsm+0x94>)
 80004be:	2220      	movs	r2, #32
 80004c0:	601a      	str	r2, [r3, #0]
		break;
 80004c2:	e01c      	b.n	80004fe <uart_communication_fsm+0x8a>
	case WAIT:
//		Print_HELLO();

		if(cmd_type == ACK)
 80004c4:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <uart_communication_fsm+0x90>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2b15      	cmp	r3, #21
 80004ca:	d10b      	bne.n	80004e4 <uart_communication_fsm+0x70>
		{
			Print_Ack();
 80004cc:	f000 f850 	bl	8000570 <Print_Ack>
			remove_data();
 80004d0:	f000 f8e2 	bl	8000698 <remove_data>
			comm_status = SEND;
 80004d4:	4b0c      	ldr	r3, [pc, #48]	; (8000508 <uart_communication_fsm+0x94>)
 80004d6:	221f      	movs	r2, #31
 80004d8:	601a      	str	r2, [r3, #0]
			cmd_type = UNDEFINE;
 80004da:	4b0a      	ldr	r3, [pc, #40]	; (8000504 <uart_communication_fsm+0x90>)
 80004dc:	f04f 32ff 	mov.w	r2, #4294967295
 80004e0:	601a      	str	r2, [r3, #0]

		}
		else if(timer0_flag==1){
			comm_status = SEND;
		}
		break;
 80004e2:	e00b      	b.n	80004fc <uart_communication_fsm+0x88>
		else if(timer0_flag==1){
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <uart_communication_fsm+0x98>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d107      	bne.n	80004fc <uart_communication_fsm+0x88>
			comm_status = SEND;
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <uart_communication_fsm+0x94>)
 80004ee:	221f      	movs	r2, #31
 80004f0:	601a      	str	r2, [r3, #0]
		break;
 80004f2:	e003      	b.n	80004fc <uart_communication_fsm+0x88>
	default:
//		Print_HELLO();
		comm_status = SEND;
 80004f4:	4b04      	ldr	r3, [pc, #16]	; (8000508 <uart_communication_fsm+0x94>)
 80004f6:	221f      	movs	r2, #31
 80004f8:	601a      	str	r2, [r3, #0]
		break;
 80004fa:	e000      	b.n	80004fe <uart_communication_fsm+0x8a>
		break;
 80004fc:	bf00      	nop
	}
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	2000015c 	.word	0x2000015c
 8000508:	20000168 	.word	0x20000168
 800050c:	2000017c 	.word	0x2000017c

08000510 <Turn_On>:
{
	HAL_GPIO_TogglePin(GPIOA, LED_Pin);
//	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\n\r"), 1000);
}
void Turn_On()
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_Pin, 1);
 8000514:	2201      	movs	r2, #1
 8000516:	2120      	movs	r1, #32
 8000518:	4802      	ldr	r0, [pc, #8]	; (8000524 <Turn_On+0x14>)
 800051a:	f001 fa7f 	bl	8001a1c <HAL_GPIO_WritePin>
//	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\n\r"), 1000);
}
 800051e:	bf00      	nop
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40010800 	.word	0x40010800

08000528 <Turn_Off>:
void Turn_Off()
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_Pin, 0);
 800052c:	2200      	movs	r2, #0
 800052e:	2120      	movs	r1, #32
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <Turn_Off+0x14>)
 8000532:	f001 fa73 	bl	8001a1c <HAL_GPIO_WritePin>
//	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\n\r"), 1000);
}
 8000536:	bf00      	nop
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40010800 	.word	0x40010800

08000540 <Print_HELLO>:
void Print_HELLO()
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b088      	sub	sp, #32
 8000544:	af00      	add	r7, sp, #0
	char str[30];
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\n\r"), 1000);
 8000546:	463b      	mov	r3, r7
 8000548:	4907      	ldr	r1, [pc, #28]	; (8000568 <Print_HELLO+0x28>)
 800054a:	4618      	mov	r0, r3
 800054c:	f003 fa9a 	bl	8003a84 <siprintf>
 8000550:	4603      	mov	r3, r0
 8000552:	b29a      	uxth	r2, r3
 8000554:	4639      	mov	r1, r7
 8000556:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800055a:	4804      	ldr	r0, [pc, #16]	; (800056c <Print_HELLO+0x2c>)
 800055c:	f002 fd75 	bl	800304a <HAL_UART_Transmit>
//	Toogle_Led();
}
 8000560:	bf00      	nop
 8000562:	3720      	adds	r7, #32
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	08004320 	.word	0x08004320
 800056c:	20000384 	.word	0x20000384

08000570 <Print_Ack>:
	char str[30];
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "send success\n\r"), 1000);
//	Toogle_Led();
}
void Print_Ack()
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b088      	sub	sp, #32
 8000574:	af00      	add	r7, sp, #0
	char str[30];
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "received success  \n\r"), 1000);
 8000576:	463b      	mov	r3, r7
 8000578:	4907      	ldr	r1, [pc, #28]	; (8000598 <Print_Ack+0x28>)
 800057a:	4618      	mov	r0, r3
 800057c:	f003 fa82 	bl	8003a84 <siprintf>
 8000580:	4603      	mov	r3, r0
 8000582:	b29a      	uxth	r2, r3
 8000584:	4639      	mov	r1, r7
 8000586:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058a:	4804      	ldr	r0, [pc, #16]	; (800059c <Print_Ack+0x2c>)
 800058c:	f002 fd5d 	bl	800304a <HAL_UART_Transmit>
//	Toogle_Led();
}
 8000590:	bf00      	nop
 8000592:	3720      	adds	r7, #32
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	08004338 	.word	0x08004338
 800059c:	20000384 	.word	0x20000384

080005a0 <read_data>:

int t=10;
int h=15;
int l=39;

void read_data(){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
	Print_HELLO();
 80005a4:	f7ff ffcc 	bl	8000540 <Print_HELLO>
	if(current_index_array< MAX_ARRAY_DATA){
 80005a8:	4b22      	ldr	r3, [pc, #136]	; (8000634 <read_data+0x94>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2b13      	cmp	r3, #19
 80005ae:	dc3f      	bgt.n	8000630 <read_data+0x90>
		data_array[current_index_array].ID = current_ID;
 80005b0:	4b21      	ldr	r3, [pc, #132]	; (8000638 <read_data+0x98>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	4b1f      	ldr	r3, [pc, #124]	; (8000634 <read_data+0x94>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4611      	mov	r1, r2
 80005ba:	4a20      	ldr	r2, [pc, #128]	; (800063c <read_data+0x9c>)
 80005bc:	011b      	lsls	r3, r3, #4
 80005be:	4413      	add	r3, r2
 80005c0:	6019      	str	r1, [r3, #0]
		current_ID++;
 80005c2:	4b1d      	ldr	r3, [pc, #116]	; (8000638 <read_data+0x98>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	3301      	adds	r3, #1
 80005c8:	4a1b      	ldr	r2, [pc, #108]	; (8000638 <read_data+0x98>)
 80005ca:	6013      	str	r3, [r2, #0]
		data_array[current_index_array].Temp = t;
 80005cc:	4b1c      	ldr	r3, [pc, #112]	; (8000640 <read_data+0xa0>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b18      	ldr	r3, [pc, #96]	; (8000634 <read_data+0x94>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4611      	mov	r1, r2
 80005d6:	4a19      	ldr	r2, [pc, #100]	; (800063c <read_data+0x9c>)
 80005d8:	011b      	lsls	r3, r3, #4
 80005da:	4413      	add	r3, r2
 80005dc:	3304      	adds	r3, #4
 80005de:	6019      	str	r1, [r3, #0]
		t+=5;
 80005e0:	4b17      	ldr	r3, [pc, #92]	; (8000640 <read_data+0xa0>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	3305      	adds	r3, #5
 80005e6:	4a16      	ldr	r2, [pc, #88]	; (8000640 <read_data+0xa0>)
 80005e8:	6013      	str	r3, [r2, #0]
		data_array[current_index_array].Humi = h;
 80005ea:	4b16      	ldr	r3, [pc, #88]	; (8000644 <read_data+0xa4>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	4b11      	ldr	r3, [pc, #68]	; (8000634 <read_data+0x94>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4611      	mov	r1, r2
 80005f4:	4a11      	ldr	r2, [pc, #68]	; (800063c <read_data+0x9c>)
 80005f6:	011b      	lsls	r3, r3, #4
 80005f8:	4413      	add	r3, r2
 80005fa:	3308      	adds	r3, #8
 80005fc:	6019      	str	r1, [r3, #0]
		h+=5;
 80005fe:	4b11      	ldr	r3, [pc, #68]	; (8000644 <read_data+0xa4>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	3305      	adds	r3, #5
 8000604:	4a0f      	ldr	r2, [pc, #60]	; (8000644 <read_data+0xa4>)
 8000606:	6013      	str	r3, [r2, #0]
		data_array[current_index_array].Lux = l;
 8000608:	4b0f      	ldr	r3, [pc, #60]	; (8000648 <read_data+0xa8>)
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	4b09      	ldr	r3, [pc, #36]	; (8000634 <read_data+0x94>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4611      	mov	r1, r2
 8000612:	4a0a      	ldr	r2, [pc, #40]	; (800063c <read_data+0x9c>)
 8000614:	011b      	lsls	r3, r3, #4
 8000616:	4413      	add	r3, r2
 8000618:	330c      	adds	r3, #12
 800061a:	6019      	str	r1, [r3, #0]
		l+=5;
 800061c:	4b0a      	ldr	r3, [pc, #40]	; (8000648 <read_data+0xa8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	3305      	adds	r3, #5
 8000622:	4a09      	ldr	r2, [pc, #36]	; (8000648 <read_data+0xa8>)
 8000624:	6013      	str	r3, [r2, #0]
		current_index_array ++;
 8000626:	4b03      	ldr	r3, [pc, #12]	; (8000634 <read_data+0x94>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	3301      	adds	r3, #1
 800062c:	4a01      	ldr	r2, [pc, #4]	; (8000634 <read_data+0x94>)
 800062e:	6013      	str	r3, [r2, #0]
	}
}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2000016c 	.word	0x2000016c
 8000638:	20000170 	.word	0x20000170
 800063c:	20000194 	.word	0x20000194
 8000640:	200000c0 	.word	0x200000c0
 8000644:	200000c4 	.word	0x200000c4
 8000648:	200000c8 	.word	0x200000c8

0800064c <send_data>:

void send_data(){
 800064c:	b580      	push	{r7, lr}
 800064e:	b08e      	sub	sp, #56	; 0x38
 8000650:	af02      	add	r7, sp, #8
	char str[30];
	int temp = data_array[0].Temp;
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <send_data+0x40>)
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	62fb      	str	r3, [r7, #44]	; 0x2c
	int humi = data_array[0].Humi;
 8000658:	4b0c      	ldr	r3, [pc, #48]	; (800068c <send_data+0x40>)
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	62bb      	str	r3, [r7, #40]	; 0x28
	int lux = data_array[0].Lux;
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <send_data+0x40>)
 8000660:	68db      	ldr	r3, [r3, #12]
 8000662:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "!temp : %d, humi: %d, lux: %d  #\n\r",temp,humi,lux ), 1000);
 8000664:	1d38      	adds	r0, r7, #4
 8000666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800066c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800066e:	4908      	ldr	r1, [pc, #32]	; (8000690 <send_data+0x44>)
 8000670:	f003 fa08 	bl	8003a84 <siprintf>
 8000674:	4603      	mov	r3, r0
 8000676:	b29a      	uxth	r2, r3
 8000678:	1d39      	adds	r1, r7, #4
 800067a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <send_data+0x48>)
 8000680:	f002 fce3 	bl	800304a <HAL_UART_Transmit>
}
 8000684:	bf00      	nop
 8000686:	3730      	adds	r7, #48	; 0x30
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000194 	.word	0x20000194
 8000690:	08004350 	.word	0x08004350
 8000694:	20000384 	.word	0x20000384

08000698 <remove_data>:


void remove_data(){
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0

		   for( int i = 0; i < current_index_array - 1; i++)
 800069e:	2300      	movs	r3, #0
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	e034      	b.n	800070e <remove_data+0x76>
		   {
			   data_array[i].ID = data_array[i+1].ID;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3301      	adds	r3, #1
 80006a8:	4a23      	ldr	r2, [pc, #140]	; (8000738 <remove_data+0xa0>)
 80006aa:	011b      	lsls	r3, r3, #4
 80006ac:	4413      	add	r3, r2
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	4921      	ldr	r1, [pc, #132]	; (8000738 <remove_data+0xa0>)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	011b      	lsls	r3, r3, #4
 80006b6:	440b      	add	r3, r1
 80006b8:	601a      	str	r2, [r3, #0]
			   data_array[i].Temp = data_array[i+1].Temp;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	3301      	adds	r3, #1
 80006be:	4a1e      	ldr	r2, [pc, #120]	; (8000738 <remove_data+0xa0>)
 80006c0:	011b      	lsls	r3, r3, #4
 80006c2:	4413      	add	r3, r2
 80006c4:	3304      	adds	r3, #4
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	491b      	ldr	r1, [pc, #108]	; (8000738 <remove_data+0xa0>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	011b      	lsls	r3, r3, #4
 80006ce:	440b      	add	r3, r1
 80006d0:	3304      	adds	r3, #4
 80006d2:	601a      	str	r2, [r3, #0]
			   data_array[i].Humi = data_array[i+1].Humi;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3301      	adds	r3, #1
 80006d8:	4a17      	ldr	r2, [pc, #92]	; (8000738 <remove_data+0xa0>)
 80006da:	011b      	lsls	r3, r3, #4
 80006dc:	4413      	add	r3, r2
 80006de:	3308      	adds	r3, #8
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	4915      	ldr	r1, [pc, #84]	; (8000738 <remove_data+0xa0>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	011b      	lsls	r3, r3, #4
 80006e8:	440b      	add	r3, r1
 80006ea:	3308      	adds	r3, #8
 80006ec:	601a      	str	r2, [r3, #0]
			   data_array[i].Lux = data_array[i+1].Lux;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3301      	adds	r3, #1
 80006f2:	4a11      	ldr	r2, [pc, #68]	; (8000738 <remove_data+0xa0>)
 80006f4:	011b      	lsls	r3, r3, #4
 80006f6:	4413      	add	r3, r2
 80006f8:	330c      	adds	r3, #12
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	490e      	ldr	r1, [pc, #56]	; (8000738 <remove_data+0xa0>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	011b      	lsls	r3, r3, #4
 8000702:	440b      	add	r3, r1
 8000704:	330c      	adds	r3, #12
 8000706:	601a      	str	r2, [r3, #0]
		   for( int i = 0; i < current_index_array - 1; i++)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3301      	adds	r3, #1
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	4b0b      	ldr	r3, [pc, #44]	; (800073c <remove_data+0xa4>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	3b01      	subs	r3, #1
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	429a      	cmp	r2, r3
 8000718:	dbc4      	blt.n	80006a4 <remove_data+0xc>
		   }
		   if(current_index_array>0) {
 800071a:	4b08      	ldr	r3, [pc, #32]	; (800073c <remove_data+0xa4>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	dd04      	ble.n	800072c <remove_data+0x94>
			   current_index_array--;
 8000722:	4b06      	ldr	r3, [pc, #24]	; (800073c <remove_data+0xa4>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	3b01      	subs	r3, #1
 8000728:	4a04      	ldr	r2, [pc, #16]	; (800073c <remove_data+0xa4>)
 800072a:	6013      	str	r3, [r2, #0]
		   }
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	20000194 	.word	0x20000194
 800073c:	2000016c 	.word	0x2000016c

08000740 <HAL_UART_RxCpltCallback>:
uint8_t temp = 0;
uint8_t buffer[MAX_BUFFER_SIZE];
uint8_t index_buffer = 0;
uint8_t buffer_flag = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART2)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a13      	ldr	r2, [pc, #76]	; (800079c <HAL_UART_RxCpltCallback+0x5c>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d11f      	bne.n	8000792 <HAL_UART_RxCpltCallback+0x52>
	{
//		Print_HELLO();
		HAL_UART_Transmit(&huart2, &temp, 1, 50);
 8000752:	2332      	movs	r3, #50	; 0x32
 8000754:	2201      	movs	r2, #1
 8000756:	4912      	ldr	r1, [pc, #72]	; (80007a0 <HAL_UART_RxCpltCallback+0x60>)
 8000758:	4812      	ldr	r0, [pc, #72]	; (80007a4 <HAL_UART_RxCpltCallback+0x64>)
 800075a:	f002 fc76 	bl	800304a <HAL_UART_Transmit>
		buffer[index_buffer++] = temp;
 800075e:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <HAL_UART_RxCpltCallback+0x68>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	1c5a      	adds	r2, r3, #1
 8000764:	b2d1      	uxtb	r1, r2
 8000766:	4a10      	ldr	r2, [pc, #64]	; (80007a8 <HAL_UART_RxCpltCallback+0x68>)
 8000768:	7011      	strb	r1, [r2, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <HAL_UART_RxCpltCallback+0x60>)
 800076e:	7819      	ldrb	r1, [r3, #0]
 8000770:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <HAL_UART_RxCpltCallback+0x6c>)
 8000772:	5499      	strb	r1, [r3, r2]
		if(index_buffer == MAX_BUFFER_SIZE) index_buffer = 0;
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <HAL_UART_RxCpltCallback+0x68>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b1e      	cmp	r3, #30
 800077a:	d102      	bne.n	8000782 <HAL_UART_RxCpltCallback+0x42>
 800077c:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <HAL_UART_RxCpltCallback+0x68>)
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <HAL_UART_RxCpltCallback+0x70>)
 8000784:	2201      	movs	r2, #1
 8000786:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &temp, 1);
 8000788:	2201      	movs	r2, #1
 800078a:	4905      	ldr	r1, [pc, #20]	; (80007a0 <HAL_UART_RxCpltCallback+0x60>)
 800078c:	4805      	ldr	r0, [pc, #20]	; (80007a4 <HAL_UART_RxCpltCallback+0x64>)
 800078e:	f002 fcee 	bl	800316e <HAL_UART_Receive_IT>
	}
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40004400 	.word	0x40004400
 80007a0:	20000174 	.word	0x20000174
 80007a4:	20000384 	.word	0x20000384
 80007a8:	20000175 	.word	0x20000175
 80007ac:	2000031c 	.word	0x2000031c
 80007b0:	20000176 	.word	0x20000176

080007b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b8:	f000 fd8c 	bl	80012d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007bc:	f000 f850 	bl	8000860 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init ();
 80007c0:	f000 f976 	bl	8000ab0 <MX_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f000 f974 	bl	8000ab0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80007c8:	f000 f886 	bl	80008d8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80007cc:	f000 f946 	bl	8000a5c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80007d0:	f000 f8ce 	bl	8000970 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  HAL_TIM_Base_Start_IT (& htim2);
 80007d4:	481a      	ldr	r0, [pc, #104]	; (8000840 <main+0x8c>)
 80007d6:	f001 fda3 	bl	8002320 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  Print_HELLO();
 80007da:	f7ff feb1 	bl	8000540 <Print_HELLO>
  SCH_Init();
 80007de:	f000 fa13 	bl	8000c08 <SCH_Init>

  HAL_UART_Receive_IT(&huart2, &temp, 1);
 80007e2:	2201      	movs	r2, #1
 80007e4:	4917      	ldr	r1, [pc, #92]	; (8000844 <main+0x90>)
 80007e6:	4818      	ldr	r0, [pc, #96]	; (8000848 <main+0x94>)
 80007e8:	f002 fcc1 	bl	800316e <HAL_UART_Receive_IT>
  cmd_init();
 80007ec:	f7ff fcae 	bl	800014c <cmd_init>
  uart_communiction_innit();
 80007f0:	f7ff fe34 	bl	800045c <uart_communiction_innit>

  setTimer0(1);
 80007f4:	2001      	movs	r0, #1
 80007f6:	f000 fd19 	bl	800122c <setTimer0>
  SCH_Add_Task(timerRun0, 15, 10);
 80007fa:	220a      	movs	r2, #10
 80007fc:	210f      	movs	r1, #15
 80007fe:	4813      	ldr	r0, [pc, #76]	; (800084c <main+0x98>)
 8000800:	f000 fa0e 	bl	8000c20 <SCH_Add_Task>
  SCH_Add_Task(read_data, 10, 500);
 8000804:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000808:	210a      	movs	r1, #10
 800080a:	4811      	ldr	r0, [pc, #68]	; (8000850 <main+0x9c>)
 800080c:	f000 fa08 	bl	8000c20 <SCH_Add_Task>
//  SCH_Add_Task(Print_HELLO, 0, 5000);
//  SCH_Add_Task(uart_communication_fsm,15,1);

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000810:	f000 facc 	bl	8000dac <SCH_Dispatch_Tasks>


		  if(buffer_flag == 1)
 8000814:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <main+0xa0>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d10e      	bne.n	800083a <main+0x86>
		  {
//			  Print_HELLO();
			  cmd_parser_fsm();
 800081c:	f7ff fcb6 	bl	800018c <cmd_parser_fsm>
//			  index_buffer = 0;


			  if (cmd_flag==1) {
 8000820:	4b0d      	ldr	r3, [pc, #52]	; (8000858 <main+0xa4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b01      	cmp	r3, #1
 8000826:	d108      	bne.n	800083a <main+0x86>
				  cmd_flag = 0;
 8000828:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <main+0xa4>)
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
				  buffer_flag = 0;
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <main+0xa0>)
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]
				  index_buffer = 0;
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <main+0xa8>)
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]
			  }
		  }

	  uart_communication_fsm() ;
 800083a:	f7ff fe1b 	bl	8000474 <uart_communication_fsm>
	  SCH_Dispatch_Tasks();
 800083e:	e7e7      	b.n	8000810 <main+0x5c>
 8000840:	2000033c 	.word	0x2000033c
 8000844:	20000174 	.word	0x20000174
 8000848:	20000384 	.word	0x20000384
 800084c:	08001255 	.word	0x08001255
 8000850:	080005a1 	.word	0x080005a1
 8000854:	20000176 	.word	0x20000176
 8000858:	20000160 	.word	0x20000160
 800085c:	20000175 	.word	0x20000175

08000860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b090      	sub	sp, #64	; 0x40
 8000864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000866:	f107 0318 	add.w	r3, r7, #24
 800086a:	2228      	movs	r2, #40	; 0x28
 800086c:	2100      	movs	r1, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f003 f900 	bl	8003a74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
 8000880:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000882:	2302      	movs	r3, #2
 8000884:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000886:	2301      	movs	r3, #1
 8000888:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800088a:	2310      	movs	r3, #16
 800088c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800088e:	2300      	movs	r3, #0
 8000890:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000892:	f107 0318 	add.w	r3, r7, #24
 8000896:	4618      	mov	r0, r3
 8000898:	f001 f8d8 	bl	8001a4c <HAL_RCC_OscConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80008a2:	f000 f9ac 	bl	8000bfe <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a6:	230f      	movs	r3, #15
 80008a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f001 fb44 	bl	8001f4c <HAL_RCC_ClockConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008ca:	f000 f998 	bl	8000bfe <Error_Handler>
  }
}
 80008ce:	bf00      	nop
 80008d0:	3740      	adds	r7, #64	; 0x40
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b086      	sub	sp, #24
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008de:	f107 0308 	add.w	r3, r7, #8
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008ec:	463b      	mov	r3, r7
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008f4:	4b1d      	ldr	r3, [pc, #116]	; (800096c <MX_TIM2_Init+0x94>)
 80008f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80008fc:	4b1b      	ldr	r3, [pc, #108]	; (800096c <MX_TIM2_Init+0x94>)
 80008fe:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000902:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000904:	4b19      	ldr	r3, [pc, #100]	; (800096c <MX_TIM2_Init+0x94>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800090a:	4b18      	ldr	r3, [pc, #96]	; (800096c <MX_TIM2_Init+0x94>)
 800090c:	2209      	movs	r2, #9
 800090e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000910:	4b16      	ldr	r3, [pc, #88]	; (800096c <MX_TIM2_Init+0x94>)
 8000912:	2200      	movs	r2, #0
 8000914:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <MX_TIM2_Init+0x94>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800091c:	4813      	ldr	r0, [pc, #76]	; (800096c <MX_TIM2_Init+0x94>)
 800091e:	f001 fcaf 	bl	8002280 <HAL_TIM_Base_Init>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000928:	f000 f969 	bl	8000bfe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800092c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000932:	f107 0308 	add.w	r3, r7, #8
 8000936:	4619      	mov	r1, r3
 8000938:	480c      	ldr	r0, [pc, #48]	; (800096c <MX_TIM2_Init+0x94>)
 800093a:	f001 ff61 	bl	8002800 <HAL_TIM_ConfigClockSource>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000944:	f000 f95b 	bl	8000bfe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000948:	2300      	movs	r3, #0
 800094a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800094c:	2300      	movs	r3, #0
 800094e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000950:	463b      	mov	r3, r7
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	; (800096c <MX_TIM2_Init+0x94>)
 8000956:	f002 fabb 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000960:	f000 f94d 	bl	8000bfe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	3718      	adds	r7, #24
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	2000033c 	.word	0x2000033c

08000970 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08e      	sub	sp, #56	; 0x38
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000976:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000984:	f107 0320 	add.w	r3, r7, #32
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
 800099c:	615a      	str	r2, [r3, #20]
 800099e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009a0:	4b2c      	ldr	r3, [pc, #176]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009a2:	4a2d      	ldr	r2, [pc, #180]	; (8000a58 <MX_TIM3_Init+0xe8>)
 80009a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80009a6:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009a8:	223f      	movs	r2, #63	; 0x3f
 80009aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ac:	4b29      	ldr	r3, [pc, #164]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80009b2:	4b28      	ldr	r3, [pc, #160]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ba:	4b26      	ldr	r3, [pc, #152]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009c0:	4b24      	ldr	r3, [pc, #144]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009c6:	4823      	ldr	r0, [pc, #140]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009c8:	f001 fc5a 	bl	8002280 <HAL_TIM_Base_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80009d2:	f000 f914 	bl	8000bfe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009da:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009e0:	4619      	mov	r1, r3
 80009e2:	481c      	ldr	r0, [pc, #112]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009e4:	f001 ff0c 	bl	8002800 <HAL_TIM_ConfigClockSource>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80009ee:	f000 f906 	bl	8000bfe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009f2:	4818      	ldr	r0, [pc, #96]	; (8000a54 <MX_TIM3_Init+0xe4>)
 80009f4:	f001 fce6 	bl	80023c4 <HAL_TIM_PWM_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80009fe:	f000 f8fe 	bl	8000bfe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a02:	2300      	movs	r3, #0
 8000a04:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a06:	2300      	movs	r3, #0
 8000a08:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a0a:	f107 0320 	add.w	r3, r7, #32
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4810      	ldr	r0, [pc, #64]	; (8000a54 <MX_TIM3_Init+0xe4>)
 8000a12:	f002 fa5d 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a1c:	f000 f8ef 	bl	8000bfe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a20:	2360      	movs	r3, #96	; 0x60
 8000a22:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a30:	1d3b      	adds	r3, r7, #4
 8000a32:	2200      	movs	r2, #0
 8000a34:	4619      	mov	r1, r3
 8000a36:	4807      	ldr	r0, [pc, #28]	; (8000a54 <MX_TIM3_Init+0xe4>)
 8000a38:	f001 fe24 	bl	8002684 <HAL_TIM_PWM_ConfigChannel>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a42:	f000 f8dc 	bl	8000bfe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a46:	4803      	ldr	r0, [pc, #12]	; (8000a54 <MX_TIM3_Init+0xe4>)
 8000a48:	f000 faf4 	bl	8001034 <HAL_TIM_MspPostInit>

}
 8000a4c:	bf00      	nop
 8000a4e:	3738      	adds	r7, #56	; 0x38
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	200002d4 	.word	0x200002d4
 8000a58:	40000400 	.word	0x40000400

08000a5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a62:	4a12      	ldr	r2, [pc, #72]	; (8000aac <MX_USART2_UART_Init+0x50>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a66:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b09      	ldr	r3, [pc, #36]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a92:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <MX_USART2_UART_Init+0x4c>)
 8000a94:	f002 fa8c 	bl	8002fb0 <HAL_UART_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a9e:	f000 f8ae 	bl	8000bfe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000384 	.word	0x20000384
 8000aac:	40004400 	.word	0x40004400

08000ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	4b43      	ldr	r3, [pc, #268]	; (8000bd4 <MX_GPIO_Init+0x124>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	4a42      	ldr	r2, [pc, #264]	; (8000bd4 <MX_GPIO_Init+0x124>)
 8000aca:	f043 0304 	orr.w	r3, r3, #4
 8000ace:	6193      	str	r3, [r2, #24]
 8000ad0:	4b40      	ldr	r3, [pc, #256]	; (8000bd4 <MX_GPIO_Init+0x124>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	f003 0304 	and.w	r3, r3, #4
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000adc:	4b3d      	ldr	r3, [pc, #244]	; (8000bd4 <MX_GPIO_Init+0x124>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	4a3c      	ldr	r2, [pc, #240]	; (8000bd4 <MX_GPIO_Init+0x124>)
 8000ae2:	f043 0308 	orr.w	r3, r3, #8
 8000ae6:	6193      	str	r3, [r2, #24]
 8000ae8:	4b3a      	ldr	r3, [pc, #232]	; (8000bd4 <MX_GPIO_Init+0x124>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	f003 0308 	and.w	r3, r3, #8
 8000af0:	603b      	str	r3, [r7, #0]
 8000af2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8000afa:	4837      	ldr	r0, [pc, #220]	; (8000bd8 <MX_GPIO_Init+0x128>)
 8000afc:	f000 ff8e 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
 8000b00:	2200      	movs	r2, #0
 8000b02:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000b06:	4835      	ldr	r0, [pc, #212]	; (8000bdc <MX_GPIO_Init+0x12c>)
 8000b08:	f000 ff88 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : button_p_Pin button_1_Pin */
  GPIO_InitStruct.Pin = button_p_Pin|button_1_Pin;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b14:	2301      	movs	r3, #1
 8000b16:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f107 0308 	add.w	r3, r7, #8
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	482e      	ldr	r0, [pc, #184]	; (8000bd8 <MX_GPIO_Init+0x128>)
 8000b20:	f000 fdf8 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : button_2_Pin */
  GPIO_InitStruct.Pin = button_2_Pin;
 8000b24:	2310      	movs	r3, #16
 8000b26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button_2_GPIO_Port, &GPIO_InitStruct);
 8000b30:	f107 0308 	add.w	r3, r7, #8
 8000b34:	4619      	mov	r1, r3
 8000b36:	4828      	ldr	r0, [pc, #160]	; (8000bd8 <MX_GPIO_Init+0x128>)
 8000b38:	f000 fdec 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin ledpb_Pin */
  GPIO_InitStruct.Pin = LED_Pin|ledpb_Pin;
 8000b3c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000b40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b42:	2301      	movs	r3, #1
 8000b44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4e:	f107 0308 	add.w	r3, r7, #8
 8000b52:	4619      	mov	r1, r3
 8000b54:	4820      	ldr	r0, [pc, #128]	; (8000bd8 <MX_GPIO_Init+0x128>)
 8000b56:	f000 fddd 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : button_3_Pin */
  GPIO_InitStruct.Pin = button_3_Pin;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button_3_GPIO_Port, &GPIO_InitStruct);
 8000b66:	f107 0308 	add.w	r3, r7, #8
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	481b      	ldr	r0, [pc, #108]	; (8000bdc <MX_GPIO_Init+0x12c>)
 8000b6e:	f000 fdd1 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pins : ledpa_Pin led2b_Pin led2a_Pin */
  GPIO_InitStruct.Pin = ledpa_Pin|led2b_Pin|led2a_Pin;
 8000b72:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8000b76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b80:	2302      	movs	r3, #2
 8000b82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b84:	f107 0308 	add.w	r3, r7, #8
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4814      	ldr	r0, [pc, #80]	; (8000bdc <MX_GPIO_Init+0x12c>)
 8000b8c:	f000 fdc2 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : led1a_Pin */
  GPIO_InitStruct.Pin = led1a_Pin;
 8000b90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b96:	2301      	movs	r3, #1
 8000b98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(led1a_GPIO_Port, &GPIO_InitStruct);
 8000ba2:	f107 0308 	add.w	r3, r7, #8
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	480b      	ldr	r0, [pc, #44]	; (8000bd8 <MX_GPIO_Init+0x128>)
 8000baa:	f000 fdb3 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : led1b_Pin */
  GPIO_InitStruct.Pin = led1b_Pin;
 8000bae:	2308      	movs	r3, #8
 8000bb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(led1b_GPIO_Port, &GPIO_InitStruct);
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	; (8000bdc <MX_GPIO_Init+0x12c>)
 8000bc6:	f000 fda5 	bl	8001714 <HAL_GPIO_Init>

}
 8000bca:	bf00      	nop
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	40010800 	.word	0x40010800
 8000bdc:	40010c00 	.word	0x40010c00

08000be0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	if( htim -> Instance == TIM2 ){
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bf0:	d101      	bne.n	8000bf6 <HAL_TIM_PeriodElapsedCallback+0x16>
		SCH_Update();
 8000bf2:	f000 f867 	bl	8000cc4 <SCH_Update>
		}
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c02:	b672      	cpsid	i
}
 8000c04:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <Error_Handler+0x8>

08000c08 <SCH_Init>:
#include "main.h"
sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;

void SCH_Init(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
		current_index_task = 0;
 8000c0c:	4b03      	ldr	r3, [pc, #12]	; (8000c1c <SCH_Init+0x14>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	20000177 	.word	0x20000177

08000c20 <SCH_Add_Task>:

void SCH_Add_Task ( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS)
 8000c2c:	4b22      	ldr	r3, [pc, #136]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b27      	cmp	r3, #39	; 0x27
 8000c32:	d83c      	bhi.n	8000cae <SCH_Add_Task+0x8e>
	{

		SCH_tasks_G[current_index_task].pTask = pFunction;
 8000c34:	4b20      	ldr	r3, [pc, #128]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4a20      	ldr	r2, [pc, #128]	; (8000cbc <SCH_Add_Task+0x9c>)
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	440b      	add	r3, r1
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	4413      	add	r3, r2
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY/TIMER_CYCLE;
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	4a1b      	ldr	r2, [pc, #108]	; (8000cc0 <SCH_Add_Task+0xa0>)
 8000c54:	fba2 2303 	umull	r2, r3, r2, r3
 8000c58:	08da      	lsrs	r2, r3, #3
 8000c5a:	4918      	ldr	r1, [pc, #96]	; (8000cbc <SCH_Add_Task+0x9c>)
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	4403      	add	r3, r0
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	440b      	add	r3, r1
 8000c66:	3304      	adds	r3, #4
 8000c68:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD/TIMER_CYCLE;
 8000c6a:	4b13      	ldr	r3, [pc, #76]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a13      	ldr	r2, [pc, #76]	; (8000cc0 <SCH_Add_Task+0xa0>)
 8000c74:	fba2 2303 	umull	r2, r3, r2, r3
 8000c78:	08da      	lsrs	r2, r3, #3
 8000c7a:	4910      	ldr	r1, [pc, #64]	; (8000cbc <SCH_Add_Task+0x9c>)
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4403      	add	r3, r0
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	440b      	add	r3, r1
 8000c86:	3308      	adds	r3, #8
 8000c88:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4a0a      	ldr	r2, [pc, #40]	; (8000cbc <SCH_Add_Task+0x9c>)
 8000c92:	460b      	mov	r3, r1
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	440b      	add	r3, r1
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	4413      	add	r3, r2
 8000c9c:	330c      	adds	r3, #12
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	701a      	strb	r2, [r3, #0]
//		SCH_tasks_G[current_index_task].TaskID = current_index_task;
		current_index_task++;
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	4b03      	ldr	r3, [pc, #12]	; (8000cb8 <SCH_Add_Task+0x98>)
 8000cac:	701a      	strb	r2, [r3, #0]
//		return current_index_task-1;
	}
//	return -1;
}
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	20000177 	.word	0x20000177
 8000cbc:	200003c8 	.word	0x200003c8
 8000cc0:	cccccccd 	.word	0xcccccccd

08000cc4 <SCH_Update>:

void SCH_Update(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < current_index_task; i++)
 8000cca:	2300      	movs	r3, #0
 8000ccc:	607b      	str	r3, [r7, #4]
 8000cce:	e05d      	b.n	8000d8c <SCH_Update+0xc8>
	{
		if(SCH_tasks_G[i].Delay > 0)
 8000cd0:	4934      	ldr	r1, [pc, #208]	; (8000da4 <SCH_Update+0xe0>)
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	440b      	add	r3, r1
 8000cde:	3304      	adds	r3, #4
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d012      	beq.n	8000d0c <SCH_Update+0x48>
		{
			SCH_tasks_G[i].Delay--;
 8000ce6:	492f      	ldr	r1, [pc, #188]	; (8000da4 <SCH_Update+0xe0>)
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	4613      	mov	r3, r2
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	4413      	add	r3, r2
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	440b      	add	r3, r1
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	1e59      	subs	r1, r3, #1
 8000cfa:	482a      	ldr	r0, [pc, #168]	; (8000da4 <SCH_Update+0xe0>)
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	4403      	add	r3, r0
 8000d08:	3304      	adds	r3, #4
 8000d0a:	6019      	str	r1, [r3, #0]
		}
		if(SCH_tasks_G[i].Delay == 0)
 8000d0c:	4925      	ldr	r1, [pc, #148]	; (8000da4 <SCH_Update+0xe0>)
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	4613      	mov	r3, r2
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	4413      	add	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	440b      	add	r3, r1
 8000d1a:	3304      	adds	r3, #4
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d131      	bne.n	8000d86 <SCH_Update+0xc2>
		{
			SCH_tasks_G[i].RunMe +=1;
 8000d22:	4920      	ldr	r1, [pc, #128]	; (8000da4 <SCH_Update+0xe0>)
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	4613      	mov	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4413      	add	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	440b      	add	r3, r1
 8000d30:	330c      	adds	r3, #12
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	3301      	adds	r3, #1
 8000d36:	b2d8      	uxtb	r0, r3
 8000d38:	491a      	ldr	r1, [pc, #104]	; (8000da4 <SCH_Update+0xe0>)
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	4413      	add	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	440b      	add	r3, r1
 8000d46:	330c      	adds	r3, #12
 8000d48:	4602      	mov	r2, r0
 8000d4a:	701a      	strb	r2, [r3, #0]
			if(SCH_tasks_G[i].Period)
 8000d4c:	4915      	ldr	r1, [pc, #84]	; (8000da4 <SCH_Update+0xe0>)
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	4613      	mov	r3, r2
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	440b      	add	r3, r1
 8000d5a:	3308      	adds	r3, #8
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d011      	beq.n	8000d86 <SCH_Update+0xc2>
					SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8000d62:	4910      	ldr	r1, [pc, #64]	; (8000da4 <SCH_Update+0xe0>)
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	4613      	mov	r3, r2
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	4413      	add	r3, r2
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	440b      	add	r3, r1
 8000d70:	3308      	adds	r3, #8
 8000d72:	6819      	ldr	r1, [r3, #0]
 8000d74:	480b      	ldr	r0, [pc, #44]	; (8000da4 <SCH_Update+0xe0>)
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	4403      	add	r3, r0
 8000d82:	3304      	adds	r3, #4
 8000d84:	6019      	str	r1, [r3, #0]
	for(int i = 0 ; i < current_index_task; i++)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <SCH_Update+0xe4>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	461a      	mov	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4293      	cmp	r3, r2
 8000d96:	db9b      	blt.n	8000cd0 <SCH_Update+0xc>
		}

	}
}
 8000d98:	bf00      	nop
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	200003c8 	.word	0x200003c8
 8000da8:	20000177 	.word	0x20000177

08000dac <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
	for( int i = 0; i < current_index_task; i++)
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	e051      	b.n	8000e5c <SCH_Dispatch_Tasks+0xb0>
	{
		if(SCH_tasks_G[i].RunMe > 0)
 8000db8:	492e      	ldr	r1, [pc, #184]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	440b      	add	r3, r1
 8000dc6:	330c      	adds	r3, #12
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d043      	beq.n	8000e56 <SCH_Dispatch_Tasks+0xaa>
		{
			SCH_tasks_G[i].RunMe--;
 8000dce:	4929      	ldr	r1, [pc, #164]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	4413      	add	r3, r2
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	440b      	add	r3, r1
 8000ddc:	330c      	adds	r3, #12
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	3b01      	subs	r3, #1
 8000de2:	b2d8      	uxtb	r0, r3
 8000de4:	4923      	ldr	r1, [pc, #140]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	440b      	add	r3, r1
 8000df2:	330c      	adds	r3, #12
 8000df4:	4602      	mov	r2, r0
 8000df6:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 8000df8:	491e      	ldr	r1, [pc, #120]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	4413      	add	r3, r2
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	440b      	add	r3, r1
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4798      	blx	r3
			if(SCH_tasks_G[i].Delay == 0 && SCH_tasks_G[i].Period == 0 && SCH_tasks_G[i].RunMe == 0)
 8000e0a:	491a      	ldr	r1, [pc, #104]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	4413      	add	r3, r2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	440b      	add	r3, r1
 8000e18:	3304      	adds	r3, #4
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d11a      	bne.n	8000e56 <SCH_Dispatch_Tasks+0xaa>
 8000e20:	4914      	ldr	r1, [pc, #80]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	4613      	mov	r3, r2
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	4413      	add	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	440b      	add	r3, r1
 8000e2e:	3308      	adds	r3, #8
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d10f      	bne.n	8000e56 <SCH_Dispatch_Tasks+0xaa>
 8000e36:	490f      	ldr	r1, [pc, #60]	; (8000e74 <SCH_Dispatch_Tasks+0xc8>)
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	440b      	add	r3, r1
 8000e44:	330c      	adds	r3, #12
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d104      	bne.n	8000e56 <SCH_Dispatch_Tasks+0xaa>
			{
				SCH_Delete_Task(i);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 f813 	bl	8000e7c <SCH_Delete_Task>
	for( int i = 0; i < current_index_task; i++)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <SCH_Dispatch_Tasks+0xcc>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4293      	cmp	r3, r2
 8000e66:	dba7      	blt.n	8000db8 <SCH_Dispatch_Tasks+0xc>
			}
		}

	}
}
 8000e68:	bf00      	nop
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	200003c8 	.word	0x200003c8
 8000e78:	20000177 	.word	0x20000177

08000e7c <SCH_Delete_Task>:

void SCH_Delete_Task(const uint8_t TASK_INDEX)//in array index is taskid
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
   if(TASK_INDEX >= current_index_task)
 8000e86:	4b34      	ldr	r3, [pc, #208]	; (8000f58 <SCH_Delete_Task+0xdc>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	79fa      	ldrb	r2, [r7, #7]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d25d      	bcs.n	8000f4c <SCH_Delete_Task+0xd0>
   {
	   return ;
   }
   else
   {
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	e04d      	b.n	8000f32 <SCH_Delete_Task+0xb6>
	   {
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	4930      	ldr	r1, [pc, #192]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	4413      	add	r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	440b      	add	r3, r1
 8000ea6:	6819      	ldr	r1, [r3, #0]
 8000ea8:	482c      	ldr	r0, [pc, #176]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000eaa:	68fa      	ldr	r2, [r7, #12]
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	4403      	add	r3, r0
 8000eb6:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	1c5a      	adds	r2, r3, #1
 8000ebc:	4927      	ldr	r1, [pc, #156]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	3304      	adds	r3, #4
 8000eca:	6819      	ldr	r1, [r3, #0]
 8000ecc:	4823      	ldr	r0, [pc, #140]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	4413      	add	r3, r2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	4403      	add	r3, r0
 8000eda:	3304      	adds	r3, #4
 8000edc:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	1c5a      	adds	r2, r3, #1
 8000ee2:	491e      	ldr	r1, [pc, #120]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	4413      	add	r3, r2
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	440b      	add	r3, r1
 8000eee:	3308      	adds	r3, #8
 8000ef0:	6819      	ldr	r1, [r3, #0]
 8000ef2:	481a      	ldr	r0, [pc, #104]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	4413      	add	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	4403      	add	r3, r0
 8000f00:	3308      	adds	r3, #8
 8000f02:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	1c5a      	adds	r2, r3, #1
 8000f08:	4914      	ldr	r1, [pc, #80]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	440b      	add	r3, r1
 8000f14:	330c      	adds	r3, #12
 8000f16:	7818      	ldrb	r0, [r3, #0]
 8000f18:	4910      	ldr	r1, [pc, #64]	; (8000f5c <SCH_Delete_Task+0xe0>)
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	4413      	add	r3, r2
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	440b      	add	r3, r1
 8000f26:	330c      	adds	r3, #12
 8000f28:	4602      	mov	r2, r0
 8000f2a:	701a      	strb	r2, [r3, #0]
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <SCH_Delete_Task+0xdc>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	dbab      	blt.n	8000e96 <SCH_Delete_Task+0x1a>
	   }

	   current_index_task--;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <SCH_Delete_Task+0xdc>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <SCH_Delete_Task+0xdc>)
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	e000      	b.n	8000f4e <SCH_Delete_Task+0xd2>
	   return ;
 8000f4c:	bf00      	nop
//	   return ;
   }
}
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000177 	.word	0x20000177
 8000f5c:	200003c8 	.word	0x200003c8

08000f60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f66:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <HAL_MspInit+0x5c>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	4a14      	ldr	r2, [pc, #80]	; (8000fbc <HAL_MspInit+0x5c>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6193      	str	r3, [r2, #24]
 8000f72:	4b12      	ldr	r3, [pc, #72]	; (8000fbc <HAL_MspInit+0x5c>)
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <HAL_MspInit+0x5c>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	4a0e      	ldr	r2, [pc, #56]	; (8000fbc <HAL_MspInit+0x5c>)
 8000f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f88:	61d3      	str	r3, [r2, #28]
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <HAL_MspInit+0x5c>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f96:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <HAL_MspInit+0x60>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <HAL_MspInit+0x60>)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	40010000 	.word	0x40010000

08000fc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fd4:	d114      	bne.n	8001000 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd6:	4b15      	ldr	r3, [pc, #84]	; (800102c <HAL_TIM_Base_MspInit+0x68>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	4a14      	ldr	r2, [pc, #80]	; (800102c <HAL_TIM_Base_MspInit+0x68>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	61d3      	str	r3, [r2, #28]
 8000fe2:	4b12      	ldr	r3, [pc, #72]	; (800102c <HAL_TIM_Base_MspInit+0x68>)
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	201c      	movs	r0, #28
 8000ff4:	f000 faa7 	bl	8001546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ff8:	201c      	movs	r0, #28
 8000ffa:	f000 fac0 	bl	800157e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ffe:	e010      	b.n	8001022 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a0a      	ldr	r2, [pc, #40]	; (8001030 <HAL_TIM_Base_MspInit+0x6c>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d10b      	bne.n	8001022 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800100a:	4b08      	ldr	r3, [pc, #32]	; (800102c <HAL_TIM_Base_MspInit+0x68>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	4a07      	ldr	r2, [pc, #28]	; (800102c <HAL_TIM_Base_MspInit+0x68>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	61d3      	str	r3, [r2, #28]
 8001016:	4b05      	ldr	r3, [pc, #20]	; (800102c <HAL_TIM_Base_MspInit+0x68>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
}
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40021000 	.word	0x40021000
 8001030:	40000400 	.word	0x40000400

08001034 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a0f      	ldr	r2, [pc, #60]	; (800108c <HAL_TIM_MspPostInit+0x58>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d117      	bne.n	8001084 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001054:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <HAL_TIM_MspPostInit+0x5c>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a0d      	ldr	r2, [pc, #52]	; (8001090 <HAL_TIM_MspPostInit+0x5c>)
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	6193      	str	r3, [r2, #24]
 8001060:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_TIM_MspPostInit+0x5c>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800106c:	2340      	movs	r3, #64	; 0x40
 800106e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001074:	2302      	movs	r3, #2
 8001076:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	4619      	mov	r1, r3
 800107e:	4805      	ldr	r0, [pc, #20]	; (8001094 <HAL_TIM_MspPostInit+0x60>)
 8001080:	f000 fb48 	bl	8001714 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001084:	bf00      	nop
 8001086:	3720      	adds	r7, #32
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40000400 	.word	0x40000400
 8001090:	40021000 	.word	0x40021000
 8001094:	40010800 	.word	0x40010800

08001098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 0310 	add.w	r3, r7, #16
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a1f      	ldr	r2, [pc, #124]	; (8001130 <HAL_UART_MspInit+0x98>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d137      	bne.n	8001128 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010b8:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <HAL_UART_MspInit+0x9c>)
 80010ba:	69db      	ldr	r3, [r3, #28]
 80010bc:	4a1d      	ldr	r2, [pc, #116]	; (8001134 <HAL_UART_MspInit+0x9c>)
 80010be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c2:	61d3      	str	r3, [r2, #28]
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <HAL_UART_MspInit+0x9c>)
 80010c6:	69db      	ldr	r3, [r3, #28]
 80010c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d0:	4b18      	ldr	r3, [pc, #96]	; (8001134 <HAL_UART_MspInit+0x9c>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	4a17      	ldr	r2, [pc, #92]	; (8001134 <HAL_UART_MspInit+0x9c>)
 80010d6:	f043 0304 	orr.w	r3, r3, #4
 80010da:	6193      	str	r3, [r2, #24]
 80010dc:	4b15      	ldr	r3, [pc, #84]	; (8001134 <HAL_UART_MspInit+0x9c>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	60bb      	str	r3, [r7, #8]
 80010e6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010e8:	2304      	movs	r3, #4
 80010ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f0:	2303      	movs	r3, #3
 80010f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	4619      	mov	r1, r3
 80010fa:	480f      	ldr	r0, [pc, #60]	; (8001138 <HAL_UART_MspInit+0xa0>)
 80010fc:	f000 fb0a 	bl	8001714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001100:	2308      	movs	r3, #8
 8001102:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110c:	f107 0310 	add.w	r3, r7, #16
 8001110:	4619      	mov	r1, r3
 8001112:	4809      	ldr	r0, [pc, #36]	; (8001138 <HAL_UART_MspInit+0xa0>)
 8001114:	f000 fafe 	bl	8001714 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	2100      	movs	r1, #0
 800111c:	2026      	movs	r0, #38	; 0x26
 800111e:	f000 fa12 	bl	8001546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001122:	2026      	movs	r0, #38	; 0x26
 8001124:	f000 fa2b 	bl	800157e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001128:	bf00      	nop
 800112a:	3720      	adds	r7, #32
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40004400 	.word	0x40004400
 8001134:	40021000 	.word	0x40021000
 8001138:	40010800 	.word	0x40010800

0800113c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001140:	e7fe      	b.n	8001140 <NMI_Handler+0x4>

08001142 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001142:	b480      	push	{r7}
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001146:	e7fe      	b.n	8001146 <HardFault_Handler+0x4>

08001148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800114c:	e7fe      	b.n	800114c <MemManage_Handler+0x4>

0800114e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800114e:	b480      	push	{r7}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001152:	e7fe      	b.n	8001152 <BusFault_Handler+0x4>

08001154 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <UsageFault_Handler+0x4>

0800115a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr

08001166 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr

08001172 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001182:	f000 f8ed 	bl	8001360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001190:	4802      	ldr	r0, [pc, #8]	; (800119c <TIM2_IRQHandler+0x10>)
 8001192:	f001 f96f 	bl	8002474 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	2000033c 	.word	0x2000033c

080011a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011a4:	4802      	ldr	r0, [pc, #8]	; (80011b0 <USART2_IRQHandler+0x10>)
 80011a6:	f002 f813 	bl	80031d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000384 	.word	0x20000384

080011b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011bc:	4a14      	ldr	r2, [pc, #80]	; (8001210 <_sbrk+0x5c>)
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <_sbrk+0x60>)
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c8:	4b13      	ldr	r3, [pc, #76]	; (8001218 <_sbrk+0x64>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d102      	bne.n	80011d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <_sbrk+0x64>)
 80011d2:	4a12      	ldr	r2, [pc, #72]	; (800121c <_sbrk+0x68>)
 80011d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <_sbrk+0x64>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4413      	add	r3, r2
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d207      	bcs.n	80011f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e4:	f002 fc1c 	bl	8003a20 <__errno>
 80011e8:	4603      	mov	r3, r0
 80011ea:	220c      	movs	r2, #12
 80011ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295
 80011f2:	e009      	b.n	8001208 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <_sbrk+0x64>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011fa:	4b07      	ldr	r3, [pc, #28]	; (8001218 <_sbrk+0x64>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	4a05      	ldr	r2, [pc, #20]	; (8001218 <_sbrk+0x64>)
 8001204:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001206:	68fb      	ldr	r3, [r7, #12]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20005000 	.word	0x20005000
 8001214:	00000400 	.word	0x00000400
 8001218:	20000178 	.word	0x20000178
 800121c:	20000700 	.word	0x20000700

08001220 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr

0800122c <setTimer0>:
int timerOut1_counter = 0;

int timerOut2_flag = 0;
int timerOut2_counter = 0;

void setTimer0(int duration){
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 8001234:	4a05      	ldr	r2, [pc, #20]	; (800124c <setTimer0+0x20>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <setTimer0+0x24>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
};
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000180 	.word	0x20000180
 8001250:	2000017c 	.word	0x2000017c

08001254 <timerRun0>:
	timerOut2_flag = 0;
	timerOut2_counter = duration;
};


void timerRun0(){
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
	if(timer0_counter > 0 )
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <timerRun0+0x2c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	dd0b      	ble.n	8001278 <timerRun0+0x24>
	{
		timer0_counter --;
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <timerRun0+0x2c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	3b01      	subs	r3, #1
 8001266:	4a06      	ldr	r2, [pc, #24]	; (8001280 <timerRun0+0x2c>)
 8001268:	6013      	str	r3, [r2, #0]
		if(timer0_counter <=0){
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <timerRun0+0x2c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	dc02      	bgt.n	8001278 <timerRun0+0x24>
			timer0_flag=1;
 8001272:	4b04      	ldr	r3, [pc, #16]	; (8001284 <timerRun0+0x30>)
 8001274:	2201      	movs	r2, #1
 8001276:	601a      	str	r2, [r3, #0]
		}
	}
};
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	20000180 	.word	0x20000180
 8001284:	2000017c 	.word	0x2000017c

08001288 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001288:	480c      	ldr	r0, [pc, #48]	; (80012bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800128a:	490d      	ldr	r1, [pc, #52]	; (80012c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800128c:	4a0d      	ldr	r2, [pc, #52]	; (80012c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001290:	e002      	b.n	8001298 <LoopCopyDataInit>

08001292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001296:	3304      	adds	r3, #4

08001298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800129c:	d3f9      	bcc.n	8001292 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800129e:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a0:	4c0a      	ldr	r4, [pc, #40]	; (80012cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a4:	e001      	b.n	80012aa <LoopFillZerobss>

080012a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012a8:	3204      	adds	r2, #4

080012aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ac:	d3fb      	bcc.n	80012a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012ae:	f7ff ffb7 	bl	8001220 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012b2:	f002 fbbb 	bl	8003a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012b6:	f7ff fa7d 	bl	80007b4 <main>
  bx lr
 80012ba:	4770      	bx	lr
  ldr r0, =_sdata
 80012bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c0:	2000013c 	.word	0x2000013c
  ldr r2, =_sidata
 80012c4:	080043d8 	.word	0x080043d8
  ldr r2, =_sbss
 80012c8:	2000013c 	.word	0x2000013c
  ldr r4, =_ebss
 80012cc:	200006fc 	.word	0x200006fc

080012d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012d0:	e7fe      	b.n	80012d0 <ADC1_2_IRQHandler>
	...

080012d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <HAL_Init+0x28>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a07      	ldr	r2, [pc, #28]	; (80012fc <HAL_Init+0x28>)
 80012de:	f043 0310 	orr.w	r3, r3, #16
 80012e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e4:	2003      	movs	r0, #3
 80012e6:	f000 f923 	bl	8001530 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ea:	200f      	movs	r0, #15
 80012ec:	f000 f808 	bl	8001300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f0:	f7ff fe36 	bl	8000f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40022000 	.word	0x40022000

08001300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001308:	4b12      	ldr	r3, [pc, #72]	; (8001354 <HAL_InitTick+0x54>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b12      	ldr	r3, [pc, #72]	; (8001358 <HAL_InitTick+0x58>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4619      	mov	r1, r3
 8001312:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001316:	fbb3 f3f1 	udiv	r3, r3, r1
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	4618      	mov	r0, r3
 8001320:	f000 f93b 	bl	800159a <HAL_SYSTICK_Config>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e00e      	b.n	800134c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b0f      	cmp	r3, #15
 8001332:	d80a      	bhi.n	800134a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001334:	2200      	movs	r2, #0
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	f04f 30ff 	mov.w	r0, #4294967295
 800133c:	f000 f903 	bl	8001546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001340:	4a06      	ldr	r2, [pc, #24]	; (800135c <HAL_InitTick+0x5c>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
 8001348:	e000      	b.n	800134c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
}
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200000cc 	.word	0x200000cc
 8001358:	200000d4 	.word	0x200000d4
 800135c:	200000d0 	.word	0x200000d0

08001360 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001364:	4b05      	ldr	r3, [pc, #20]	; (800137c <HAL_IncTick+0x1c>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <HAL_IncTick+0x20>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4413      	add	r3, r2
 8001370:	4a03      	ldr	r2, [pc, #12]	; (8001380 <HAL_IncTick+0x20>)
 8001372:	6013      	str	r3, [r2, #0]
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	200000d4 	.word	0x200000d4
 8001380:	200006e8 	.word	0x200006e8

08001384 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return uwTick;
 8001388:	4b02      	ldr	r3, [pc, #8]	; (8001394 <HAL_GetTick+0x10>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr
 8001394:	200006e8 	.word	0x200006e8

08001398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ae:	68ba      	ldr	r2, [r7, #8]
 80013b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b4:	4013      	ands	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ca:	4a04      	ldr	r2, [pc, #16]	; (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	60d3      	str	r3, [r2, #12]
}
 80013d0:	bf00      	nop
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e4:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <__NVIC_GetPriorityGrouping+0x18>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	f003 0307 	and.w	r3, r3, #7
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	2b00      	cmp	r3, #0
 800140c:	db0b      	blt.n	8001426 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	f003 021f 	and.w	r2, r3, #31
 8001414:	4906      	ldr	r1, [pc, #24]	; (8001430 <__NVIC_EnableIRQ+0x34>)
 8001416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141a:	095b      	lsrs	r3, r3, #5
 800141c:	2001      	movs	r0, #1
 800141e:	fa00 f202 	lsl.w	r2, r0, r2
 8001422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	e000e100 	.word	0xe000e100

08001434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	6039      	str	r1, [r7, #0]
 800143e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	2b00      	cmp	r3, #0
 8001446:	db0a      	blt.n	800145e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	490c      	ldr	r1, [pc, #48]	; (8001480 <__NVIC_SetPriority+0x4c>)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800145c:	e00a      	b.n	8001474 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4908      	ldr	r1, [pc, #32]	; (8001484 <__NVIC_SetPriority+0x50>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3b04      	subs	r3, #4
 800146c:	0112      	lsls	r2, r2, #4
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	440b      	add	r3, r1
 8001472:	761a      	strb	r2, [r3, #24]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000e100 	.word	0xe000e100
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	; 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f1c3 0307 	rsb	r3, r3, #7
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	bf28      	it	cs
 80014a6:	2304      	movcs	r3, #4
 80014a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3304      	adds	r3, #4
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d902      	bls.n	80014b8 <NVIC_EncodePriority+0x30>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3b03      	subs	r3, #3
 80014b6:	e000      	b.n	80014ba <NVIC_EncodePriority+0x32>
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43d9      	mvns	r1, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	4313      	orrs	r3, r2
         );
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3724      	adds	r7, #36	; 0x24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014fc:	d301      	bcc.n	8001502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014fe:	2301      	movs	r3, #1
 8001500:	e00f      	b.n	8001522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001502:	4a0a      	ldr	r2, [pc, #40]	; (800152c <SysTick_Config+0x40>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3b01      	subs	r3, #1
 8001508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150a:	210f      	movs	r1, #15
 800150c:	f04f 30ff 	mov.w	r0, #4294967295
 8001510:	f7ff ff90 	bl	8001434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <SysTick_Config+0x40>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151a:	4b04      	ldr	r3, [pc, #16]	; (800152c <SysTick_Config+0x40>)
 800151c:	2207      	movs	r2, #7
 800151e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	e000e010 	.word	0xe000e010

08001530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff2d 	bl	8001398 <__NVIC_SetPriorityGrouping>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001558:	f7ff ff42 	bl	80013e0 <__NVIC_GetPriorityGrouping>
 800155c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	6978      	ldr	r0, [r7, #20]
 8001564:	f7ff ff90 	bl	8001488 <NVIC_EncodePriority>
 8001568:	4602      	mov	r2, r0
 800156a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff5f 	bl	8001434 <__NVIC_SetPriority>
}
 8001576:	bf00      	nop
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff35 	bl	80013fc <__NVIC_EnableIRQ>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ffa2 	bl	80014ec <SysTick_Config>
 80015a8:	4603      	mov	r3, r0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015ba:	2300      	movs	r3, #0
 80015bc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d008      	beq.n	80015da <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2204      	movs	r2, #4
 80015cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e020      	b.n	800161c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 020e 	bic.w	r2, r2, #14
 80015e8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f022 0201 	bic.w	r2, r2, #1
 80015f8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001602:	2101      	movs	r1, #1
 8001604:	fa01 f202 	lsl.w	r2, r1, r2
 8001608:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2201      	movs	r2, #1
 800160e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800161a:	7bfb      	ldrb	r3, [r7, #15]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
	...

08001628 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800163a:	2b02      	cmp	r3, #2
 800163c:	d005      	beq.n	800164a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2204      	movs	r2, #4
 8001642:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	e051      	b.n	80016ee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 020e 	bic.w	r2, r2, #14
 8001658:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 0201 	bic.w	r2, r2, #1
 8001668:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a22      	ldr	r2, [pc, #136]	; (80016f8 <HAL_DMA_Abort_IT+0xd0>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d029      	beq.n	80016c8 <HAL_DMA_Abort_IT+0xa0>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a20      	ldr	r2, [pc, #128]	; (80016fc <HAL_DMA_Abort_IT+0xd4>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d022      	beq.n	80016c4 <HAL_DMA_Abort_IT+0x9c>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a1f      	ldr	r2, [pc, #124]	; (8001700 <HAL_DMA_Abort_IT+0xd8>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d01a      	beq.n	80016be <HAL_DMA_Abort_IT+0x96>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a1d      	ldr	r2, [pc, #116]	; (8001704 <HAL_DMA_Abort_IT+0xdc>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d012      	beq.n	80016b8 <HAL_DMA_Abort_IT+0x90>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a1c      	ldr	r2, [pc, #112]	; (8001708 <HAL_DMA_Abort_IT+0xe0>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d00a      	beq.n	80016b2 <HAL_DMA_Abort_IT+0x8a>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a1a      	ldr	r2, [pc, #104]	; (800170c <HAL_DMA_Abort_IT+0xe4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d102      	bne.n	80016ac <HAL_DMA_Abort_IT+0x84>
 80016a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80016aa:	e00e      	b.n	80016ca <HAL_DMA_Abort_IT+0xa2>
 80016ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016b0:	e00b      	b.n	80016ca <HAL_DMA_Abort_IT+0xa2>
 80016b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016b6:	e008      	b.n	80016ca <HAL_DMA_Abort_IT+0xa2>
 80016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016bc:	e005      	b.n	80016ca <HAL_DMA_Abort_IT+0xa2>
 80016be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016c2:	e002      	b.n	80016ca <HAL_DMA_Abort_IT+0xa2>
 80016c4:	2310      	movs	r3, #16
 80016c6:	e000      	b.n	80016ca <HAL_DMA_Abort_IT+0xa2>
 80016c8:	2301      	movs	r3, #1
 80016ca:	4a11      	ldr	r2, [pc, #68]	; (8001710 <HAL_DMA_Abort_IT+0xe8>)
 80016cc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	4798      	blx	r3
    } 
  }
  return status;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40020008 	.word	0x40020008
 80016fc:	4002001c 	.word	0x4002001c
 8001700:	40020030 	.word	0x40020030
 8001704:	40020044 	.word	0x40020044
 8001708:	40020058 	.word	0x40020058
 800170c:	4002006c 	.word	0x4002006c
 8001710:	40020000 	.word	0x40020000

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b08b      	sub	sp, #44	; 0x2c
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001726:	e169      	b.n	80019fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001728:	2201      	movs	r2, #1
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	69fa      	ldr	r2, [r7, #28]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	429a      	cmp	r2, r3
 8001742:	f040 8158 	bne.w	80019f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4a9a      	ldr	r2, [pc, #616]	; (80019b4 <HAL_GPIO_Init+0x2a0>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d05e      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001750:	4a98      	ldr	r2, [pc, #608]	; (80019b4 <HAL_GPIO_Init+0x2a0>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d875      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001756:	4a98      	ldr	r2, [pc, #608]	; (80019b8 <HAL_GPIO_Init+0x2a4>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d058      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 800175c:	4a96      	ldr	r2, [pc, #600]	; (80019b8 <HAL_GPIO_Init+0x2a4>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d86f      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001762:	4a96      	ldr	r2, [pc, #600]	; (80019bc <HAL_GPIO_Init+0x2a8>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d052      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001768:	4a94      	ldr	r2, [pc, #592]	; (80019bc <HAL_GPIO_Init+0x2a8>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d869      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800176e:	4a94      	ldr	r2, [pc, #592]	; (80019c0 <HAL_GPIO_Init+0x2ac>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d04c      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001774:	4a92      	ldr	r2, [pc, #584]	; (80019c0 <HAL_GPIO_Init+0x2ac>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d863      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800177a:	4a92      	ldr	r2, [pc, #584]	; (80019c4 <HAL_GPIO_Init+0x2b0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d046      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001780:	4a90      	ldr	r2, [pc, #576]	; (80019c4 <HAL_GPIO_Init+0x2b0>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d85d      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001786:	2b12      	cmp	r3, #18
 8001788:	d82a      	bhi.n	80017e0 <HAL_GPIO_Init+0xcc>
 800178a:	2b12      	cmp	r3, #18
 800178c:	d859      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800178e:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <HAL_GPIO_Init+0x80>)
 8001790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001794:	0800180f 	.word	0x0800180f
 8001798:	080017e9 	.word	0x080017e9
 800179c:	080017fb 	.word	0x080017fb
 80017a0:	0800183d 	.word	0x0800183d
 80017a4:	08001843 	.word	0x08001843
 80017a8:	08001843 	.word	0x08001843
 80017ac:	08001843 	.word	0x08001843
 80017b0:	08001843 	.word	0x08001843
 80017b4:	08001843 	.word	0x08001843
 80017b8:	08001843 	.word	0x08001843
 80017bc:	08001843 	.word	0x08001843
 80017c0:	08001843 	.word	0x08001843
 80017c4:	08001843 	.word	0x08001843
 80017c8:	08001843 	.word	0x08001843
 80017cc:	08001843 	.word	0x08001843
 80017d0:	08001843 	.word	0x08001843
 80017d4:	08001843 	.word	0x08001843
 80017d8:	080017f1 	.word	0x080017f1
 80017dc:	08001805 	.word	0x08001805
 80017e0:	4a79      	ldr	r2, [pc, #484]	; (80019c8 <HAL_GPIO_Init+0x2b4>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017e6:	e02c      	b.n	8001842 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	623b      	str	r3, [r7, #32]
          break;
 80017ee:	e029      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	3304      	adds	r3, #4
 80017f6:	623b      	str	r3, [r7, #32]
          break;
 80017f8:	e024      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	3308      	adds	r3, #8
 8001800:	623b      	str	r3, [r7, #32]
          break;
 8001802:	e01f      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	330c      	adds	r3, #12
 800180a:	623b      	str	r3, [r7, #32]
          break;
 800180c:	e01a      	b.n	8001844 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001816:	2304      	movs	r3, #4
 8001818:	623b      	str	r3, [r7, #32]
          break;
 800181a:	e013      	b.n	8001844 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d105      	bne.n	8001830 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001824:	2308      	movs	r3, #8
 8001826:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69fa      	ldr	r2, [r7, #28]
 800182c:	611a      	str	r2, [r3, #16]
          break;
 800182e:	e009      	b.n	8001844 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001830:	2308      	movs	r3, #8
 8001832:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	615a      	str	r2, [r3, #20]
          break;
 800183a:	e003      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800183c:	2300      	movs	r3, #0
 800183e:	623b      	str	r3, [r7, #32]
          break;
 8001840:	e000      	b.n	8001844 <HAL_GPIO_Init+0x130>
          break;
 8001842:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2bff      	cmp	r3, #255	; 0xff
 8001848:	d801      	bhi.n	800184e <HAL_GPIO_Init+0x13a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	e001      	b.n	8001852 <HAL_GPIO_Init+0x13e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3304      	adds	r3, #4
 8001852:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	2bff      	cmp	r3, #255	; 0xff
 8001858:	d802      	bhi.n	8001860 <HAL_GPIO_Init+0x14c>
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	e002      	b.n	8001866 <HAL_GPIO_Init+0x152>
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	3b08      	subs	r3, #8
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	210f      	movs	r1, #15
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	401a      	ands	r2, r3
 8001878:	6a39      	ldr	r1, [r7, #32]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	431a      	orrs	r2, r3
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 80b1 	beq.w	80019f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001894:	4b4d      	ldr	r3, [pc, #308]	; (80019cc <HAL_GPIO_Init+0x2b8>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4a4c      	ldr	r2, [pc, #304]	; (80019cc <HAL_GPIO_Init+0x2b8>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6193      	str	r3, [r2, #24]
 80018a0:	4b4a      	ldr	r3, [pc, #296]	; (80019cc <HAL_GPIO_Init+0x2b8>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018ac:	4a48      	ldr	r2, [pc, #288]	; (80019d0 <HAL_GPIO_Init+0x2bc>)
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a40      	ldr	r2, [pc, #256]	; (80019d4 <HAL_GPIO_Init+0x2c0>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d013      	beq.n	8001900 <HAL_GPIO_Init+0x1ec>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a3f      	ldr	r2, [pc, #252]	; (80019d8 <HAL_GPIO_Init+0x2c4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d00d      	beq.n	80018fc <HAL_GPIO_Init+0x1e8>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a3e      	ldr	r2, [pc, #248]	; (80019dc <HAL_GPIO_Init+0x2c8>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d007      	beq.n	80018f8 <HAL_GPIO_Init+0x1e4>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a3d      	ldr	r2, [pc, #244]	; (80019e0 <HAL_GPIO_Init+0x2cc>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d101      	bne.n	80018f4 <HAL_GPIO_Init+0x1e0>
 80018f0:	2303      	movs	r3, #3
 80018f2:	e006      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 80018f4:	2304      	movs	r3, #4
 80018f6:	e004      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 80018f8:	2302      	movs	r3, #2
 80018fa:	e002      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 8001900:	2300      	movs	r3, #0
 8001902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001904:	f002 0203 	and.w	r2, r2, #3
 8001908:	0092      	lsls	r2, r2, #2
 800190a:	4093      	lsls	r3, r2
 800190c:	68fa      	ldr	r2, [r7, #12]
 800190e:	4313      	orrs	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001912:	492f      	ldr	r1, [pc, #188]	; (80019d0 <HAL_GPIO_Init+0x2bc>)
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	089b      	lsrs	r3, r3, #2
 8001918:	3302      	adds	r3, #2
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	492c      	ldr	r1, [pc, #176]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	600b      	str	r3, [r1, #0]
 8001938:	e006      	b.n	8001948 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800193a:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	43db      	mvns	r3, r3
 8001942:	4928      	ldr	r1, [pc, #160]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001944:	4013      	ands	r3, r2
 8001946:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d006      	beq.n	8001962 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001954:	4b23      	ldr	r3, [pc, #140]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	4922      	ldr	r1, [pc, #136]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	604b      	str	r3, [r1, #4]
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001962:	4b20      	ldr	r3, [pc, #128]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	43db      	mvns	r3, r3
 800196a:	491e      	ldr	r1, [pc, #120]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 800196c:	4013      	ands	r3, r2
 800196e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d006      	beq.n	800198a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	4918      	ldr	r1, [pc, #96]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	608b      	str	r3, [r1, #8]
 8001988:	e006      	b.n	8001998 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	43db      	mvns	r3, r3
 8001992:	4914      	ldr	r1, [pc, #80]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001994:	4013      	ands	r3, r2
 8001996:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d021      	beq.n	80019e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	490e      	ldr	r1, [pc, #56]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	60cb      	str	r3, [r1, #12]
 80019b0:	e021      	b.n	80019f6 <HAL_GPIO_Init+0x2e2>
 80019b2:	bf00      	nop
 80019b4:	10320000 	.word	0x10320000
 80019b8:	10310000 	.word	0x10310000
 80019bc:	10220000 	.word	0x10220000
 80019c0:	10210000 	.word	0x10210000
 80019c4:	10120000 	.word	0x10120000
 80019c8:	10110000 	.word	0x10110000
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40010000 	.word	0x40010000
 80019d4:	40010800 	.word	0x40010800
 80019d8:	40010c00 	.word	0x40010c00
 80019dc:	40011000 	.word	0x40011000
 80019e0:	40011400 	.word	0x40011400
 80019e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019e8:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <HAL_GPIO_Init+0x304>)
 80019ea:	68da      	ldr	r2, [r3, #12]
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	43db      	mvns	r3, r3
 80019f0:	4909      	ldr	r1, [pc, #36]	; (8001a18 <HAL_GPIO_Init+0x304>)
 80019f2:	4013      	ands	r3, r2
 80019f4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80019f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f8:	3301      	adds	r3, #1
 80019fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a02:	fa22 f303 	lsr.w	r3, r2, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f47f ae8e 	bne.w	8001728 <HAL_GPIO_Init+0x14>
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	bf00      	nop
 8001a10:	372c      	adds	r7, #44	; 0x2c
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	40010400 	.word	0x40010400

08001a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	807b      	strh	r3, [r7, #2]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a2c:	787b      	ldrb	r3, [r7, #1]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a32:	887a      	ldrh	r2, [r7, #2]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a38:	e003      	b.n	8001a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a3a:	887b      	ldrh	r3, [r7, #2]
 8001a3c:	041a      	lsls	r2, r3, #16
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	611a      	str	r2, [r3, #16]
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e26c      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f000 8087 	beq.w	8001b7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a6c:	4b92      	ldr	r3, [pc, #584]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 030c 	and.w	r3, r3, #12
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d00c      	beq.n	8001a92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a78:	4b8f      	ldr	r3, [pc, #572]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 030c 	and.w	r3, r3, #12
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d112      	bne.n	8001aaa <HAL_RCC_OscConfig+0x5e>
 8001a84:	4b8c      	ldr	r3, [pc, #560]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a90:	d10b      	bne.n	8001aaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a92:	4b89      	ldr	r3, [pc, #548]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d06c      	beq.n	8001b78 <HAL_RCC_OscConfig+0x12c>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d168      	bne.n	8001b78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e246      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab2:	d106      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x76>
 8001ab4:	4b80      	ldr	r3, [pc, #512]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a7f      	ldr	r2, [pc, #508]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	e02e      	b.n	8001b20 <HAL_RCC_OscConfig+0xd4>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x98>
 8001aca:	4b7b      	ldr	r3, [pc, #492]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a7a      	ldr	r2, [pc, #488]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	4b78      	ldr	r3, [pc, #480]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a77      	ldr	r2, [pc, #476]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e01d      	b.n	8001b20 <HAL_RCC_OscConfig+0xd4>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001aec:	d10c      	bne.n	8001b08 <HAL_RCC_OscConfig+0xbc>
 8001aee:	4b72      	ldr	r3, [pc, #456]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a71      	ldr	r2, [pc, #452]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	4b6f      	ldr	r3, [pc, #444]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a6e      	ldr	r2, [pc, #440]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b04:	6013      	str	r3, [r2, #0]
 8001b06:	e00b      	b.n	8001b20 <HAL_RCC_OscConfig+0xd4>
 8001b08:	4b6b      	ldr	r3, [pc, #428]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a6a      	ldr	r2, [pc, #424]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b12:	6013      	str	r3, [r2, #0]
 8001b14:	4b68      	ldr	r3, [pc, #416]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a67      	ldr	r2, [pc, #412]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d013      	beq.n	8001b50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b28:	f7ff fc2c 	bl	8001384 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b30:	f7ff fc28 	bl	8001384 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b64      	cmp	r3, #100	; 0x64
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e1fa      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b42:	4b5d      	ldr	r3, [pc, #372]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d0f0      	beq.n	8001b30 <HAL_RCC_OscConfig+0xe4>
 8001b4e:	e014      	b.n	8001b7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7ff fc18 	bl	8001384 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b58:	f7ff fc14 	bl	8001384 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b64      	cmp	r3, #100	; 0x64
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e1e6      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b6a:	4b53      	ldr	r3, [pc, #332]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x10c>
 8001b76:	e000      	b.n	8001b7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d063      	beq.n	8001c4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b86:	4b4c      	ldr	r3, [pc, #304]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f003 030c 	and.w	r3, r3, #12
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00b      	beq.n	8001baa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b92:	4b49      	ldr	r3, [pc, #292]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	2b08      	cmp	r3, #8
 8001b9c:	d11c      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x18c>
 8001b9e:	4b46      	ldr	r3, [pc, #280]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d116      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001baa:	4b43      	ldr	r3, [pc, #268]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d005      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x176>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d001      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e1ba      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc2:	4b3d      	ldr	r3, [pc, #244]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	4939      	ldr	r1, [pc, #228]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd6:	e03a      	b.n	8001c4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d020      	beq.n	8001c22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001be0:	4b36      	ldr	r3, [pc, #216]	; (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be6:	f7ff fbcd 	bl	8001384 <HAL_GetTick>
 8001bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bee:	f7ff fbc9 	bl	8001384 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e19b      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c00:	4b2d      	ldr	r3, [pc, #180]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f0      	beq.n	8001bee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c0c:	4b2a      	ldr	r3, [pc, #168]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	4927      	ldr	r1, [pc, #156]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	600b      	str	r3, [r1, #0]
 8001c20:	e015      	b.n	8001c4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c22:	4b26      	ldr	r3, [pc, #152]	; (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c28:	f7ff fbac 	bl	8001384 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c30:	f7ff fba8 	bl	8001384 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e17a      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c42:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0308 	and.w	r3, r3, #8
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d03a      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d019      	beq.n	8001c96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c62:	4b17      	ldr	r3, [pc, #92]	; (8001cc0 <HAL_RCC_OscConfig+0x274>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c68:	f7ff fb8c 	bl	8001384 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c70:	f7ff fb88 	bl	8001384 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e15a      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c82:	4b0d      	ldr	r3, [pc, #52]	; (8001cb8 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0f0      	beq.n	8001c70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c8e:	2001      	movs	r0, #1
 8001c90:	f000 fad8 	bl	8002244 <RCC_Delay>
 8001c94:	e01c      	b.n	8001cd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c96:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <HAL_RCC_OscConfig+0x274>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c9c:	f7ff fb72 	bl	8001384 <HAL_GetTick>
 8001ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca2:	e00f      	b.n	8001cc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ca4:	f7ff fb6e 	bl	8001384 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d908      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e140      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
 8001cb6:	bf00      	nop
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	42420000 	.word	0x42420000
 8001cc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cc4:	4b9e      	ldr	r3, [pc, #632]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1e9      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 80a6 	beq.w	8001e2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ce2:	4b97      	ldr	r3, [pc, #604]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10d      	bne.n	8001d0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cee:	4b94      	ldr	r3, [pc, #592]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	4a93      	ldr	r2, [pc, #588]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf8:	61d3      	str	r3, [r2, #28]
 8001cfa:	4b91      	ldr	r3, [pc, #580]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d06:	2301      	movs	r3, #1
 8001d08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0a:	4b8e      	ldr	r3, [pc, #568]	; (8001f44 <HAL_RCC_OscConfig+0x4f8>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d118      	bne.n	8001d48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d16:	4b8b      	ldr	r3, [pc, #556]	; (8001f44 <HAL_RCC_OscConfig+0x4f8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a8a      	ldr	r2, [pc, #552]	; (8001f44 <HAL_RCC_OscConfig+0x4f8>)
 8001d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d22:	f7ff fb2f 	bl	8001384 <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d2a:	f7ff fb2b 	bl	8001384 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b64      	cmp	r3, #100	; 0x64
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e0fd      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d3c:	4b81      	ldr	r3, [pc, #516]	; (8001f44 <HAL_RCC_OscConfig+0x4f8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d0f0      	beq.n	8001d2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d106      	bne.n	8001d5e <HAL_RCC_OscConfig+0x312>
 8001d50:	4b7b      	ldr	r3, [pc, #492]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	4a7a      	ldr	r2, [pc, #488]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	6213      	str	r3, [r2, #32]
 8001d5c:	e02d      	b.n	8001dba <HAL_RCC_OscConfig+0x36e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d10c      	bne.n	8001d80 <HAL_RCC_OscConfig+0x334>
 8001d66:	4b76      	ldr	r3, [pc, #472]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	4a75      	ldr	r2, [pc, #468]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d6c:	f023 0301 	bic.w	r3, r3, #1
 8001d70:	6213      	str	r3, [r2, #32]
 8001d72:	4b73      	ldr	r3, [pc, #460]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	6a1b      	ldr	r3, [r3, #32]
 8001d76:	4a72      	ldr	r2, [pc, #456]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	f023 0304 	bic.w	r3, r3, #4
 8001d7c:	6213      	str	r3, [r2, #32]
 8001d7e:	e01c      	b.n	8001dba <HAL_RCC_OscConfig+0x36e>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	2b05      	cmp	r3, #5
 8001d86:	d10c      	bne.n	8001da2 <HAL_RCC_OscConfig+0x356>
 8001d88:	4b6d      	ldr	r3, [pc, #436]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4a6c      	ldr	r2, [pc, #432]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	f043 0304 	orr.w	r3, r3, #4
 8001d92:	6213      	str	r3, [r2, #32]
 8001d94:	4b6a      	ldr	r3, [pc, #424]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	4a69      	ldr	r2, [pc, #420]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	6213      	str	r3, [r2, #32]
 8001da0:	e00b      	b.n	8001dba <HAL_RCC_OscConfig+0x36e>
 8001da2:	4b67      	ldr	r3, [pc, #412]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	4a66      	ldr	r2, [pc, #408]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001da8:	f023 0301 	bic.w	r3, r3, #1
 8001dac:	6213      	str	r3, [r2, #32]
 8001dae:	4b64      	ldr	r3, [pc, #400]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	4a63      	ldr	r2, [pc, #396]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001db4:	f023 0304 	bic.w	r3, r3, #4
 8001db8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d015      	beq.n	8001dee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc2:	f7ff fadf 	bl	8001384 <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dc8:	e00a      	b.n	8001de0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dca:	f7ff fadb 	bl	8001384 <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e0ab      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de0:	4b57      	ldr	r3, [pc, #348]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0ee      	beq.n	8001dca <HAL_RCC_OscConfig+0x37e>
 8001dec:	e014      	b.n	8001e18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dee:	f7ff fac9 	bl	8001384 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001df4:	e00a      	b.n	8001e0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df6:	f7ff fac5 	bl	8001384 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e095      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e0c:	4b4c      	ldr	r3, [pc, #304]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1ee      	bne.n	8001df6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d105      	bne.n	8001e2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e1e:	4b48      	ldr	r3, [pc, #288]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4a47      	ldr	r2, [pc, #284]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 8081 	beq.w	8001f36 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e34:	4b42      	ldr	r3, [pc, #264]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 030c 	and.w	r3, r3, #12
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d061      	beq.n	8001f04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69db      	ldr	r3, [r3, #28]
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d146      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e48:	4b3f      	ldr	r3, [pc, #252]	; (8001f48 <HAL_RCC_OscConfig+0x4fc>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4e:	f7ff fa99 	bl	8001384 <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e56:	f7ff fa95 	bl	8001384 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e067      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e68:	4b35      	ldr	r3, [pc, #212]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1f0      	bne.n	8001e56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e7c:	d108      	bne.n	8001e90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e7e:	4b30      	ldr	r3, [pc, #192]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	492d      	ldr	r1, [pc, #180]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e90:	4b2b      	ldr	r3, [pc, #172]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a19      	ldr	r1, [r3, #32]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	430b      	orrs	r3, r1
 8001ea2:	4927      	ldr	r1, [pc, #156]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea8:	4b27      	ldr	r3, [pc, #156]	; (8001f48 <HAL_RCC_OscConfig+0x4fc>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eae:	f7ff fa69 	bl	8001384 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb6:	f7ff fa65 	bl	8001384 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e037      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ec8:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0f0      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x46a>
 8001ed4:	e02f      	b.n	8001f36 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed6:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <HAL_RCC_OscConfig+0x4fc>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff fa52 	bl	8001384 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee4:	f7ff fa4e 	bl	8001384 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e020      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef6:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x498>
 8001f02:	e018      	b.n	8001f36 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d101      	bne.n	8001f10 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e013      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_RCC_OscConfig+0x4f4>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d106      	bne.n	8001f32 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d001      	beq.n	8001f36 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40021000 	.word	0x40021000
 8001f44:	40007000 	.word	0x40007000
 8001f48:	42420060 	.word	0x42420060

08001f4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e0d0      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f60:	4b6a      	ldr	r3, [pc, #424]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0307 	and.w	r3, r3, #7
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d910      	bls.n	8001f90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6e:	4b67      	ldr	r3, [pc, #412]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f023 0207 	bic.w	r2, r3, #7
 8001f76:	4965      	ldr	r1, [pc, #404]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f7e:	4b63      	ldr	r3, [pc, #396]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d001      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e0b8      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d020      	beq.n	8001fde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fa8:	4b59      	ldr	r3, [pc, #356]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	4a58      	ldr	r2, [pc, #352]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001fae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001fb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0308 	and.w	r3, r3, #8
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d005      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fc0:	4b53      	ldr	r3, [pc, #332]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4a52      	ldr	r2, [pc, #328]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001fca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fcc:	4b50      	ldr	r3, [pc, #320]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	494d      	ldr	r1, [pc, #308]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d040      	beq.n	800206c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d107      	bne.n	8002002 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff2:	4b47      	ldr	r3, [pc, #284]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d115      	bne.n	800202a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e07f      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b02      	cmp	r3, #2
 8002008:	d107      	bne.n	800201a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200a:	4b41      	ldr	r3, [pc, #260]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d109      	bne.n	800202a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e073      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800201a:	4b3d      	ldr	r3, [pc, #244]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e06b      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800202a:	4b39      	ldr	r3, [pc, #228]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f023 0203 	bic.w	r2, r3, #3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	4936      	ldr	r1, [pc, #216]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8002038:	4313      	orrs	r3, r2
 800203a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800203c:	f7ff f9a2 	bl	8001384 <HAL_GetTick>
 8002040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002042:	e00a      	b.n	800205a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002044:	f7ff f99e 	bl	8001384 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002052:	4293      	cmp	r3, r2
 8002054:	d901      	bls.n	800205a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e053      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800205a:	4b2d      	ldr	r3, [pc, #180]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 020c 	and.w	r2, r3, #12
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	429a      	cmp	r2, r3
 800206a:	d1eb      	bne.n	8002044 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800206c:	4b27      	ldr	r3, [pc, #156]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d210      	bcs.n	800209c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207a:	4b24      	ldr	r3, [pc, #144]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 0207 	bic.w	r2, r3, #7
 8002082:	4922      	ldr	r1, [pc, #136]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208a:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_RCC_ClockConfig+0x1c0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	683a      	ldr	r2, [r7, #0]
 8002094:	429a      	cmp	r2, r3
 8002096:	d001      	beq.n	800209c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e032      	b.n	8002102 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d008      	beq.n	80020ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020a8:	4b19      	ldr	r3, [pc, #100]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	4916      	ldr	r1, [pc, #88]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d009      	beq.n	80020da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	490e      	ldr	r1, [pc, #56]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020da:	f000 f821 	bl	8002120 <HAL_RCC_GetSysClockFreq>
 80020de:	4602      	mov	r2, r0
 80020e0:	4b0b      	ldr	r3, [pc, #44]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	091b      	lsrs	r3, r3, #4
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	490a      	ldr	r1, [pc, #40]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 80020ec:	5ccb      	ldrb	r3, [r1, r3]
 80020ee:	fa22 f303 	lsr.w	r3, r2, r3
 80020f2:	4a09      	ldr	r2, [pc, #36]	; (8002118 <HAL_RCC_ClockConfig+0x1cc>)
 80020f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020f6:	4b09      	ldr	r3, [pc, #36]	; (800211c <HAL_RCC_ClockConfig+0x1d0>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff f900 	bl	8001300 <HAL_InitTick>

  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40022000 	.word	0x40022000
 8002110:	40021000 	.word	0x40021000
 8002114:	08004384 	.word	0x08004384
 8002118:	200000cc 	.word	0x200000cc
 800211c:	200000d0 	.word	0x200000d0

08002120 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002120:	b490      	push	{r4, r7}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002126:	4b2a      	ldr	r3, [pc, #168]	; (80021d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002128:	1d3c      	adds	r4, r7, #4
 800212a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800212c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002130:	f240 2301 	movw	r3, #513	; 0x201
 8002134:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	61fb      	str	r3, [r7, #28]
 800213a:	2300      	movs	r3, #0
 800213c:	61bb      	str	r3, [r7, #24]
 800213e:	2300      	movs	r3, #0
 8002140:	627b      	str	r3, [r7, #36]	; 0x24
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800214a:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f003 030c 	and.w	r3, r3, #12
 8002156:	2b04      	cmp	r3, #4
 8002158:	d002      	beq.n	8002160 <HAL_RCC_GetSysClockFreq+0x40>
 800215a:	2b08      	cmp	r3, #8
 800215c:	d003      	beq.n	8002166 <HAL_RCC_GetSysClockFreq+0x46>
 800215e:	e02d      	b.n	80021bc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002162:	623b      	str	r3, [r7, #32]
      break;
 8002164:	e02d      	b.n	80021c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	0c9b      	lsrs	r3, r3, #18
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002172:	4413      	add	r3, r2
 8002174:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002178:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d013      	beq.n	80021ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002184:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	0c5b      	lsrs	r3, r3, #17
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002192:	4413      	add	r3, r2
 8002194:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002198:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	4a0e      	ldr	r2, [pc, #56]	; (80021d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800219e:	fb02 f203 	mul.w	r2, r2, r3
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
 80021aa:	e004      	b.n	80021b6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	4a0b      	ldr	r2, [pc, #44]	; (80021dc <HAL_RCC_GetSysClockFreq+0xbc>)
 80021b0:	fb02 f303 	mul.w	r3, r2, r3
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80021b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b8:	623b      	str	r3, [r7, #32]
      break;
 80021ba:	e002      	b.n	80021c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021be:	623b      	str	r3, [r7, #32]
      break;
 80021c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021c2:	6a3b      	ldr	r3, [r7, #32]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3728      	adds	r7, #40	; 0x28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc90      	pop	{r4, r7}
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	08004374 	.word	0x08004374
 80021d4:	40021000 	.word	0x40021000
 80021d8:	007a1200 	.word	0x007a1200
 80021dc:	003d0900 	.word	0x003d0900

080021e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021e4:	4b02      	ldr	r3, [pc, #8]	; (80021f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80021e6:	681b      	ldr	r3, [r3, #0]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	200000cc 	.word	0x200000cc

080021f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021f8:	f7ff fff2 	bl	80021e0 <HAL_RCC_GetHCLKFreq>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b05      	ldr	r3, [pc, #20]	; (8002214 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	0a1b      	lsrs	r3, r3, #8
 8002204:	f003 0307 	and.w	r3, r3, #7
 8002208:	4903      	ldr	r1, [pc, #12]	; (8002218 <HAL_RCC_GetPCLK1Freq+0x24>)
 800220a:	5ccb      	ldrb	r3, [r1, r3]
 800220c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002210:	4618      	mov	r0, r3
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40021000 	.word	0x40021000
 8002218:	08004394 	.word	0x08004394

0800221c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002220:	f7ff ffde 	bl	80021e0 <HAL_RCC_GetHCLKFreq>
 8002224:	4602      	mov	r2, r0
 8002226:	4b05      	ldr	r3, [pc, #20]	; (800223c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	0adb      	lsrs	r3, r3, #11
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	4903      	ldr	r1, [pc, #12]	; (8002240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002232:	5ccb      	ldrb	r3, [r1, r3]
 8002234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002238:	4618      	mov	r0, r3
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40021000 	.word	0x40021000
 8002240:	08004394 	.word	0x08004394

08002244 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800224c:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <RCC_Delay+0x34>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a0a      	ldr	r2, [pc, #40]	; (800227c <RCC_Delay+0x38>)
 8002252:	fba2 2303 	umull	r2, r3, r2, r3
 8002256:	0a5b      	lsrs	r3, r3, #9
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002260:	bf00      	nop
  }
  while (Delay --);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1e5a      	subs	r2, r3, #1
 8002266:	60fa      	str	r2, [r7, #12]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f9      	bne.n	8002260 <RCC_Delay+0x1c>
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	200000cc 	.word	0x200000cc
 800227c:	10624dd3 	.word	0x10624dd3

08002280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e041      	b.n	8002316 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d106      	bne.n	80022ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe fe8c 	bl	8000fc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3304      	adds	r3, #4
 80022bc:	4619      	mov	r1, r3
 80022be:	4610      	mov	r0, r2
 80022c0:	f000 fb86 	bl	80029d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b01      	cmp	r3, #1
 8002332:	d001      	beq.n	8002338 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e03a      	b.n	80023ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2202      	movs	r2, #2
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f042 0201 	orr.w	r2, r2, #1
 800234e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a18      	ldr	r2, [pc, #96]	; (80023b8 <HAL_TIM_Base_Start_IT+0x98>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d00e      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x58>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002362:	d009      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x58>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a14      	ldr	r2, [pc, #80]	; (80023bc <HAL_TIM_Base_Start_IT+0x9c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d004      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x58>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a13      	ldr	r2, [pc, #76]	; (80023c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d111      	bne.n	800239c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2b06      	cmp	r3, #6
 8002388:	d010      	beq.n	80023ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0201 	orr.w	r2, r2, #1
 8002398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800239a:	e007      	b.n	80023ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 0201 	orr.w	r2, r2, #1
 80023aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	40012c00 	.word	0x40012c00
 80023bc:	40000400 	.word	0x40000400
 80023c0:	40000800 	.word	0x40000800

080023c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e041      	b.n	800245a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f839 	bl	8002462 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3304      	adds	r3, #4
 8002400:	4619      	mov	r1, r3
 8002402:	4610      	mov	r0, r2
 8002404:	f000 fae4 	bl	80029d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b02      	cmp	r3, #2
 8002488:	d122      	bne.n	80024d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b02      	cmp	r3, #2
 8002496:	d11b      	bne.n	80024d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0202 	mvn.w	r2, #2
 80024a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f003 0303 	and.w	r3, r3, #3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 fa6f 	bl	800299a <HAL_TIM_IC_CaptureCallback>
 80024bc:	e005      	b.n	80024ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 fa62 	bl	8002988 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 fa71 	bl	80029ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d122      	bne.n	8002524 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	2b04      	cmp	r3, #4
 80024ea:	d11b      	bne.n	8002524 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f06f 0204 	mvn.w	r2, #4
 80024f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2202      	movs	r2, #2
 80024fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 fa45 	bl	800299a <HAL_TIM_IC_CaptureCallback>
 8002510:	e005      	b.n	800251e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 fa38 	bl	8002988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 fa47 	bl	80029ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	2b08      	cmp	r3, #8
 8002530:	d122      	bne.n	8002578 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	2b08      	cmp	r3, #8
 800253e:	d11b      	bne.n	8002578 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f06f 0208 	mvn.w	r2, #8
 8002548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2204      	movs	r2, #4
 800254e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 fa1b 	bl	800299a <HAL_TIM_IC_CaptureCallback>
 8002564:	e005      	b.n	8002572 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 fa0e 	bl	8002988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 fa1d 	bl	80029ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	f003 0310 	and.w	r3, r3, #16
 8002582:	2b10      	cmp	r3, #16
 8002584:	d122      	bne.n	80025cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	f003 0310 	and.w	r3, r3, #16
 8002590:	2b10      	cmp	r3, #16
 8002592:	d11b      	bne.n	80025cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f06f 0210 	mvn.w	r2, #16
 800259c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2208      	movs	r2, #8
 80025a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f9f1 	bl	800299a <HAL_TIM_IC_CaptureCallback>
 80025b8:	e005      	b.n	80025c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 f9e4 	bl	8002988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f000 f9f3 	bl	80029ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d10e      	bne.n	80025f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d107      	bne.n	80025f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f06f 0201 	mvn.w	r2, #1
 80025f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7fe faf4 	bl	8000be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002602:	2b80      	cmp	r3, #128	; 0x80
 8002604:	d10e      	bne.n	8002624 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002610:	2b80      	cmp	r3, #128	; 0x80
 8002612:	d107      	bne.n	8002624 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800261c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 fcbd 	bl	8002f9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262e:	2b40      	cmp	r3, #64	; 0x40
 8002630:	d10e      	bne.n	8002650 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263c:	2b40      	cmp	r3, #64	; 0x40
 800263e:	d107      	bne.n	8002650 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f9b7 	bl	80029be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	f003 0320 	and.w	r3, r3, #32
 800265a:	2b20      	cmp	r3, #32
 800265c:	d10e      	bne.n	800267c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	f003 0320 	and.w	r3, r3, #32
 8002668:	2b20      	cmp	r3, #32
 800266a:	d107      	bne.n	800267c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f06f 0220 	mvn.w	r2, #32
 8002674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 fc88 	bl	8002f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800269a:	2302      	movs	r3, #2
 800269c:	e0ac      	b.n	80027f8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b0c      	cmp	r3, #12
 80026aa:	f200 809f 	bhi.w	80027ec <HAL_TIM_PWM_ConfigChannel+0x168>
 80026ae:	a201      	add	r2, pc, #4	; (adr r2, 80026b4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80026b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b4:	080026e9 	.word	0x080026e9
 80026b8:	080027ed 	.word	0x080027ed
 80026bc:	080027ed 	.word	0x080027ed
 80026c0:	080027ed 	.word	0x080027ed
 80026c4:	08002729 	.word	0x08002729
 80026c8:	080027ed 	.word	0x080027ed
 80026cc:	080027ed 	.word	0x080027ed
 80026d0:	080027ed 	.word	0x080027ed
 80026d4:	0800276b 	.word	0x0800276b
 80026d8:	080027ed 	.word	0x080027ed
 80026dc:	080027ed 	.word	0x080027ed
 80026e0:	080027ed 	.word	0x080027ed
 80026e4:	080027ab 	.word	0x080027ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68b9      	ldr	r1, [r7, #8]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 f9d0 	bl	8002a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	699a      	ldr	r2, [r3, #24]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0208 	orr.w	r2, r2, #8
 8002702:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699a      	ldr	r2, [r3, #24]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0204 	bic.w	r2, r2, #4
 8002712:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6999      	ldr	r1, [r3, #24]
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	430a      	orrs	r2, r1
 8002724:	619a      	str	r2, [r3, #24]
      break;
 8002726:	e062      	b.n	80027ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	4618      	mov	r0, r3
 8002730:	f000 fa16 	bl	8002b60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	699a      	ldr	r2, [r3, #24]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002742:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699a      	ldr	r2, [r3, #24]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6999      	ldr	r1, [r3, #24]
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	021a      	lsls	r2, r3, #8
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	619a      	str	r2, [r3, #24]
      break;
 8002768:	e041      	b.n	80027ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68b9      	ldr	r1, [r7, #8]
 8002770:	4618      	mov	r0, r3
 8002772:	f000 fa5f 	bl	8002c34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	69da      	ldr	r2, [r3, #28]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f042 0208 	orr.w	r2, r2, #8
 8002784:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	69da      	ldr	r2, [r3, #28]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 0204 	bic.w	r2, r2, #4
 8002794:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69d9      	ldr	r1, [r3, #28]
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	61da      	str	r2, [r3, #28]
      break;
 80027a8:	e021      	b.n	80027ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68b9      	ldr	r1, [r7, #8]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f000 faa9 	bl	8002d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	69da      	ldr	r2, [r3, #28]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69da      	ldr	r2, [r3, #28]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	69d9      	ldr	r1, [r3, #28]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	021a      	lsls	r2, r3, #8
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	61da      	str	r2, [r3, #28]
      break;
 80027ea:	e000      	b.n	80027ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80027ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <HAL_TIM_ConfigClockSource+0x18>
 8002814:	2302      	movs	r3, #2
 8002816:	e0b3      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x180>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2202      	movs	r2, #2
 8002824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002836:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800283e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002850:	d03e      	beq.n	80028d0 <HAL_TIM_ConfigClockSource+0xd0>
 8002852:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002856:	f200 8087 	bhi.w	8002968 <HAL_TIM_ConfigClockSource+0x168>
 800285a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285e:	f000 8085 	beq.w	800296c <HAL_TIM_ConfigClockSource+0x16c>
 8002862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002866:	d87f      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002868:	2b70      	cmp	r3, #112	; 0x70
 800286a:	d01a      	beq.n	80028a2 <HAL_TIM_ConfigClockSource+0xa2>
 800286c:	2b70      	cmp	r3, #112	; 0x70
 800286e:	d87b      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002870:	2b60      	cmp	r3, #96	; 0x60
 8002872:	d050      	beq.n	8002916 <HAL_TIM_ConfigClockSource+0x116>
 8002874:	2b60      	cmp	r3, #96	; 0x60
 8002876:	d877      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002878:	2b50      	cmp	r3, #80	; 0x50
 800287a:	d03c      	beq.n	80028f6 <HAL_TIM_ConfigClockSource+0xf6>
 800287c:	2b50      	cmp	r3, #80	; 0x50
 800287e:	d873      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002880:	2b40      	cmp	r3, #64	; 0x40
 8002882:	d058      	beq.n	8002936 <HAL_TIM_ConfigClockSource+0x136>
 8002884:	2b40      	cmp	r3, #64	; 0x40
 8002886:	d86f      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002888:	2b30      	cmp	r3, #48	; 0x30
 800288a:	d064      	beq.n	8002956 <HAL_TIM_ConfigClockSource+0x156>
 800288c:	2b30      	cmp	r3, #48	; 0x30
 800288e:	d86b      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002890:	2b20      	cmp	r3, #32
 8002892:	d060      	beq.n	8002956 <HAL_TIM_ConfigClockSource+0x156>
 8002894:	2b20      	cmp	r3, #32
 8002896:	d867      	bhi.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
 8002898:	2b00      	cmp	r3, #0
 800289a:	d05c      	beq.n	8002956 <HAL_TIM_ConfigClockSource+0x156>
 800289c:	2b10      	cmp	r3, #16
 800289e:	d05a      	beq.n	8002956 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80028a0:	e062      	b.n	8002968 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	6899      	ldr	r1, [r3, #8]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	f000 faee 	bl	8002e92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	609a      	str	r2, [r3, #8]
      break;
 80028ce:	e04e      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6818      	ldr	r0, [r3, #0]
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	6899      	ldr	r1, [r3, #8]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f000 fad7 	bl	8002e92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028f2:	609a      	str	r2, [r3, #8]
      break;
 80028f4:	e03b      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6818      	ldr	r0, [r3, #0]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	6859      	ldr	r1, [r3, #4]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	461a      	mov	r2, r3
 8002904:	f000 fa4e 	bl	8002da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2150      	movs	r1, #80	; 0x50
 800290e:	4618      	mov	r0, r3
 8002910:	f000 faa5 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002914:	e02b      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6818      	ldr	r0, [r3, #0]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	6859      	ldr	r1, [r3, #4]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	461a      	mov	r2, r3
 8002924:	f000 fa6c 	bl	8002e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2160      	movs	r1, #96	; 0x60
 800292e:	4618      	mov	r0, r3
 8002930:	f000 fa95 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002934:	e01b      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	6859      	ldr	r1, [r3, #4]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	461a      	mov	r2, r3
 8002944:	f000 fa2e 	bl	8002da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2140      	movs	r1, #64	; 0x40
 800294e:	4618      	mov	r0, r3
 8002950:	f000 fa85 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002954:	e00b      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4619      	mov	r1, r3
 8002960:	4610      	mov	r0, r2
 8002962:	f000 fa7c 	bl	8002e5e <TIM_ITRx_SetConfig>
        break;
 8002966:	e002      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002968:	bf00      	nop
 800296a:	e000      	b.n	800296e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800296c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800299a:	b480      	push	{r7}
 800299c:	b083      	sub	sp, #12
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4a29      	ldr	r2, [pc, #164]	; (8002a88 <TIM_Base_SetConfig+0xb8>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d00b      	beq.n	8002a00 <TIM_Base_SetConfig+0x30>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ee:	d007      	beq.n	8002a00 <TIM_Base_SetConfig+0x30>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a26      	ldr	r2, [pc, #152]	; (8002a8c <TIM_Base_SetConfig+0xbc>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d003      	beq.n	8002a00 <TIM_Base_SetConfig+0x30>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a25      	ldr	r2, [pc, #148]	; (8002a90 <TIM_Base_SetConfig+0xc0>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d108      	bne.n	8002a12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a1c      	ldr	r2, [pc, #112]	; (8002a88 <TIM_Base_SetConfig+0xb8>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00b      	beq.n	8002a32 <TIM_Base_SetConfig+0x62>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a20:	d007      	beq.n	8002a32 <TIM_Base_SetConfig+0x62>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a19      	ldr	r2, [pc, #100]	; (8002a8c <TIM_Base_SetConfig+0xbc>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d003      	beq.n	8002a32 <TIM_Base_SetConfig+0x62>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a18      	ldr	r2, [pc, #96]	; (8002a90 <TIM_Base_SetConfig+0xc0>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d108      	bne.n	8002a44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a07      	ldr	r2, [pc, #28]	; (8002a88 <TIM_Base_SetConfig+0xb8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d103      	bne.n	8002a78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	615a      	str	r2, [r3, #20]
}
 8002a7e:	bf00      	nop
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr
 8002a88:	40012c00 	.word	0x40012c00
 8002a8c:	40000400 	.word	0x40000400
 8002a90:	40000800 	.word	0x40000800

08002a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b087      	sub	sp, #28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	f023 0201 	bic.w	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f023 0303 	bic.w	r3, r3, #3
 8002aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f023 0302 	bic.w	r3, r3, #2
 8002adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a1c      	ldr	r2, [pc, #112]	; (8002b5c <TIM_OC1_SetConfig+0xc8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d10c      	bne.n	8002b0a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	f023 0308 	bic.w	r3, r3, #8
 8002af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f023 0304 	bic.w	r3, r3, #4
 8002b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a13      	ldr	r2, [pc, #76]	; (8002b5c <TIM_OC1_SetConfig+0xc8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d111      	bne.n	8002b36 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	621a      	str	r2, [r3, #32]
}
 8002b50:	bf00      	nop
 8002b52:	371c      	adds	r7, #28
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	40012c00 	.word	0x40012c00

08002b60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	f023 0210 	bic.w	r2, r3, #16
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	021b      	lsls	r3, r3, #8
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f023 0320 	bic.w	r3, r3, #32
 8002baa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a1d      	ldr	r2, [pc, #116]	; (8002c30 <TIM_OC2_SetConfig+0xd0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d10d      	bne.n	8002bdc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a14      	ldr	r2, [pc, #80]	; (8002c30 <TIM_OC2_SetConfig+0xd0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d113      	bne.n	8002c0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	621a      	str	r2, [r3, #32]
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr
 8002c30:	40012c00 	.word	0x40012c00

08002c34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f023 0303 	bic.w	r3, r3, #3
 8002c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	021b      	lsls	r3, r3, #8
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1d      	ldr	r2, [pc, #116]	; (8002d04 <TIM_OC3_SetConfig+0xd0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d10d      	bne.n	8002cae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <TIM_OC3_SetConfig+0xd0>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d113      	bne.n	8002cde <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002cbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	621a      	str	r2, [r3, #32]
}
 8002cf8:	bf00      	nop
 8002cfa:	371c      	adds	r7, #28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	40012c00 	.word	0x40012c00

08002d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b087      	sub	sp, #28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a1b      	ldr	r3, [r3, #32]
 8002d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a1b      	ldr	r3, [r3, #32]
 8002d22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	031b      	lsls	r3, r3, #12
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a0f      	ldr	r2, [pc, #60]	; (8002da0 <TIM_OC4_SetConfig+0x98>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d109      	bne.n	8002d7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	019b      	lsls	r3, r3, #6
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	621a      	str	r2, [r3, #32]
}
 8002d96:	bf00      	nop
 8002d98:	371c      	adds	r7, #28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	40012c00 	.word	0x40012c00

08002da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	f023 0201 	bic.w	r2, r3, #1
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f023 030a 	bic.w	r3, r3, #10
 8002de0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	621a      	str	r2, [r3, #32]
}
 8002df6:	bf00      	nop
 8002df8:	371c      	adds	r7, #28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b087      	sub	sp, #28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	f023 0210 	bic.w	r2, r3, #16
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	031b      	lsls	r3, r3, #12
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	621a      	str	r2, [r3, #32]
}
 8002e54:	bf00      	nop
 8002e56:	371c      	adds	r7, #28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b085      	sub	sp, #20
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f043 0307 	orr.w	r3, r3, #7
 8002e80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	609a      	str	r2, [r3, #8]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b087      	sub	sp, #28
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
 8002e9a:	60b9      	str	r1, [r7, #8]
 8002e9c:	607a      	str	r2, [r7, #4]
 8002e9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002eac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	021a      	lsls	r2, r3, #8
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	609a      	str	r2, [r3, #8]
}
 8002ec6:	bf00      	nop
 8002ec8:	371c      	adds	r7, #28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr

08002ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e046      	b.n	8002f76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a16      	ldr	r2, [pc, #88]	; (8002f80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d00e      	beq.n	8002f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f34:	d009      	beq.n	8002f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d004      	beq.n	8002f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a10      	ldr	r2, [pc, #64]	; (8002f88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d10c      	bne.n	8002f64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr
 8002f80:	40012c00 	.word	0x40012c00
 8002f84:	40000400 	.word	0x40000400
 8002f88:	40000800 	.word	0x40000800

08002f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr

08002f9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr

08002fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e03f      	b.n	8003042 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d106      	bne.n	8002fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fe f85e 	bl	8001098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2224      	movs	r2, #36	; 0x24
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68da      	ldr	r2, [r3, #12]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fc85 	bl	8003904 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	691a      	ldr	r2, [r3, #16]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695a      	ldr	r2, [r3, #20]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68da      	ldr	r2, [r3, #12]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2220      	movs	r2, #32
 8003034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2220      	movs	r2, #32
 800303c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b08a      	sub	sp, #40	; 0x28
 800304e:	af02      	add	r7, sp, #8
 8003050:	60f8      	str	r0, [r7, #12]
 8003052:	60b9      	str	r1, [r7, #8]
 8003054:	603b      	str	r3, [r7, #0]
 8003056:	4613      	mov	r3, r2
 8003058:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b20      	cmp	r3, #32
 8003068:	d17c      	bne.n	8003164 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <HAL_UART_Transmit+0x2c>
 8003070:	88fb      	ldrh	r3, [r7, #6]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e075      	b.n	8003166 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_UART_Transmit+0x3e>
 8003084:	2302      	movs	r3, #2
 8003086:	e06e      	b.n	8003166 <HAL_UART_Transmit+0x11c>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2221      	movs	r2, #33	; 0x21
 800309a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800309e:	f7fe f971 	bl	8001384 <HAL_GetTick>
 80030a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	88fa      	ldrh	r2, [r7, #6]
 80030a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	88fa      	ldrh	r2, [r7, #6]
 80030ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030b8:	d108      	bne.n	80030cc <HAL_UART_Transmit+0x82>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d104      	bne.n	80030cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	61bb      	str	r3, [r7, #24]
 80030ca:	e003      	b.n	80030d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80030dc:	e02a      	b.n	8003134 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	2200      	movs	r2, #0
 80030e6:	2180      	movs	r1, #128	; 0x80
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 fa38 	bl	800355e <UART_WaitOnFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e036      	b.n	8003166 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10b      	bne.n	8003116 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800310c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	3302      	adds	r3, #2
 8003112:	61bb      	str	r3, [r7, #24]
 8003114:	e007      	b.n	8003126 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	781a      	ldrb	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	3301      	adds	r3, #1
 8003124:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800312a:	b29b      	uxth	r3, r3
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1cf      	bne.n	80030de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	2200      	movs	r2, #0
 8003146:	2140      	movs	r1, #64	; 0x40
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f000 fa08 	bl	800355e <UART_WaitOnFlagUntilTimeout>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e006      	b.n	8003166 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003160:	2300      	movs	r3, #0
 8003162:	e000      	b.n	8003166 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003164:	2302      	movs	r3, #2
  }
}
 8003166:	4618      	mov	r0, r3
 8003168:	3720      	adds	r7, #32
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	60f8      	str	r0, [r7, #12]
 8003176:	60b9      	str	r1, [r7, #8]
 8003178:	4613      	mov	r3, r2
 800317a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b20      	cmp	r3, #32
 8003186:	d11d      	bne.n	80031c4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <HAL_UART_Receive_IT+0x26>
 800318e:	88fb      	ldrh	r3, [r7, #6]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e016      	b.n	80031c6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_UART_Receive_IT+0x38>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e00f      	b.n	80031c6 <HAL_UART_Receive_IT+0x58>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	461a      	mov	r2, r3
 80031b8:	68b9      	ldr	r1, [r7, #8]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fa19 	bl	80035f2 <UART_Start_Receive_IT>
 80031c0:	4603      	mov	r3, r0
 80031c2:	e000      	b.n	80031c6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80031c4:	2302      	movs	r3, #2
  }
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08a      	sub	sp, #40	; 0x28
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10d      	bne.n	8003222 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d008      	beq.n	8003222 <HAL_UART_IRQHandler+0x52>
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	f003 0320 	and.w	r3, r3, #32
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fac9 	bl	80037b2 <UART_Receive_IT>
      return;
 8003220:	e17b      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80b1 	beq.w	800338c <HAL_UART_IRQHandler+0x1bc>
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b00      	cmp	r3, #0
 8003232:	d105      	bne.n	8003240 <HAL_UART_IRQHandler+0x70>
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800323a:	2b00      	cmp	r3, #0
 800323c:	f000 80a6 	beq.w	800338c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_UART_IRQHandler+0x90>
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_UART_IRQHandler+0xb0>
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d005      	beq.n	8003280 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003278:	f043 0202 	orr.w	r2, r3, #2
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00a      	beq.n	80032a0 <HAL_UART_IRQHandler+0xd0>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d005      	beq.n	80032a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	f043 0204 	orr.w	r2, r3, #4
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00f      	beq.n	80032ca <HAL_UART_IRQHandler+0xfa>
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d104      	bne.n	80032be <HAL_UART_IRQHandler+0xee>
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f043 0208 	orr.w	r2, r3, #8
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 811e 	beq.w	8003510 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	f003 0320 	and.w	r3, r3, #32
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d007      	beq.n	80032ee <HAL_UART_IRQHandler+0x11e>
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	f003 0320 	and.w	r3, r3, #32
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f000 fa62 	bl	80037b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf14      	ite	ne
 80032fc:	2301      	movne	r3, #1
 80032fe:	2300      	moveq	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	f003 0308 	and.w	r3, r3, #8
 800330c:	2b00      	cmp	r3, #0
 800330e:	d102      	bne.n	8003316 <HAL_UART_IRQHandler+0x146>
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d031      	beq.n	800337a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f9a4 	bl	8003664 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003326:	2b00      	cmp	r3, #0
 8003328:	d023      	beq.n	8003372 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	695a      	ldr	r2, [r3, #20]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003338:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333e:	2b00      	cmp	r3, #0
 8003340:	d013      	beq.n	800336a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003346:	4a76      	ldr	r2, [pc, #472]	; (8003520 <HAL_UART_IRQHandler+0x350>)
 8003348:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe f96a 	bl	8001628 <HAL_DMA_Abort_IT>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d016      	beq.n	8003388 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003364:	4610      	mov	r0, r2
 8003366:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003368:	e00e      	b.n	8003388 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f8e3 	bl	8003536 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003370:	e00a      	b.n	8003388 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f8df 	bl	8003536 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003378:	e006      	b.n	8003388 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f8db 	bl	8003536 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003386:	e0c3      	b.n	8003510 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003388:	bf00      	nop
    return;
 800338a:	e0c1      	b.n	8003510 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	2b01      	cmp	r3, #1
 8003392:	f040 80a1 	bne.w	80034d8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 809b 	beq.w	80034d8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 8095 	beq.w	80034d8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d04e      	beq.n	8003470 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80033dc:	8a3b      	ldrh	r3, [r7, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8098 	beq.w	8003514 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033e8:	8a3a      	ldrh	r2, [r7, #16]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	f080 8092 	bcs.w	8003514 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	8a3a      	ldrh	r2, [r7, #16]
 80033f4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d02b      	beq.n	8003458 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800340e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695a      	ldr	r2, [r3, #20]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0201 	bic.w	r2, r2, #1
 800341e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	695a      	ldr	r2, [r3, #20]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800342e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0210 	bic.w	r2, r2, #16
 800344c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe f8ad 	bl	80015b2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003460:	b29b      	uxth	r3, r3
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	b29b      	uxth	r3, r3
 8003466:	4619      	mov	r1, r3
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f86d 	bl	8003548 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800346e:	e051      	b.n	8003514 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003478:	b29b      	uxth	r3, r3
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003482:	b29b      	uxth	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d047      	beq.n	8003518 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003488:	8a7b      	ldrh	r3, [r7, #18]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d044      	beq.n	8003518 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800349c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	695a      	ldr	r2, [r3, #20]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0210 	bic.w	r2, r2, #16
 80034ca:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034cc:	8a7b      	ldrh	r3, [r7, #18]
 80034ce:	4619      	mov	r1, r3
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f839 	bl	8003548 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80034d6:	e01f      	b.n	8003518 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d008      	beq.n	80034f4 <HAL_UART_IRQHandler+0x324>
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f8f9 	bl	80036e4 <UART_Transmit_IT>
    return;
 80034f2:	e012      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00d      	beq.n	800351a <HAL_UART_IRQHandler+0x34a>
 80034fe:	6a3b      	ldr	r3, [r7, #32]
 8003500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f93a 	bl	8003782 <UART_EndTransmit_IT>
    return;
 800350e:	e004      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
    return;
 8003510:	bf00      	nop
 8003512:	e002      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
      return;
 8003514:	bf00      	nop
 8003516:	e000      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
      return;
 8003518:	bf00      	nop
  }
}
 800351a:	3728      	adds	r7, #40	; 0x28
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	080036bd 	.word	0x080036bd

08003524 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr

08003536 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	bc80      	pop	{r7}
 8003546:	4770      	bx	lr

08003548 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	460b      	mov	r3, r1
 8003552:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr

0800355e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b084      	sub	sp, #16
 8003562:	af00      	add	r7, sp, #0
 8003564:	60f8      	str	r0, [r7, #12]
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	603b      	str	r3, [r7, #0]
 800356a:	4613      	mov	r3, r2
 800356c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800356e:	e02c      	b.n	80035ca <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003576:	d028      	beq.n	80035ca <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d007      	beq.n	800358e <UART_WaitOnFlagUntilTimeout+0x30>
 800357e:	f7fd ff01 	bl	8001384 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	429a      	cmp	r2, r3
 800358c:	d21d      	bcs.n	80035ca <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800359c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695a      	ldr	r2, [r3, #20]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0201 	bic.w	r2, r2, #1
 80035ac:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2220      	movs	r2, #32
 80035b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e00f      	b.n	80035ea <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	4013      	ands	r3, r2
 80035d4:	68ba      	ldr	r2, [r7, #8]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	bf0c      	ite	eq
 80035da:	2301      	moveq	r3, #1
 80035dc:	2300      	movne	r3, #0
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	461a      	mov	r2, r3
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d0c3      	beq.n	8003570 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b085      	sub	sp, #20
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	60f8      	str	r0, [r7, #12]
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	4613      	mov	r3, r2
 80035fe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	88fa      	ldrh	r2, [r7, #6]
 800360a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	88fa      	ldrh	r2, [r7, #6]
 8003610:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2222      	movs	r2, #34	; 0x22
 800361c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68da      	ldr	r2, [r3, #12]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003636:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0220 	orr.w	r2, r2, #32
 8003656:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr

08003664 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800367a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695a      	ldr	r2, [r3, #20]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0201 	bic.w	r2, r2, #1
 800368a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003690:	2b01      	cmp	r3, #1
 8003692:	d107      	bne.n	80036a4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0210 	bic.w	r2, r2, #16
 80036a2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f7ff ff2d 	bl	8003536 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036dc:	bf00      	nop
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b21      	cmp	r3, #33	; 0x21
 80036f6:	d13e      	bne.n	8003776 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d114      	bne.n	800372c <UART_Transmit_IT+0x48>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d110      	bne.n	800372c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800371e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	1c9a      	adds	r2, r3, #2
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	621a      	str	r2, [r3, #32]
 800372a:	e008      	b.n	800373e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	1c59      	adds	r1, r3, #1
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6211      	str	r1, [r2, #32]
 8003736:	781a      	ldrb	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003742:	b29b      	uxth	r3, r3
 8003744:	3b01      	subs	r3, #1
 8003746:	b29b      	uxth	r3, r3
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	4619      	mov	r1, r3
 800374c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10f      	bne.n	8003772 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003760:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003770:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	e000      	b.n	8003778 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003776:	2302      	movs	r3, #2
  }
}
 8003778:	4618      	mov	r0, r3
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr

08003782 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003798:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff febe 	bl	8003524 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b086      	sub	sp, #24
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b22      	cmp	r3, #34	; 0x22
 80037c4:	f040 8099 	bne.w	80038fa <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037d0:	d117      	bne.n	8003802 <UART_Receive_IT+0x50>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d113      	bne.n	8003802 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fa:	1c9a      	adds	r2, r3, #2
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	629a      	str	r2, [r3, #40]	; 0x28
 8003800:	e026      	b.n	8003850 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003806:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003808:	2300      	movs	r3, #0
 800380a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003814:	d007      	beq.n	8003826 <UART_Receive_IT+0x74>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10a      	bne.n	8003834 <UART_Receive_IT+0x82>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d106      	bne.n	8003834 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	b2da      	uxtb	r2, r3
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	701a      	strb	r2, [r3, #0]
 8003832:	e008      	b.n	8003846 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	b2db      	uxtb	r3, r3
 800383c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003840:	b2da      	uxtb	r2, r3
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003854:	b29b      	uxth	r3, r3
 8003856:	3b01      	subs	r3, #1
 8003858:	b29b      	uxth	r3, r3
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	4619      	mov	r1, r3
 800385e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003860:	2b00      	cmp	r3, #0
 8003862:	d148      	bne.n	80038f6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0220 	bic.w	r2, r2, #32
 8003872:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003882:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695a      	ldr	r2, [r3, #20]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 0201 	bic.w	r2, r2, #1
 8003892:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d123      	bne.n	80038ec <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0210 	bic.w	r2, r2, #16
 80038b8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0310 	and.w	r3, r3, #16
 80038c4:	2b10      	cmp	r3, #16
 80038c6:	d10a      	bne.n	80038de <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	60fb      	str	r3, [r7, #12]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038e2:	4619      	mov	r1, r3
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7ff fe2f 	bl	8003548 <HAL_UARTEx_RxEventCallback>
 80038ea:	e002      	b.n	80038f2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7fc ff27 	bl	8000740 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	e002      	b.n	80038fc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80038f6:	2300      	movs	r3, #0
 80038f8:	e000      	b.n	80038fc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80038fa:	2302      	movs	r3, #2
  }
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	4313      	orrs	r3, r2
 8003932:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800393e:	f023 030c 	bic.w	r3, r3, #12
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6812      	ldr	r2, [r2, #0]
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	430b      	orrs	r3, r1
 800394a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699a      	ldr	r2, [r3, #24]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a2c      	ldr	r2, [pc, #176]	; (8003a18 <UART_SetConfig+0x114>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d103      	bne.n	8003974 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800396c:	f7fe fc56 	bl	800221c <HAL_RCC_GetPCLK2Freq>
 8003970:	60f8      	str	r0, [r7, #12]
 8003972:	e002      	b.n	800397a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003974:	f7fe fc3e 	bl	80021f4 <HAL_RCC_GetPCLK1Freq>
 8003978:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	009a      	lsls	r2, r3, #2
 8003984:	441a      	add	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003990:	4a22      	ldr	r2, [pc, #136]	; (8003a1c <UART_SetConfig+0x118>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	095b      	lsrs	r3, r3, #5
 8003998:	0119      	lsls	r1, r3, #4
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	009a      	lsls	r2, r3, #2
 80039a4:	441a      	add	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80039b0:	4b1a      	ldr	r3, [pc, #104]	; (8003a1c <UART_SetConfig+0x118>)
 80039b2:	fba3 0302 	umull	r0, r3, r3, r2
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	2064      	movs	r0, #100	; 0x64
 80039ba:	fb00 f303 	mul.w	r3, r0, r3
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	3332      	adds	r3, #50	; 0x32
 80039c4:	4a15      	ldr	r2, [pc, #84]	; (8003a1c <UART_SetConfig+0x118>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	095b      	lsrs	r3, r3, #5
 80039cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039d0:	4419      	add	r1, r3
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	009a      	lsls	r2, r3, #2
 80039dc:	441a      	add	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80039e8:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <UART_SetConfig+0x118>)
 80039ea:	fba3 0302 	umull	r0, r3, r3, r2
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	2064      	movs	r0, #100	; 0x64
 80039f2:	fb00 f303 	mul.w	r3, r0, r3
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	011b      	lsls	r3, r3, #4
 80039fa:	3332      	adds	r3, #50	; 0x32
 80039fc:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <UART_SetConfig+0x118>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	095b      	lsrs	r3, r3, #5
 8003a04:	f003 020f 	and.w	r2, r3, #15
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	440a      	add	r2, r1
 8003a0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a10:	bf00      	nop
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40013800 	.word	0x40013800
 8003a1c:	51eb851f 	.word	0x51eb851f

08003a20 <__errno>:
 8003a20:	4b01      	ldr	r3, [pc, #4]	; (8003a28 <__errno+0x8>)
 8003a22:	6818      	ldr	r0, [r3, #0]
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	200000d8 	.word	0x200000d8

08003a2c <__libc_init_array>:
 8003a2c:	b570      	push	{r4, r5, r6, lr}
 8003a2e:	2600      	movs	r6, #0
 8003a30:	4d0c      	ldr	r5, [pc, #48]	; (8003a64 <__libc_init_array+0x38>)
 8003a32:	4c0d      	ldr	r4, [pc, #52]	; (8003a68 <__libc_init_array+0x3c>)
 8003a34:	1b64      	subs	r4, r4, r5
 8003a36:	10a4      	asrs	r4, r4, #2
 8003a38:	42a6      	cmp	r6, r4
 8003a3a:	d109      	bne.n	8003a50 <__libc_init_array+0x24>
 8003a3c:	f000 fc5c 	bl	80042f8 <_init>
 8003a40:	2600      	movs	r6, #0
 8003a42:	4d0a      	ldr	r5, [pc, #40]	; (8003a6c <__libc_init_array+0x40>)
 8003a44:	4c0a      	ldr	r4, [pc, #40]	; (8003a70 <__libc_init_array+0x44>)
 8003a46:	1b64      	subs	r4, r4, r5
 8003a48:	10a4      	asrs	r4, r4, #2
 8003a4a:	42a6      	cmp	r6, r4
 8003a4c:	d105      	bne.n	8003a5a <__libc_init_array+0x2e>
 8003a4e:	bd70      	pop	{r4, r5, r6, pc}
 8003a50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a54:	4798      	blx	r3
 8003a56:	3601      	adds	r6, #1
 8003a58:	e7ee      	b.n	8003a38 <__libc_init_array+0xc>
 8003a5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a5e:	4798      	blx	r3
 8003a60:	3601      	adds	r6, #1
 8003a62:	e7f2      	b.n	8003a4a <__libc_init_array+0x1e>
 8003a64:	080043d0 	.word	0x080043d0
 8003a68:	080043d0 	.word	0x080043d0
 8003a6c:	080043d0 	.word	0x080043d0
 8003a70:	080043d4 	.word	0x080043d4

08003a74 <memset>:
 8003a74:	4603      	mov	r3, r0
 8003a76:	4402      	add	r2, r0
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d100      	bne.n	8003a7e <memset+0xa>
 8003a7c:	4770      	bx	lr
 8003a7e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a82:	e7f9      	b.n	8003a78 <memset+0x4>

08003a84 <siprintf>:
 8003a84:	b40e      	push	{r1, r2, r3}
 8003a86:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a8a:	b500      	push	{lr}
 8003a8c:	b09c      	sub	sp, #112	; 0x70
 8003a8e:	ab1d      	add	r3, sp, #116	; 0x74
 8003a90:	9002      	str	r0, [sp, #8]
 8003a92:	9006      	str	r0, [sp, #24]
 8003a94:	9107      	str	r1, [sp, #28]
 8003a96:	9104      	str	r1, [sp, #16]
 8003a98:	4808      	ldr	r0, [pc, #32]	; (8003abc <siprintf+0x38>)
 8003a9a:	4909      	ldr	r1, [pc, #36]	; (8003ac0 <siprintf+0x3c>)
 8003a9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aa0:	9105      	str	r1, [sp, #20]
 8003aa2:	6800      	ldr	r0, [r0, #0]
 8003aa4:	a902      	add	r1, sp, #8
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	f000 f868 	bl	8003b7c <_svfiprintf_r>
 8003aac:	2200      	movs	r2, #0
 8003aae:	9b02      	ldr	r3, [sp, #8]
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	b01c      	add	sp, #112	; 0x70
 8003ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ab8:	b003      	add	sp, #12
 8003aba:	4770      	bx	lr
 8003abc:	200000d8 	.word	0x200000d8
 8003ac0:	ffff0208 	.word	0xffff0208

08003ac4 <__ssputs_r>:
 8003ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac8:	688e      	ldr	r6, [r1, #8]
 8003aca:	4682      	mov	sl, r0
 8003acc:	429e      	cmp	r6, r3
 8003ace:	460c      	mov	r4, r1
 8003ad0:	4690      	mov	r8, r2
 8003ad2:	461f      	mov	r7, r3
 8003ad4:	d838      	bhi.n	8003b48 <__ssputs_r+0x84>
 8003ad6:	898a      	ldrh	r2, [r1, #12]
 8003ad8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003adc:	d032      	beq.n	8003b44 <__ssputs_r+0x80>
 8003ade:	6825      	ldr	r5, [r4, #0]
 8003ae0:	6909      	ldr	r1, [r1, #16]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	eba5 0901 	sub.w	r9, r5, r1
 8003ae8:	6965      	ldr	r5, [r4, #20]
 8003aea:	444b      	add	r3, r9
 8003aec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003af0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003af4:	106d      	asrs	r5, r5, #1
 8003af6:	429d      	cmp	r5, r3
 8003af8:	bf38      	it	cc
 8003afa:	461d      	movcc	r5, r3
 8003afc:	0553      	lsls	r3, r2, #21
 8003afe:	d531      	bpl.n	8003b64 <__ssputs_r+0xa0>
 8003b00:	4629      	mov	r1, r5
 8003b02:	f000 fb53 	bl	80041ac <_malloc_r>
 8003b06:	4606      	mov	r6, r0
 8003b08:	b950      	cbnz	r0, 8003b20 <__ssputs_r+0x5c>
 8003b0a:	230c      	movs	r3, #12
 8003b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b10:	f8ca 3000 	str.w	r3, [sl]
 8003b14:	89a3      	ldrh	r3, [r4, #12]
 8003b16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b1a:	81a3      	strh	r3, [r4, #12]
 8003b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b20:	464a      	mov	r2, r9
 8003b22:	6921      	ldr	r1, [r4, #16]
 8003b24:	f000 face 	bl	80040c4 <memcpy>
 8003b28:	89a3      	ldrh	r3, [r4, #12]
 8003b2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b32:	81a3      	strh	r3, [r4, #12]
 8003b34:	6126      	str	r6, [r4, #16]
 8003b36:	444e      	add	r6, r9
 8003b38:	6026      	str	r6, [r4, #0]
 8003b3a:	463e      	mov	r6, r7
 8003b3c:	6165      	str	r5, [r4, #20]
 8003b3e:	eba5 0509 	sub.w	r5, r5, r9
 8003b42:	60a5      	str	r5, [r4, #8]
 8003b44:	42be      	cmp	r6, r7
 8003b46:	d900      	bls.n	8003b4a <__ssputs_r+0x86>
 8003b48:	463e      	mov	r6, r7
 8003b4a:	4632      	mov	r2, r6
 8003b4c:	4641      	mov	r1, r8
 8003b4e:	6820      	ldr	r0, [r4, #0]
 8003b50:	f000 fac6 	bl	80040e0 <memmove>
 8003b54:	68a3      	ldr	r3, [r4, #8]
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	1b9b      	subs	r3, r3, r6
 8003b5a:	4432      	add	r2, r6
 8003b5c:	2000      	movs	r0, #0
 8003b5e:	60a3      	str	r3, [r4, #8]
 8003b60:	6022      	str	r2, [r4, #0]
 8003b62:	e7db      	b.n	8003b1c <__ssputs_r+0x58>
 8003b64:	462a      	mov	r2, r5
 8003b66:	f000 fb7b 	bl	8004260 <_realloc_r>
 8003b6a:	4606      	mov	r6, r0
 8003b6c:	2800      	cmp	r0, #0
 8003b6e:	d1e1      	bne.n	8003b34 <__ssputs_r+0x70>
 8003b70:	4650      	mov	r0, sl
 8003b72:	6921      	ldr	r1, [r4, #16]
 8003b74:	f000 face 	bl	8004114 <_free_r>
 8003b78:	e7c7      	b.n	8003b0a <__ssputs_r+0x46>
	...

08003b7c <_svfiprintf_r>:
 8003b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b80:	4698      	mov	r8, r3
 8003b82:	898b      	ldrh	r3, [r1, #12]
 8003b84:	4607      	mov	r7, r0
 8003b86:	061b      	lsls	r3, r3, #24
 8003b88:	460d      	mov	r5, r1
 8003b8a:	4614      	mov	r4, r2
 8003b8c:	b09d      	sub	sp, #116	; 0x74
 8003b8e:	d50e      	bpl.n	8003bae <_svfiprintf_r+0x32>
 8003b90:	690b      	ldr	r3, [r1, #16]
 8003b92:	b963      	cbnz	r3, 8003bae <_svfiprintf_r+0x32>
 8003b94:	2140      	movs	r1, #64	; 0x40
 8003b96:	f000 fb09 	bl	80041ac <_malloc_r>
 8003b9a:	6028      	str	r0, [r5, #0]
 8003b9c:	6128      	str	r0, [r5, #16]
 8003b9e:	b920      	cbnz	r0, 8003baa <_svfiprintf_r+0x2e>
 8003ba0:	230c      	movs	r3, #12
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba8:	e0d1      	b.n	8003d4e <_svfiprintf_r+0x1d2>
 8003baa:	2340      	movs	r3, #64	; 0x40
 8003bac:	616b      	str	r3, [r5, #20]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8003bb2:	2320      	movs	r3, #32
 8003bb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003bb8:	2330      	movs	r3, #48	; 0x30
 8003bba:	f04f 0901 	mov.w	r9, #1
 8003bbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bc2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003d68 <_svfiprintf_r+0x1ec>
 8003bc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003bca:	4623      	mov	r3, r4
 8003bcc:	469a      	mov	sl, r3
 8003bce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bd2:	b10a      	cbz	r2, 8003bd8 <_svfiprintf_r+0x5c>
 8003bd4:	2a25      	cmp	r2, #37	; 0x25
 8003bd6:	d1f9      	bne.n	8003bcc <_svfiprintf_r+0x50>
 8003bd8:	ebba 0b04 	subs.w	fp, sl, r4
 8003bdc:	d00b      	beq.n	8003bf6 <_svfiprintf_r+0x7a>
 8003bde:	465b      	mov	r3, fp
 8003be0:	4622      	mov	r2, r4
 8003be2:	4629      	mov	r1, r5
 8003be4:	4638      	mov	r0, r7
 8003be6:	f7ff ff6d 	bl	8003ac4 <__ssputs_r>
 8003bea:	3001      	adds	r0, #1
 8003bec:	f000 80aa 	beq.w	8003d44 <_svfiprintf_r+0x1c8>
 8003bf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003bf2:	445a      	add	r2, fp
 8003bf4:	9209      	str	r2, [sp, #36]	; 0x24
 8003bf6:	f89a 3000 	ldrb.w	r3, [sl]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f000 80a2 	beq.w	8003d44 <_svfiprintf_r+0x1c8>
 8003c00:	2300      	movs	r3, #0
 8003c02:	f04f 32ff 	mov.w	r2, #4294967295
 8003c06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c0a:	f10a 0a01 	add.w	sl, sl, #1
 8003c0e:	9304      	str	r3, [sp, #16]
 8003c10:	9307      	str	r3, [sp, #28]
 8003c12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c16:	931a      	str	r3, [sp, #104]	; 0x68
 8003c18:	4654      	mov	r4, sl
 8003c1a:	2205      	movs	r2, #5
 8003c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c20:	4851      	ldr	r0, [pc, #324]	; (8003d68 <_svfiprintf_r+0x1ec>)
 8003c22:	f000 fa41 	bl	80040a8 <memchr>
 8003c26:	9a04      	ldr	r2, [sp, #16]
 8003c28:	b9d8      	cbnz	r0, 8003c62 <_svfiprintf_r+0xe6>
 8003c2a:	06d0      	lsls	r0, r2, #27
 8003c2c:	bf44      	itt	mi
 8003c2e:	2320      	movmi	r3, #32
 8003c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c34:	0711      	lsls	r1, r2, #28
 8003c36:	bf44      	itt	mi
 8003c38:	232b      	movmi	r3, #43	; 0x2b
 8003c3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c3e:	f89a 3000 	ldrb.w	r3, [sl]
 8003c42:	2b2a      	cmp	r3, #42	; 0x2a
 8003c44:	d015      	beq.n	8003c72 <_svfiprintf_r+0xf6>
 8003c46:	4654      	mov	r4, sl
 8003c48:	2000      	movs	r0, #0
 8003c4a:	f04f 0c0a 	mov.w	ip, #10
 8003c4e:	9a07      	ldr	r2, [sp, #28]
 8003c50:	4621      	mov	r1, r4
 8003c52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c56:	3b30      	subs	r3, #48	; 0x30
 8003c58:	2b09      	cmp	r3, #9
 8003c5a:	d94e      	bls.n	8003cfa <_svfiprintf_r+0x17e>
 8003c5c:	b1b0      	cbz	r0, 8003c8c <_svfiprintf_r+0x110>
 8003c5e:	9207      	str	r2, [sp, #28]
 8003c60:	e014      	b.n	8003c8c <_svfiprintf_r+0x110>
 8003c62:	eba0 0308 	sub.w	r3, r0, r8
 8003c66:	fa09 f303 	lsl.w	r3, r9, r3
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	46a2      	mov	sl, r4
 8003c6e:	9304      	str	r3, [sp, #16]
 8003c70:	e7d2      	b.n	8003c18 <_svfiprintf_r+0x9c>
 8003c72:	9b03      	ldr	r3, [sp, #12]
 8003c74:	1d19      	adds	r1, r3, #4
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	9103      	str	r1, [sp, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	bfbb      	ittet	lt
 8003c7e:	425b      	neglt	r3, r3
 8003c80:	f042 0202 	orrlt.w	r2, r2, #2
 8003c84:	9307      	strge	r3, [sp, #28]
 8003c86:	9307      	strlt	r3, [sp, #28]
 8003c88:	bfb8      	it	lt
 8003c8a:	9204      	strlt	r2, [sp, #16]
 8003c8c:	7823      	ldrb	r3, [r4, #0]
 8003c8e:	2b2e      	cmp	r3, #46	; 0x2e
 8003c90:	d10c      	bne.n	8003cac <_svfiprintf_r+0x130>
 8003c92:	7863      	ldrb	r3, [r4, #1]
 8003c94:	2b2a      	cmp	r3, #42	; 0x2a
 8003c96:	d135      	bne.n	8003d04 <_svfiprintf_r+0x188>
 8003c98:	9b03      	ldr	r3, [sp, #12]
 8003c9a:	3402      	adds	r4, #2
 8003c9c:	1d1a      	adds	r2, r3, #4
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	9203      	str	r2, [sp, #12]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bfb8      	it	lt
 8003ca6:	f04f 33ff 	movlt.w	r3, #4294967295
 8003caa:	9305      	str	r3, [sp, #20]
 8003cac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003d78 <_svfiprintf_r+0x1fc>
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	4650      	mov	r0, sl
 8003cb4:	7821      	ldrb	r1, [r4, #0]
 8003cb6:	f000 f9f7 	bl	80040a8 <memchr>
 8003cba:	b140      	cbz	r0, 8003cce <_svfiprintf_r+0x152>
 8003cbc:	2340      	movs	r3, #64	; 0x40
 8003cbe:	eba0 000a 	sub.w	r0, r0, sl
 8003cc2:	fa03 f000 	lsl.w	r0, r3, r0
 8003cc6:	9b04      	ldr	r3, [sp, #16]
 8003cc8:	3401      	adds	r4, #1
 8003cca:	4303      	orrs	r3, r0
 8003ccc:	9304      	str	r3, [sp, #16]
 8003cce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cd2:	2206      	movs	r2, #6
 8003cd4:	4825      	ldr	r0, [pc, #148]	; (8003d6c <_svfiprintf_r+0x1f0>)
 8003cd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003cda:	f000 f9e5 	bl	80040a8 <memchr>
 8003cde:	2800      	cmp	r0, #0
 8003ce0:	d038      	beq.n	8003d54 <_svfiprintf_r+0x1d8>
 8003ce2:	4b23      	ldr	r3, [pc, #140]	; (8003d70 <_svfiprintf_r+0x1f4>)
 8003ce4:	bb1b      	cbnz	r3, 8003d2e <_svfiprintf_r+0x1b2>
 8003ce6:	9b03      	ldr	r3, [sp, #12]
 8003ce8:	3307      	adds	r3, #7
 8003cea:	f023 0307 	bic.w	r3, r3, #7
 8003cee:	3308      	adds	r3, #8
 8003cf0:	9303      	str	r3, [sp, #12]
 8003cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003cf4:	4433      	add	r3, r6
 8003cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8003cf8:	e767      	b.n	8003bca <_svfiprintf_r+0x4e>
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	2001      	movs	r0, #1
 8003cfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d02:	e7a5      	b.n	8003c50 <_svfiprintf_r+0xd4>
 8003d04:	2300      	movs	r3, #0
 8003d06:	f04f 0c0a 	mov.w	ip, #10
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	3401      	adds	r4, #1
 8003d0e:	9305      	str	r3, [sp, #20]
 8003d10:	4620      	mov	r0, r4
 8003d12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d16:	3a30      	subs	r2, #48	; 0x30
 8003d18:	2a09      	cmp	r2, #9
 8003d1a:	d903      	bls.n	8003d24 <_svfiprintf_r+0x1a8>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0c5      	beq.n	8003cac <_svfiprintf_r+0x130>
 8003d20:	9105      	str	r1, [sp, #20]
 8003d22:	e7c3      	b.n	8003cac <_svfiprintf_r+0x130>
 8003d24:	4604      	mov	r4, r0
 8003d26:	2301      	movs	r3, #1
 8003d28:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d2c:	e7f0      	b.n	8003d10 <_svfiprintf_r+0x194>
 8003d2e:	ab03      	add	r3, sp, #12
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	462a      	mov	r2, r5
 8003d34:	4638      	mov	r0, r7
 8003d36:	4b0f      	ldr	r3, [pc, #60]	; (8003d74 <_svfiprintf_r+0x1f8>)
 8003d38:	a904      	add	r1, sp, #16
 8003d3a:	f3af 8000 	nop.w
 8003d3e:	1c42      	adds	r2, r0, #1
 8003d40:	4606      	mov	r6, r0
 8003d42:	d1d6      	bne.n	8003cf2 <_svfiprintf_r+0x176>
 8003d44:	89ab      	ldrh	r3, [r5, #12]
 8003d46:	065b      	lsls	r3, r3, #25
 8003d48:	f53f af2c 	bmi.w	8003ba4 <_svfiprintf_r+0x28>
 8003d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d4e:	b01d      	add	sp, #116	; 0x74
 8003d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d54:	ab03      	add	r3, sp, #12
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	462a      	mov	r2, r5
 8003d5a:	4638      	mov	r0, r7
 8003d5c:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <_svfiprintf_r+0x1f8>)
 8003d5e:	a904      	add	r1, sp, #16
 8003d60:	f000 f87c 	bl	8003e5c <_printf_i>
 8003d64:	e7eb      	b.n	8003d3e <_svfiprintf_r+0x1c2>
 8003d66:	bf00      	nop
 8003d68:	0800439c 	.word	0x0800439c
 8003d6c:	080043a6 	.word	0x080043a6
 8003d70:	00000000 	.word	0x00000000
 8003d74:	08003ac5 	.word	0x08003ac5
 8003d78:	080043a2 	.word	0x080043a2

08003d7c <_printf_common>:
 8003d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d80:	4616      	mov	r6, r2
 8003d82:	4699      	mov	r9, r3
 8003d84:	688a      	ldr	r2, [r1, #8]
 8003d86:	690b      	ldr	r3, [r1, #16]
 8003d88:	4607      	mov	r7, r0
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	bfb8      	it	lt
 8003d8e:	4613      	movlt	r3, r2
 8003d90:	6033      	str	r3, [r6, #0]
 8003d92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d96:	460c      	mov	r4, r1
 8003d98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d9c:	b10a      	cbz	r2, 8003da2 <_printf_common+0x26>
 8003d9e:	3301      	adds	r3, #1
 8003da0:	6033      	str	r3, [r6, #0]
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	0699      	lsls	r1, r3, #26
 8003da6:	bf42      	ittt	mi
 8003da8:	6833      	ldrmi	r3, [r6, #0]
 8003daa:	3302      	addmi	r3, #2
 8003dac:	6033      	strmi	r3, [r6, #0]
 8003dae:	6825      	ldr	r5, [r4, #0]
 8003db0:	f015 0506 	ands.w	r5, r5, #6
 8003db4:	d106      	bne.n	8003dc4 <_printf_common+0x48>
 8003db6:	f104 0a19 	add.w	sl, r4, #25
 8003dba:	68e3      	ldr	r3, [r4, #12]
 8003dbc:	6832      	ldr	r2, [r6, #0]
 8003dbe:	1a9b      	subs	r3, r3, r2
 8003dc0:	42ab      	cmp	r3, r5
 8003dc2:	dc28      	bgt.n	8003e16 <_printf_common+0x9a>
 8003dc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003dc8:	1e13      	subs	r3, r2, #0
 8003dca:	6822      	ldr	r2, [r4, #0]
 8003dcc:	bf18      	it	ne
 8003dce:	2301      	movne	r3, #1
 8003dd0:	0692      	lsls	r2, r2, #26
 8003dd2:	d42d      	bmi.n	8003e30 <_printf_common+0xb4>
 8003dd4:	4649      	mov	r1, r9
 8003dd6:	4638      	mov	r0, r7
 8003dd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ddc:	47c0      	blx	r8
 8003dde:	3001      	adds	r0, #1
 8003de0:	d020      	beq.n	8003e24 <_printf_common+0xa8>
 8003de2:	6823      	ldr	r3, [r4, #0]
 8003de4:	68e5      	ldr	r5, [r4, #12]
 8003de6:	f003 0306 	and.w	r3, r3, #6
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	bf18      	it	ne
 8003dee:	2500      	movne	r5, #0
 8003df0:	6832      	ldr	r2, [r6, #0]
 8003df2:	f04f 0600 	mov.w	r6, #0
 8003df6:	68a3      	ldr	r3, [r4, #8]
 8003df8:	bf08      	it	eq
 8003dfa:	1aad      	subeq	r5, r5, r2
 8003dfc:	6922      	ldr	r2, [r4, #16]
 8003dfe:	bf08      	it	eq
 8003e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e04:	4293      	cmp	r3, r2
 8003e06:	bfc4      	itt	gt
 8003e08:	1a9b      	subgt	r3, r3, r2
 8003e0a:	18ed      	addgt	r5, r5, r3
 8003e0c:	341a      	adds	r4, #26
 8003e0e:	42b5      	cmp	r5, r6
 8003e10:	d11a      	bne.n	8003e48 <_printf_common+0xcc>
 8003e12:	2000      	movs	r0, #0
 8003e14:	e008      	b.n	8003e28 <_printf_common+0xac>
 8003e16:	2301      	movs	r3, #1
 8003e18:	4652      	mov	r2, sl
 8003e1a:	4649      	mov	r1, r9
 8003e1c:	4638      	mov	r0, r7
 8003e1e:	47c0      	blx	r8
 8003e20:	3001      	adds	r0, #1
 8003e22:	d103      	bne.n	8003e2c <_printf_common+0xb0>
 8003e24:	f04f 30ff 	mov.w	r0, #4294967295
 8003e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e2c:	3501      	adds	r5, #1
 8003e2e:	e7c4      	b.n	8003dba <_printf_common+0x3e>
 8003e30:	2030      	movs	r0, #48	; 0x30
 8003e32:	18e1      	adds	r1, r4, r3
 8003e34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e3e:	4422      	add	r2, r4
 8003e40:	3302      	adds	r3, #2
 8003e42:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e46:	e7c5      	b.n	8003dd4 <_printf_common+0x58>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	4622      	mov	r2, r4
 8003e4c:	4649      	mov	r1, r9
 8003e4e:	4638      	mov	r0, r7
 8003e50:	47c0      	blx	r8
 8003e52:	3001      	adds	r0, #1
 8003e54:	d0e6      	beq.n	8003e24 <_printf_common+0xa8>
 8003e56:	3601      	adds	r6, #1
 8003e58:	e7d9      	b.n	8003e0e <_printf_common+0x92>
	...

08003e5c <_printf_i>:
 8003e5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e60:	460c      	mov	r4, r1
 8003e62:	7e27      	ldrb	r7, [r4, #24]
 8003e64:	4691      	mov	r9, r2
 8003e66:	2f78      	cmp	r7, #120	; 0x78
 8003e68:	4680      	mov	r8, r0
 8003e6a:	469a      	mov	sl, r3
 8003e6c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003e6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e72:	d807      	bhi.n	8003e84 <_printf_i+0x28>
 8003e74:	2f62      	cmp	r7, #98	; 0x62
 8003e76:	d80a      	bhi.n	8003e8e <_printf_i+0x32>
 8003e78:	2f00      	cmp	r7, #0
 8003e7a:	f000 80d9 	beq.w	8004030 <_printf_i+0x1d4>
 8003e7e:	2f58      	cmp	r7, #88	; 0x58
 8003e80:	f000 80a4 	beq.w	8003fcc <_printf_i+0x170>
 8003e84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e8c:	e03a      	b.n	8003f04 <_printf_i+0xa8>
 8003e8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e92:	2b15      	cmp	r3, #21
 8003e94:	d8f6      	bhi.n	8003e84 <_printf_i+0x28>
 8003e96:	a001      	add	r0, pc, #4	; (adr r0, 8003e9c <_printf_i+0x40>)
 8003e98:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003e9c:	08003ef5 	.word	0x08003ef5
 8003ea0:	08003f09 	.word	0x08003f09
 8003ea4:	08003e85 	.word	0x08003e85
 8003ea8:	08003e85 	.word	0x08003e85
 8003eac:	08003e85 	.word	0x08003e85
 8003eb0:	08003e85 	.word	0x08003e85
 8003eb4:	08003f09 	.word	0x08003f09
 8003eb8:	08003e85 	.word	0x08003e85
 8003ebc:	08003e85 	.word	0x08003e85
 8003ec0:	08003e85 	.word	0x08003e85
 8003ec4:	08003e85 	.word	0x08003e85
 8003ec8:	08004017 	.word	0x08004017
 8003ecc:	08003f39 	.word	0x08003f39
 8003ed0:	08003ff9 	.word	0x08003ff9
 8003ed4:	08003e85 	.word	0x08003e85
 8003ed8:	08003e85 	.word	0x08003e85
 8003edc:	08004039 	.word	0x08004039
 8003ee0:	08003e85 	.word	0x08003e85
 8003ee4:	08003f39 	.word	0x08003f39
 8003ee8:	08003e85 	.word	0x08003e85
 8003eec:	08003e85 	.word	0x08003e85
 8003ef0:	08004001 	.word	0x08004001
 8003ef4:	680b      	ldr	r3, [r1, #0]
 8003ef6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003efa:	1d1a      	adds	r2, r3, #4
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	600a      	str	r2, [r1, #0]
 8003f00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0a4      	b.n	8004052 <_printf_i+0x1f6>
 8003f08:	6825      	ldr	r5, [r4, #0]
 8003f0a:	6808      	ldr	r0, [r1, #0]
 8003f0c:	062e      	lsls	r6, r5, #24
 8003f0e:	f100 0304 	add.w	r3, r0, #4
 8003f12:	d50a      	bpl.n	8003f2a <_printf_i+0xce>
 8003f14:	6805      	ldr	r5, [r0, #0]
 8003f16:	600b      	str	r3, [r1, #0]
 8003f18:	2d00      	cmp	r5, #0
 8003f1a:	da03      	bge.n	8003f24 <_printf_i+0xc8>
 8003f1c:	232d      	movs	r3, #45	; 0x2d
 8003f1e:	426d      	negs	r5, r5
 8003f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f24:	230a      	movs	r3, #10
 8003f26:	485e      	ldr	r0, [pc, #376]	; (80040a0 <_printf_i+0x244>)
 8003f28:	e019      	b.n	8003f5e <_printf_i+0x102>
 8003f2a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003f2e:	6805      	ldr	r5, [r0, #0]
 8003f30:	600b      	str	r3, [r1, #0]
 8003f32:	bf18      	it	ne
 8003f34:	b22d      	sxthne	r5, r5
 8003f36:	e7ef      	b.n	8003f18 <_printf_i+0xbc>
 8003f38:	680b      	ldr	r3, [r1, #0]
 8003f3a:	6825      	ldr	r5, [r4, #0]
 8003f3c:	1d18      	adds	r0, r3, #4
 8003f3e:	6008      	str	r0, [r1, #0]
 8003f40:	0628      	lsls	r0, r5, #24
 8003f42:	d501      	bpl.n	8003f48 <_printf_i+0xec>
 8003f44:	681d      	ldr	r5, [r3, #0]
 8003f46:	e002      	b.n	8003f4e <_printf_i+0xf2>
 8003f48:	0669      	lsls	r1, r5, #25
 8003f4a:	d5fb      	bpl.n	8003f44 <_printf_i+0xe8>
 8003f4c:	881d      	ldrh	r5, [r3, #0]
 8003f4e:	2f6f      	cmp	r7, #111	; 0x6f
 8003f50:	bf0c      	ite	eq
 8003f52:	2308      	moveq	r3, #8
 8003f54:	230a      	movne	r3, #10
 8003f56:	4852      	ldr	r0, [pc, #328]	; (80040a0 <_printf_i+0x244>)
 8003f58:	2100      	movs	r1, #0
 8003f5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f5e:	6866      	ldr	r6, [r4, #4]
 8003f60:	2e00      	cmp	r6, #0
 8003f62:	bfa8      	it	ge
 8003f64:	6821      	ldrge	r1, [r4, #0]
 8003f66:	60a6      	str	r6, [r4, #8]
 8003f68:	bfa4      	itt	ge
 8003f6a:	f021 0104 	bicge.w	r1, r1, #4
 8003f6e:	6021      	strge	r1, [r4, #0]
 8003f70:	b90d      	cbnz	r5, 8003f76 <_printf_i+0x11a>
 8003f72:	2e00      	cmp	r6, #0
 8003f74:	d04d      	beq.n	8004012 <_printf_i+0x1b6>
 8003f76:	4616      	mov	r6, r2
 8003f78:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f7c:	fb03 5711 	mls	r7, r3, r1, r5
 8003f80:	5dc7      	ldrb	r7, [r0, r7]
 8003f82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f86:	462f      	mov	r7, r5
 8003f88:	42bb      	cmp	r3, r7
 8003f8a:	460d      	mov	r5, r1
 8003f8c:	d9f4      	bls.n	8003f78 <_printf_i+0x11c>
 8003f8e:	2b08      	cmp	r3, #8
 8003f90:	d10b      	bne.n	8003faa <_printf_i+0x14e>
 8003f92:	6823      	ldr	r3, [r4, #0]
 8003f94:	07df      	lsls	r7, r3, #31
 8003f96:	d508      	bpl.n	8003faa <_printf_i+0x14e>
 8003f98:	6923      	ldr	r3, [r4, #16]
 8003f9a:	6861      	ldr	r1, [r4, #4]
 8003f9c:	4299      	cmp	r1, r3
 8003f9e:	bfde      	ittt	le
 8003fa0:	2330      	movle	r3, #48	; 0x30
 8003fa2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fa6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003faa:	1b92      	subs	r2, r2, r6
 8003fac:	6122      	str	r2, [r4, #16]
 8003fae:	464b      	mov	r3, r9
 8003fb0:	4621      	mov	r1, r4
 8003fb2:	4640      	mov	r0, r8
 8003fb4:	f8cd a000 	str.w	sl, [sp]
 8003fb8:	aa03      	add	r2, sp, #12
 8003fba:	f7ff fedf 	bl	8003d7c <_printf_common>
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d14c      	bne.n	800405c <_printf_i+0x200>
 8003fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc6:	b004      	add	sp, #16
 8003fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fcc:	4834      	ldr	r0, [pc, #208]	; (80040a0 <_printf_i+0x244>)
 8003fce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003fd2:	680e      	ldr	r6, [r1, #0]
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	f856 5b04 	ldr.w	r5, [r6], #4
 8003fda:	061f      	lsls	r7, r3, #24
 8003fdc:	600e      	str	r6, [r1, #0]
 8003fde:	d514      	bpl.n	800400a <_printf_i+0x1ae>
 8003fe0:	07d9      	lsls	r1, r3, #31
 8003fe2:	bf44      	itt	mi
 8003fe4:	f043 0320 	orrmi.w	r3, r3, #32
 8003fe8:	6023      	strmi	r3, [r4, #0]
 8003fea:	b91d      	cbnz	r5, 8003ff4 <_printf_i+0x198>
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	f023 0320 	bic.w	r3, r3, #32
 8003ff2:	6023      	str	r3, [r4, #0]
 8003ff4:	2310      	movs	r3, #16
 8003ff6:	e7af      	b.n	8003f58 <_printf_i+0xfc>
 8003ff8:	6823      	ldr	r3, [r4, #0]
 8003ffa:	f043 0320 	orr.w	r3, r3, #32
 8003ffe:	6023      	str	r3, [r4, #0]
 8004000:	2378      	movs	r3, #120	; 0x78
 8004002:	4828      	ldr	r0, [pc, #160]	; (80040a4 <_printf_i+0x248>)
 8004004:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004008:	e7e3      	b.n	8003fd2 <_printf_i+0x176>
 800400a:	065e      	lsls	r6, r3, #25
 800400c:	bf48      	it	mi
 800400e:	b2ad      	uxthmi	r5, r5
 8004010:	e7e6      	b.n	8003fe0 <_printf_i+0x184>
 8004012:	4616      	mov	r6, r2
 8004014:	e7bb      	b.n	8003f8e <_printf_i+0x132>
 8004016:	680b      	ldr	r3, [r1, #0]
 8004018:	6826      	ldr	r6, [r4, #0]
 800401a:	1d1d      	adds	r5, r3, #4
 800401c:	6960      	ldr	r0, [r4, #20]
 800401e:	600d      	str	r5, [r1, #0]
 8004020:	0635      	lsls	r5, r6, #24
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	d501      	bpl.n	800402a <_printf_i+0x1ce>
 8004026:	6018      	str	r0, [r3, #0]
 8004028:	e002      	b.n	8004030 <_printf_i+0x1d4>
 800402a:	0671      	lsls	r1, r6, #25
 800402c:	d5fb      	bpl.n	8004026 <_printf_i+0x1ca>
 800402e:	8018      	strh	r0, [r3, #0]
 8004030:	2300      	movs	r3, #0
 8004032:	4616      	mov	r6, r2
 8004034:	6123      	str	r3, [r4, #16]
 8004036:	e7ba      	b.n	8003fae <_printf_i+0x152>
 8004038:	680b      	ldr	r3, [r1, #0]
 800403a:	1d1a      	adds	r2, r3, #4
 800403c:	600a      	str	r2, [r1, #0]
 800403e:	681e      	ldr	r6, [r3, #0]
 8004040:	2100      	movs	r1, #0
 8004042:	4630      	mov	r0, r6
 8004044:	6862      	ldr	r2, [r4, #4]
 8004046:	f000 f82f 	bl	80040a8 <memchr>
 800404a:	b108      	cbz	r0, 8004050 <_printf_i+0x1f4>
 800404c:	1b80      	subs	r0, r0, r6
 800404e:	6060      	str	r0, [r4, #4]
 8004050:	6863      	ldr	r3, [r4, #4]
 8004052:	6123      	str	r3, [r4, #16]
 8004054:	2300      	movs	r3, #0
 8004056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800405a:	e7a8      	b.n	8003fae <_printf_i+0x152>
 800405c:	4632      	mov	r2, r6
 800405e:	4649      	mov	r1, r9
 8004060:	4640      	mov	r0, r8
 8004062:	6923      	ldr	r3, [r4, #16]
 8004064:	47d0      	blx	sl
 8004066:	3001      	adds	r0, #1
 8004068:	d0ab      	beq.n	8003fc2 <_printf_i+0x166>
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	079b      	lsls	r3, r3, #30
 800406e:	d413      	bmi.n	8004098 <_printf_i+0x23c>
 8004070:	68e0      	ldr	r0, [r4, #12]
 8004072:	9b03      	ldr	r3, [sp, #12]
 8004074:	4298      	cmp	r0, r3
 8004076:	bfb8      	it	lt
 8004078:	4618      	movlt	r0, r3
 800407a:	e7a4      	b.n	8003fc6 <_printf_i+0x16a>
 800407c:	2301      	movs	r3, #1
 800407e:	4632      	mov	r2, r6
 8004080:	4649      	mov	r1, r9
 8004082:	4640      	mov	r0, r8
 8004084:	47d0      	blx	sl
 8004086:	3001      	adds	r0, #1
 8004088:	d09b      	beq.n	8003fc2 <_printf_i+0x166>
 800408a:	3501      	adds	r5, #1
 800408c:	68e3      	ldr	r3, [r4, #12]
 800408e:	9903      	ldr	r1, [sp, #12]
 8004090:	1a5b      	subs	r3, r3, r1
 8004092:	42ab      	cmp	r3, r5
 8004094:	dcf2      	bgt.n	800407c <_printf_i+0x220>
 8004096:	e7eb      	b.n	8004070 <_printf_i+0x214>
 8004098:	2500      	movs	r5, #0
 800409a:	f104 0619 	add.w	r6, r4, #25
 800409e:	e7f5      	b.n	800408c <_printf_i+0x230>
 80040a0:	080043ad 	.word	0x080043ad
 80040a4:	080043be 	.word	0x080043be

080040a8 <memchr>:
 80040a8:	4603      	mov	r3, r0
 80040aa:	b510      	push	{r4, lr}
 80040ac:	b2c9      	uxtb	r1, r1
 80040ae:	4402      	add	r2, r0
 80040b0:	4293      	cmp	r3, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	d101      	bne.n	80040ba <memchr+0x12>
 80040b6:	2000      	movs	r0, #0
 80040b8:	e003      	b.n	80040c2 <memchr+0x1a>
 80040ba:	7804      	ldrb	r4, [r0, #0]
 80040bc:	3301      	adds	r3, #1
 80040be:	428c      	cmp	r4, r1
 80040c0:	d1f6      	bne.n	80040b0 <memchr+0x8>
 80040c2:	bd10      	pop	{r4, pc}

080040c4 <memcpy>:
 80040c4:	440a      	add	r2, r1
 80040c6:	4291      	cmp	r1, r2
 80040c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80040cc:	d100      	bne.n	80040d0 <memcpy+0xc>
 80040ce:	4770      	bx	lr
 80040d0:	b510      	push	{r4, lr}
 80040d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040d6:	4291      	cmp	r1, r2
 80040d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040dc:	d1f9      	bne.n	80040d2 <memcpy+0xe>
 80040de:	bd10      	pop	{r4, pc}

080040e0 <memmove>:
 80040e0:	4288      	cmp	r0, r1
 80040e2:	b510      	push	{r4, lr}
 80040e4:	eb01 0402 	add.w	r4, r1, r2
 80040e8:	d902      	bls.n	80040f0 <memmove+0x10>
 80040ea:	4284      	cmp	r4, r0
 80040ec:	4623      	mov	r3, r4
 80040ee:	d807      	bhi.n	8004100 <memmove+0x20>
 80040f0:	1e43      	subs	r3, r0, #1
 80040f2:	42a1      	cmp	r1, r4
 80040f4:	d008      	beq.n	8004108 <memmove+0x28>
 80040f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80040fe:	e7f8      	b.n	80040f2 <memmove+0x12>
 8004100:	4601      	mov	r1, r0
 8004102:	4402      	add	r2, r0
 8004104:	428a      	cmp	r2, r1
 8004106:	d100      	bne.n	800410a <memmove+0x2a>
 8004108:	bd10      	pop	{r4, pc}
 800410a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800410e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004112:	e7f7      	b.n	8004104 <memmove+0x24>

08004114 <_free_r>:
 8004114:	b538      	push	{r3, r4, r5, lr}
 8004116:	4605      	mov	r5, r0
 8004118:	2900      	cmp	r1, #0
 800411a:	d043      	beq.n	80041a4 <_free_r+0x90>
 800411c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004120:	1f0c      	subs	r4, r1, #4
 8004122:	2b00      	cmp	r3, #0
 8004124:	bfb8      	it	lt
 8004126:	18e4      	addlt	r4, r4, r3
 8004128:	f000 f8d0 	bl	80042cc <__malloc_lock>
 800412c:	4a1e      	ldr	r2, [pc, #120]	; (80041a8 <_free_r+0x94>)
 800412e:	6813      	ldr	r3, [r2, #0]
 8004130:	4610      	mov	r0, r2
 8004132:	b933      	cbnz	r3, 8004142 <_free_r+0x2e>
 8004134:	6063      	str	r3, [r4, #4]
 8004136:	6014      	str	r4, [r2, #0]
 8004138:	4628      	mov	r0, r5
 800413a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800413e:	f000 b8cb 	b.w	80042d8 <__malloc_unlock>
 8004142:	42a3      	cmp	r3, r4
 8004144:	d90a      	bls.n	800415c <_free_r+0x48>
 8004146:	6821      	ldr	r1, [r4, #0]
 8004148:	1862      	adds	r2, r4, r1
 800414a:	4293      	cmp	r3, r2
 800414c:	bf01      	itttt	eq
 800414e:	681a      	ldreq	r2, [r3, #0]
 8004150:	685b      	ldreq	r3, [r3, #4]
 8004152:	1852      	addeq	r2, r2, r1
 8004154:	6022      	streq	r2, [r4, #0]
 8004156:	6063      	str	r3, [r4, #4]
 8004158:	6004      	str	r4, [r0, #0]
 800415a:	e7ed      	b.n	8004138 <_free_r+0x24>
 800415c:	461a      	mov	r2, r3
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	b10b      	cbz	r3, 8004166 <_free_r+0x52>
 8004162:	42a3      	cmp	r3, r4
 8004164:	d9fa      	bls.n	800415c <_free_r+0x48>
 8004166:	6811      	ldr	r1, [r2, #0]
 8004168:	1850      	adds	r0, r2, r1
 800416a:	42a0      	cmp	r0, r4
 800416c:	d10b      	bne.n	8004186 <_free_r+0x72>
 800416e:	6820      	ldr	r0, [r4, #0]
 8004170:	4401      	add	r1, r0
 8004172:	1850      	adds	r0, r2, r1
 8004174:	4283      	cmp	r3, r0
 8004176:	6011      	str	r1, [r2, #0]
 8004178:	d1de      	bne.n	8004138 <_free_r+0x24>
 800417a:	6818      	ldr	r0, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4401      	add	r1, r0
 8004180:	6011      	str	r1, [r2, #0]
 8004182:	6053      	str	r3, [r2, #4]
 8004184:	e7d8      	b.n	8004138 <_free_r+0x24>
 8004186:	d902      	bls.n	800418e <_free_r+0x7a>
 8004188:	230c      	movs	r3, #12
 800418a:	602b      	str	r3, [r5, #0]
 800418c:	e7d4      	b.n	8004138 <_free_r+0x24>
 800418e:	6820      	ldr	r0, [r4, #0]
 8004190:	1821      	adds	r1, r4, r0
 8004192:	428b      	cmp	r3, r1
 8004194:	bf01      	itttt	eq
 8004196:	6819      	ldreq	r1, [r3, #0]
 8004198:	685b      	ldreq	r3, [r3, #4]
 800419a:	1809      	addeq	r1, r1, r0
 800419c:	6021      	streq	r1, [r4, #0]
 800419e:	6063      	str	r3, [r4, #4]
 80041a0:	6054      	str	r4, [r2, #4]
 80041a2:	e7c9      	b.n	8004138 <_free_r+0x24>
 80041a4:	bd38      	pop	{r3, r4, r5, pc}
 80041a6:	bf00      	nop
 80041a8:	20000184 	.word	0x20000184

080041ac <_malloc_r>:
 80041ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ae:	1ccd      	adds	r5, r1, #3
 80041b0:	f025 0503 	bic.w	r5, r5, #3
 80041b4:	3508      	adds	r5, #8
 80041b6:	2d0c      	cmp	r5, #12
 80041b8:	bf38      	it	cc
 80041ba:	250c      	movcc	r5, #12
 80041bc:	2d00      	cmp	r5, #0
 80041be:	4606      	mov	r6, r0
 80041c0:	db01      	blt.n	80041c6 <_malloc_r+0x1a>
 80041c2:	42a9      	cmp	r1, r5
 80041c4:	d903      	bls.n	80041ce <_malloc_r+0x22>
 80041c6:	230c      	movs	r3, #12
 80041c8:	6033      	str	r3, [r6, #0]
 80041ca:	2000      	movs	r0, #0
 80041cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041ce:	f000 f87d 	bl	80042cc <__malloc_lock>
 80041d2:	4921      	ldr	r1, [pc, #132]	; (8004258 <_malloc_r+0xac>)
 80041d4:	680a      	ldr	r2, [r1, #0]
 80041d6:	4614      	mov	r4, r2
 80041d8:	b99c      	cbnz	r4, 8004202 <_malloc_r+0x56>
 80041da:	4f20      	ldr	r7, [pc, #128]	; (800425c <_malloc_r+0xb0>)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	b923      	cbnz	r3, 80041ea <_malloc_r+0x3e>
 80041e0:	4621      	mov	r1, r4
 80041e2:	4630      	mov	r0, r6
 80041e4:	f000 f862 	bl	80042ac <_sbrk_r>
 80041e8:	6038      	str	r0, [r7, #0]
 80041ea:	4629      	mov	r1, r5
 80041ec:	4630      	mov	r0, r6
 80041ee:	f000 f85d 	bl	80042ac <_sbrk_r>
 80041f2:	1c43      	adds	r3, r0, #1
 80041f4:	d123      	bne.n	800423e <_malloc_r+0x92>
 80041f6:	230c      	movs	r3, #12
 80041f8:	4630      	mov	r0, r6
 80041fa:	6033      	str	r3, [r6, #0]
 80041fc:	f000 f86c 	bl	80042d8 <__malloc_unlock>
 8004200:	e7e3      	b.n	80041ca <_malloc_r+0x1e>
 8004202:	6823      	ldr	r3, [r4, #0]
 8004204:	1b5b      	subs	r3, r3, r5
 8004206:	d417      	bmi.n	8004238 <_malloc_r+0x8c>
 8004208:	2b0b      	cmp	r3, #11
 800420a:	d903      	bls.n	8004214 <_malloc_r+0x68>
 800420c:	6023      	str	r3, [r4, #0]
 800420e:	441c      	add	r4, r3
 8004210:	6025      	str	r5, [r4, #0]
 8004212:	e004      	b.n	800421e <_malloc_r+0x72>
 8004214:	6863      	ldr	r3, [r4, #4]
 8004216:	42a2      	cmp	r2, r4
 8004218:	bf0c      	ite	eq
 800421a:	600b      	streq	r3, [r1, #0]
 800421c:	6053      	strne	r3, [r2, #4]
 800421e:	4630      	mov	r0, r6
 8004220:	f000 f85a 	bl	80042d8 <__malloc_unlock>
 8004224:	f104 000b 	add.w	r0, r4, #11
 8004228:	1d23      	adds	r3, r4, #4
 800422a:	f020 0007 	bic.w	r0, r0, #7
 800422e:	1ac2      	subs	r2, r0, r3
 8004230:	d0cc      	beq.n	80041cc <_malloc_r+0x20>
 8004232:	1a1b      	subs	r3, r3, r0
 8004234:	50a3      	str	r3, [r4, r2]
 8004236:	e7c9      	b.n	80041cc <_malloc_r+0x20>
 8004238:	4622      	mov	r2, r4
 800423a:	6864      	ldr	r4, [r4, #4]
 800423c:	e7cc      	b.n	80041d8 <_malloc_r+0x2c>
 800423e:	1cc4      	adds	r4, r0, #3
 8004240:	f024 0403 	bic.w	r4, r4, #3
 8004244:	42a0      	cmp	r0, r4
 8004246:	d0e3      	beq.n	8004210 <_malloc_r+0x64>
 8004248:	1a21      	subs	r1, r4, r0
 800424a:	4630      	mov	r0, r6
 800424c:	f000 f82e 	bl	80042ac <_sbrk_r>
 8004250:	3001      	adds	r0, #1
 8004252:	d1dd      	bne.n	8004210 <_malloc_r+0x64>
 8004254:	e7cf      	b.n	80041f6 <_malloc_r+0x4a>
 8004256:	bf00      	nop
 8004258:	20000184 	.word	0x20000184
 800425c:	20000188 	.word	0x20000188

08004260 <_realloc_r>:
 8004260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004262:	4607      	mov	r7, r0
 8004264:	4614      	mov	r4, r2
 8004266:	460e      	mov	r6, r1
 8004268:	b921      	cbnz	r1, 8004274 <_realloc_r+0x14>
 800426a:	4611      	mov	r1, r2
 800426c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004270:	f7ff bf9c 	b.w	80041ac <_malloc_r>
 8004274:	b922      	cbnz	r2, 8004280 <_realloc_r+0x20>
 8004276:	f7ff ff4d 	bl	8004114 <_free_r>
 800427a:	4625      	mov	r5, r4
 800427c:	4628      	mov	r0, r5
 800427e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004280:	f000 f830 	bl	80042e4 <_malloc_usable_size_r>
 8004284:	42a0      	cmp	r0, r4
 8004286:	d20f      	bcs.n	80042a8 <_realloc_r+0x48>
 8004288:	4621      	mov	r1, r4
 800428a:	4638      	mov	r0, r7
 800428c:	f7ff ff8e 	bl	80041ac <_malloc_r>
 8004290:	4605      	mov	r5, r0
 8004292:	2800      	cmp	r0, #0
 8004294:	d0f2      	beq.n	800427c <_realloc_r+0x1c>
 8004296:	4631      	mov	r1, r6
 8004298:	4622      	mov	r2, r4
 800429a:	f7ff ff13 	bl	80040c4 <memcpy>
 800429e:	4631      	mov	r1, r6
 80042a0:	4638      	mov	r0, r7
 80042a2:	f7ff ff37 	bl	8004114 <_free_r>
 80042a6:	e7e9      	b.n	800427c <_realloc_r+0x1c>
 80042a8:	4635      	mov	r5, r6
 80042aa:	e7e7      	b.n	800427c <_realloc_r+0x1c>

080042ac <_sbrk_r>:
 80042ac:	b538      	push	{r3, r4, r5, lr}
 80042ae:	2300      	movs	r3, #0
 80042b0:	4d05      	ldr	r5, [pc, #20]	; (80042c8 <_sbrk_r+0x1c>)
 80042b2:	4604      	mov	r4, r0
 80042b4:	4608      	mov	r0, r1
 80042b6:	602b      	str	r3, [r5, #0]
 80042b8:	f7fc ff7c 	bl	80011b4 <_sbrk>
 80042bc:	1c43      	adds	r3, r0, #1
 80042be:	d102      	bne.n	80042c6 <_sbrk_r+0x1a>
 80042c0:	682b      	ldr	r3, [r5, #0]
 80042c2:	b103      	cbz	r3, 80042c6 <_sbrk_r+0x1a>
 80042c4:	6023      	str	r3, [r4, #0]
 80042c6:	bd38      	pop	{r3, r4, r5, pc}
 80042c8:	200006ec 	.word	0x200006ec

080042cc <__malloc_lock>:
 80042cc:	4801      	ldr	r0, [pc, #4]	; (80042d4 <__malloc_lock+0x8>)
 80042ce:	f000 b811 	b.w	80042f4 <__retarget_lock_acquire_recursive>
 80042d2:	bf00      	nop
 80042d4:	200006f4 	.word	0x200006f4

080042d8 <__malloc_unlock>:
 80042d8:	4801      	ldr	r0, [pc, #4]	; (80042e0 <__malloc_unlock+0x8>)
 80042da:	f000 b80c 	b.w	80042f6 <__retarget_lock_release_recursive>
 80042de:	bf00      	nop
 80042e0:	200006f4 	.word	0x200006f4

080042e4 <_malloc_usable_size_r>:
 80042e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042e8:	1f18      	subs	r0, r3, #4
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	bfbc      	itt	lt
 80042ee:	580b      	ldrlt	r3, [r1, r0]
 80042f0:	18c0      	addlt	r0, r0, r3
 80042f2:	4770      	bx	lr

080042f4 <__retarget_lock_acquire_recursive>:
 80042f4:	4770      	bx	lr

080042f6 <__retarget_lock_release_recursive>:
 80042f6:	4770      	bx	lr

080042f8 <_init>:
 80042f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042fa:	bf00      	nop
 80042fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042fe:	bc08      	pop	{r3}
 8004300:	469e      	mov	lr, r3
 8004302:	4770      	bx	lr

08004304 <_fini>:
 8004304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004306:	bf00      	nop
 8004308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800430a:	bc08      	pop	{r3}
 800430c:	469e      	mov	lr, r3
 800430e:	4770      	bx	lr
