# Compile of alu.sv was successful.
# Compile of cl_decode.sv was successful.
# Compile of cl_state_machine.sv was successful.
# Compile of core.sv was successful.
# Compile of core_flattened.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of definitions.sv was successful.
# Compile of disassemble.sv was successful.
# Compile of instr_mem.sv was successful.
# Compile of net_packet_logger_s.sv was successful.
# Compile of reg_file.sv was successful.
# 12 compiles, 0 failed with no errors. 
vsim +altera -do 141Core_run_msim_rtl_verilog.do -l msim_transcript -gui work.core_tb
