// Seed: 2035475158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10 = -1'b0 == id_2;
  id_11 :
  assert property (@(posedge id_5) 1)
  else $signed(15);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    output uwire id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    output wor id_9,
    output wand id_10,
    input supply1 id_11,
    output supply1 id_12
);
  wire id_14;
  wire id_15;
  assign id_15 = id_11;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16
  );
  logic id_17 = id_17;
endmodule
