# SRAM
Vivado 2020.1에서 Verilog를 이용한 SRAM을 구현 및 Testbench를 활용한 시뮬레이션 코드

## Ver 1. SingleRAM
64Byte SingleRAM 구현 (8bit x 64개)

### [SingleRAM RTL]
![SingleRAM RTL](https://user-images.githubusercontent.com/113006133/196163669-dbf082f5-27dc-4120-9dec-76ac67ae267a.JPG)

### [SingleRAM Simulation Result]
### [1. Write Data]
![SingleRAM Write Simulation Result](https://user-images.githubusercontent.com/113006133/196163766-cca5b410-1b71-43a3-8db1-e5a19ca3d14c.JPG)

### [2. Read Data]
![SingleRAM Read Simulation Result](https://user-images.githubusercontent.com/113006133/196163770-a26c7138-6eff-4d71-8433-0597acb63685.JPG)

## Ver 2. StaticRAM
64Byte StaticRAM 구현 (8bit x 64개) : inout pin 사용

### [StaticRAM RTL]
![StaticRAM RTL](https://user-images.githubusercontent.com/113006133/196163836-759050c3-da0f-4855-8761-e60b9f5cd2e6.JPG)

### [StaticRAM Simulation Result]
### [1. Write Data]
![StaticRAM Write Simulation Result](https://user-images.githubusercontent.com/113006133/196163839-b35f7acc-82a0-44c6-9fc9-8da4ddd90db1.JPG)

### [2. Read Data]
![StaticRAM Read Simulation Result](https://user-images.githubusercontent.com/113006133/196163840-fd2cbba4-70cb-4a7c-b96a-cc15fb7e6024.JPG)