circuit dAlu_r : @[:@2.0]
  module dAlu_r : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_data_rs1 : UInt<32> @[:@6.4]
    input io_data_rs2 : UInt<32> @[:@6.4]
    input io_ctrl_signal : UInt<2> @[:@6.4]
    output io_out_8bit1_rs1 : UInt<8> @[:@6.4]
    output io_out_8bit1_rs2 : UInt<8> @[:@6.4]
    output io_out_8bit2_rs1 : UInt<8> @[:@6.4]
    output io_out_8bit2_rs2 : UInt<8> @[:@6.4]
    output io_out_16bit_rs1 : UInt<16> @[:@6.4]
    output io_out_16bit_rs2 : UInt<16> @[:@6.4]
    output io_out_32bit_rs1 : UInt<32> @[:@6.4]
    output io_out_32bit_rs2 : UInt<32> @[:@6.4]
  
    node _T_26 = eq(io_ctrl_signal, UInt<2>("h1")) @[dAlu_r.scala 34:29:@16.4]
    node _T_27 = bits(io_data_rs1, 7, 0) @[dAlu_r.scala 35:38:@18.6]
    node _T_28 = bits(io_data_rs2, 7, 0) @[dAlu_r.scala 36:38:@20.6]
    node _T_29 = bits(io_data_rs1, 15, 8) @[dAlu_r.scala 37:38:@22.6]
    node _T_30 = bits(io_data_rs2, 15, 8) @[dAlu_r.scala 38:38:@24.6]
    node _T_31 = bits(io_data_rs1, 23, 16) @[dAlu_r.scala 39:42:@26.6]
    node _T_33 = cat(_T_31, UInt<8>("h0")) @[Cat.scala 30:58:@27.6]
    node _T_34 = bits(io_data_rs2, 23, 16) @[dAlu_r.scala 40:42:@29.6]
    node _T_36 = cat(_T_34, UInt<8>("h0")) @[Cat.scala 30:58:@30.6]
    node _T_37 = bits(io_data_rs1, 31, 24) @[dAlu_r.scala 41:42:@32.6]
    node _T_39 = cat(_T_37, UInt<24>("h0")) @[Cat.scala 30:58:@33.6]
    node _T_40 = bits(io_data_rs2, 31, 24) @[dAlu_r.scala 42:42:@35.6]
    node _T_42 = cat(_T_40, UInt<24>("h0")) @[Cat.scala 30:58:@36.6]
    node _GEN_0 = mux(_T_26, _T_27, UInt<8>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_1 = mux(_T_26, _T_28, UInt<8>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_2 = mux(_T_26, _T_29, UInt<8>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_3 = mux(_T_26, _T_30, UInt<8>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_4 = mux(_T_26, _T_33, UInt<16>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_5 = mux(_T_26, _T_36, UInt<16>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_6 = mux(_T_26, _T_39, UInt<32>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _GEN_7 = mux(_T_26, _T_42, UInt<32>("h0")) @[dAlu_r.scala 34:41:@17.4]
    node _T_43 = eq(io_ctrl_signal, UInt<2>("h2")) @[dAlu_r.scala 44:29:@39.4]
    node _T_44 = bits(io_data_rs1, 15, 0) @[dAlu_r.scala 45:38:@41.6]
    node _T_45 = bits(io_data_rs2, 15, 0) @[dAlu_r.scala 46:38:@43.6]
    node _T_46 = bits(io_data_rs1, 31, 16) @[dAlu_r.scala 47:42:@45.6]
    node _T_48 = cat(_T_46, UInt<16>("h0")) @[Cat.scala 30:58:@46.6]
    node _T_49 = bits(io_data_rs2, 31, 16) @[dAlu_r.scala 48:42:@48.6]
    node _T_51 = cat(_T_49, UInt<16>("h0")) @[Cat.scala 30:58:@49.6]
    node _GEN_8 = mux(_T_43, _T_44, _GEN_4) @[dAlu_r.scala 44:42:@40.4]
    node _GEN_9 = mux(_T_43, _T_45, _GEN_5) @[dAlu_r.scala 44:42:@40.4]
    node _GEN_10 = mux(_T_43, _T_48, _GEN_6) @[dAlu_r.scala 44:42:@40.4]
    node _GEN_11 = mux(_T_43, _T_51, _GEN_7) @[dAlu_r.scala 44:42:@40.4]
    node _T_52 = eq(io_ctrl_signal, UInt<2>("h3")) @[dAlu_r.scala 50:29:@52.4]
    node _GEN_12 = mux(_T_52, io_data_rs1, _GEN_10) @[dAlu_r.scala 50:42:@53.4]
    node _GEN_13 = mux(_T_52, io_data_rs1, _GEN_11) @[dAlu_r.scala 50:42:@53.4]
    io_out_8bit1_rs1 <= _GEN_0
    io_out_8bit1_rs2 <= _GEN_1
    io_out_8bit2_rs1 <= _GEN_2
    io_out_8bit2_rs2 <= _GEN_3
    io_out_16bit_rs1 <= _GEN_8
    io_out_16bit_rs2 <= _GEN_9
    io_out_32bit_rs1 <= _GEN_12
    io_out_32bit_rs2 <= _GEN_13
