Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 16:54:15 2023
| Host         : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
| Design       : design_1_srcnn_0_0
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 56125 |     0 |          0 |    117120 | 47.92 |
|   LUT as Logic             | 46079 |     0 |          0 |    117120 | 39.34 |
|   LUT as Memory            | 10046 |     0 |          0 |     57600 | 17.44 |
|     LUT as Distributed RAM |  8416 |     0 |            |           |       |
|     LUT as Shift Register  |  1630 |     0 |            |           |       |
| CLB Registers              | 32342 |     0 |          0 |    234240 | 13.81 |
|   Register as Flip Flop    | 32342 |     0 |          0 |    234240 | 13.81 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   769 |     0 |          0 |     14640 |  5.25 |
| F7 Muxes                   |  3649 |     0 |          0 |     58560 |  6.23 |
| F8 Muxes                   |  1530 |     0 |          0 |     29280 |  5.23 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 42    |          Yes |         Set |            - |
| 32300 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+--------+
|     Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+-------------------+------+-------+------------+-----------+--------+
| Block RAM Tile    |  144 |     0 |          0 |       144 | 100.00 |
|   RAMB36/FIFO*    |  140 |     0 |          0 |       144 |  97.22 |
|     RAMB36E2 only |  140 |       |            |           |        |
|   RAMB18          |    8 |     0 |          0 |       288 |   2.78 |
|     RAMB18E2 only |    8 |       |            |           |        |
| URAM              |    0 |     0 |          0 |        64 |   0.00 |
+-------------------+------+-------+------------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  102 |     0 |          0 |      1248 |  8.17 |
|   DSP48E2 only |  102 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       189 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       352 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 32300 |            Register |
| LUT6     | 26135 |                 CLB |
| LUT5     |  9882 |                 CLB |
| RAMD64E  |  6528 |                 CLB |
| LUT3     |  6201 |                 CLB |
| LUT4     |  4176 |                 CLB |
| MUXF7    |  3649 |                 CLB |
| LUT2     |  3007 |                 CLB |
| MUXF8    |  1530 |                 CLB |
| SRL16E   |  1038 |                 CLB |
| RAMD32   |   960 |                 CLB |
| LUT1     |   810 |                 CLB |
| RAMS32   |   800 |                 CLB |
| CARRY8   |   769 |                 CLB |
| SRLC32E  |   592 |                 CLB |
| RAMB36E2 |   140 |            BLOCKRAM |
| RAMS64E  |   128 |                 CLB |
| DSP48E2  |   102 |          Arithmetic |
| FDSE     |    42 |            Register |
| RAMB18E2 |     8 |            BLOCKRAM |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


