==41185== Cachegrind, a cache and branch-prediction profiler
==41185== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41185== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41185== Command: ./stitch .
==41185== 
--41185-- warning: L3 cache found, using its data for the LL simulation.
--41185-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41185-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==41185== 
==41185== Process terminating with default action of signal 15 (SIGTERM)
==41185==    at 0x10A568: ffConv2 (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41185==    by 0x10D7A0: extractFeatures (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41185==    by 0x108B9F: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41185== 
==41185== I   refs:      193,871,936
==41185== I1  misses:        375,844
==41185== LLi misses:          1,378
==41185== I1  miss rate:        0.19%
==41185== LLi miss rate:        0.00%
==41185== 
==41185== D   refs:       52,718,018  (38,066,572 rd   + 14,651,446 wr)
==41185== D1  misses:      4,184,868  ( 2,479,684 rd   +  1,705,184 wr)
==41185== LLd misses:         23,678  (     2,253 rd   +     21,425 wr)
==41185== D1  miss rate:         7.9% (       6.5%     +       11.6%  )
==41185== LLd miss rate:         0.0% (       0.0%     +        0.1%  )
==41185== 
==41185== LL refs:         4,560,712  ( 2,855,528 rd   +  1,705,184 wr)
==41185== LL misses:          25,056  (     3,631 rd   +     21,425 wr)
==41185== LL miss rate:          0.0% (       0.0%     +        0.1%  )
