<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/alpha/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/alpha/faults.cc</h1>  </div>
</div>
<div class="contents">
<a href="arch_2alpha_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> *          Kevin Lim</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="preprocessor">#include &quot;<a class="code" href="ev5_8hh.html">arch/alpha/ev5.hh</a>&quot;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2tlb_8hh.html">arch/alpha/tlb.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html" title="Declaration of a non-full system Page Table.">mem/page_table.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="keyword">namespace </span>AlphaISA {
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1MachineCheckFault.html#a0a25e80a609a1cba9c5588084ad65072">MachineCheckFault::_name</a> = <span class="stringliteral">&quot;mchk&quot;</span>;
<a name="l00045"></a>00045 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1MachineCheckFault.html#ac76c3c6edebf7b493984baf7a8715e99">MachineCheckFault::_vect</a> = 0x0401;
<a name="l00046"></a>00046 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1MachineCheckFault.html#afe62bd23b9d71acbe5121f5715a013a7">MachineCheckFault::_count</a>;
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1AlignmentFault.html#ad2e10af55eccc7f064eb78eb53950dc3">AlignmentFault::_name</a> = <span class="stringliteral">&quot;unalign&quot;</span>;
<a name="l00049"></a>00049 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1AlignmentFault.html#adcd04a37aa213b906801439afcaee73a">AlignmentFault::_vect</a> = 0x0301;
<a name="l00050"></a>00050 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1AlignmentFault.html#ae58d6b35e464fcd8f9f7e773139feba9">AlignmentFault::_count</a>;
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ResetFault.html#a4896a495dab9131c470b92ecc03825d0">ResetFault::_name</a> = <span class="stringliteral">&quot;reset&quot;</span>;
<a name="l00053"></a>00053 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1ResetFault.html#a2a70f838f8a4c98ec46d1404e12b436e">ResetFault::_vect</a> = 0x0001;
<a name="l00054"></a>00054 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1ResetFault.html#aacd143c92c84ae031b66e2a051ef3495">ResetFault::_count</a>;
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#a4b39651c4974324c1745ec4ed02a3ce2">ArithmeticFault::_name</a> = <span class="stringliteral">&quot;arith&quot;</span>;
<a name="l00057"></a>00057 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#ab8cd81f6cb6db1df01956e697247ae08">ArithmeticFault::_vect</a> = 0x0501;
<a name="l00058"></a>00058 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#adf1071691ff20dfa3114eee5bc0852ad">ArithmeticFault::_count</a>;
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1InterruptFault.html#ac0643aecef20f938788629b0991dfc23">InterruptFault::_name</a> = <span class="stringliteral">&quot;interrupt&quot;</span>;
<a name="l00061"></a>00061 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1InterruptFault.html#a3b3a17d0050e9c55c72ed1914fa6f783">InterruptFault::_vect</a> = 0x0101;
<a name="l00062"></a>00062 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1InterruptFault.html#a25670b514e1340e5d8e8aa85a7a03106">InterruptFault::_count</a>;
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a0a3b607d7803a0c4848a802bd38a92c4">NDtbMissFault::_name</a> = <span class="stringliteral">&quot;dtb_miss_single&quot;</span>;
<a name="l00065"></a>00065 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#ae8a62697090fa4f787cb1c7bfdb9969e">NDtbMissFault::_vect</a> = 0x0201;
<a name="l00066"></a>00066 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a87d1f44889bba6eab5fa7936190d1cdf">NDtbMissFault::_count</a>;
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1PDtbMissFault.html#a834558638b636a1696150bc4316ea2c8">PDtbMissFault::_name</a> = <span class="stringliteral">&quot;dtb_miss_double&quot;</span>;
<a name="l00069"></a>00069 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1PDtbMissFault.html#a79949c1f25d6d0770df223c18934f4eb">PDtbMissFault::_vect</a> = 0x0281;
<a name="l00070"></a>00070 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1PDtbMissFault.html#a4275dbfbb2e1f27faeede7a8f7667518">PDtbMissFault::_count</a>;
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1DtbPageFault.html#a2a8e2ec50ef70b8d3c754d4d18e47770">DtbPageFault::_name</a> = <span class="stringliteral">&quot;dtb_page_fault&quot;</span>;
<a name="l00073"></a>00073 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1DtbPageFault.html#ab01ebed2b30b088d8e6c998cbdaf2c51">DtbPageFault::_vect</a> = 0x0381;
<a name="l00074"></a>00074 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1DtbPageFault.html#a698011bd027e2bc7342ad6a72851d58c">DtbPageFault::_count</a>;
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1DtbAcvFault.html#af5d4ef542ee9b9e7ecdc2f435a2f8792">DtbAcvFault::_name</a> = <span class="stringliteral">&quot;dtb_acv_fault&quot;</span>;
<a name="l00077"></a>00077 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1DtbAcvFault.html#a6a519de1bc0aabd480ff887cf5816f26">DtbAcvFault::_vect</a> = 0x0381;
<a name="l00078"></a>00078 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1DtbAcvFault.html#adb4b939d9614e98283880b5ad0a00610">DtbAcvFault::_count</a>;
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1DtbAlignmentFault.html#aeaa33693ec1fdfd12915ba2cc02457f9">DtbAlignmentFault::_name</a> = <span class="stringliteral">&quot;unalign&quot;</span>;
<a name="l00081"></a>00081 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1DtbAlignmentFault.html#a29d3c7e2f680c6c71bfae252664ea530">DtbAlignmentFault::_vect</a> = 0x0301;
<a name="l00082"></a>00082 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1DtbAlignmentFault.html#a0e01efb5201206f9ba9133919bd309f3">DtbAlignmentFault::_count</a>;
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#aab4b6a00fe3e8728cc019c87a23a48b2">ItbPageFault::_name</a> = <span class="stringliteral">&quot;itbmiss&quot;</span>;
<a name="l00085"></a>00085 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#a190f5623ee236fc61a921af365b65d06">ItbPageFault::_vect</a> = 0x0181;
<a name="l00086"></a>00086 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#a296421d647272f9c63154c9de49bbb4f">ItbPageFault::_count</a>;
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ItbAcvFault.html#a5c641567f3233dd4620022194c6decd2">ItbAcvFault::_name</a> = <span class="stringliteral">&quot;iaccvio&quot;</span>;
<a name="l00089"></a>00089 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1ItbAcvFault.html#ac34d3f6cc3f7c53b49f5f4beebe7e909">ItbAcvFault::_vect</a> = 0x0081;
<a name="l00090"></a>00090 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1ItbAcvFault.html#a7e42b18e71306d71bbdbf1df8665430a">ItbAcvFault::_count</a>;
<a name="l00091"></a>00091 
<a name="l00092"></a>00092 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a3683bbc1d77dc8f86d3216b9d7164a1d">UnimplementedOpcodeFault::_name</a> = <span class="stringliteral">&quot;opdec&quot;</span>;
<a name="l00093"></a>00093 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a02725527db76bcfeb6f3f9c96412c878">UnimplementedOpcodeFault::_vect</a> = 0x0481;
<a name="l00094"></a>00094 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a3a56c196346723b3d39f29184df2409b">UnimplementedOpcodeFault::_count</a>;
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1FloatEnableFault.html#ab511169ff0e0f65dced2fc3a93321f74">FloatEnableFault::_name</a> = <span class="stringliteral">&quot;fen&quot;</span>;
<a name="l00097"></a>00097 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1FloatEnableFault.html#aa7c726a515941ce5b3d083cd4239c2ac">FloatEnableFault::_vect</a> = 0x0581;
<a name="l00098"></a>00098 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1FloatEnableFault.html#abaa6b4f82a6a0ed8d909829b15c82729">FloatEnableFault::_count</a>;
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1PalFault.html#a030f022edbb47df7e9afb5d03ac46050">PalFault::_name</a> = <span class="stringliteral">&quot;pal&quot;</span>;
<a name="l00101"></a>00101 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1PalFault.html#a327c64efbdd25a02eb861bbad049ab76">PalFault::_vect</a> = 0x2001;
<a name="l00102"></a>00102 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1PalFault.html#a3832059cc0f24f8510d0602bca3c9c68">PalFault::_count</a>;
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1IntegerOverflowFault.html#a3b6da2aa267f84229b00384e89d2fea7">IntegerOverflowFault::_name</a> = <span class="stringliteral">&quot;intover&quot;</span>;
<a name="l00105"></a>00105 <a class="code" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a> <a class="code" href="classAlphaISA_1_1IntegerOverflowFault.html#a10e2886169d6961237bd74f72325c37e">IntegerOverflowFault::_vect</a> = 0x0501;
<a name="l00106"></a>00106 <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">FaultStat</a> <a class="code" href="classAlphaISA_1_1IntegerOverflowFault.html#ab9de9b8216a48a80bcb97346c64bae7e">IntegerOverflowFault::_count</a>;
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="keywordtype">void</span>
<a name="l00109"></a><a class="code" href="classAlphaISA_1_1AlphaFault.html#aa143c6952018a2d99e532d341e3bafc8">00109</a> <a class="code" href="classAlphaISA_1_1AlphaFault.html#aa143c6952018a2d99e532d341e3bafc8">AlphaFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00110"></a>00110 {
<a name="l00111"></a>00111     <a class="code" href="classAlphaISA_1_1AlphaFault.html#aa143c6952018a2d99e532d341e3bafc8">FaultBase::invoke</a>(tc);
<a name="l00112"></a>00112     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00113"></a>00113         <span class="keywordflow">return</span>;
<a name="l00114"></a>00114     <a class="code" href="classAlphaISA_1_1AlphaFault.html#a1d2c327ac2b4a7d5ef8a59e6f58b1f53">countStat</a>()++;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <span class="comment">// exception restart address</span>
<a name="l00119"></a>00119     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1AlphaFault.html#a2b77c1808e481ef8879b735575891b50">setRestartAddress</a>() || !(pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a95654d75bc82beb81b4df1b2d16db865">pc</a>() &amp; 0x3))
<a name="l00120"></a>00120         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>, pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a95654d75bc82beb81b4df1b2d16db865">pc</a>());
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1AlphaFault.html#a5b5e51bc58530f8594cc4a9b102823af">skipFaultingInstruction</a>()) {
<a name="l00123"></a>00123         <span class="comment">// traps...  skip faulting instruction.</span>
<a name="l00124"></a>00124         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>,
<a name="l00125"></a>00125                    tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>) + 4);
<a name="l00126"></a>00126     }
<a name="l00127"></a>00127 
<a name="l00128"></a>00128     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a4acae36a85d6760953aea4264be5fb94" title="Force this PC to reflect a particular value, resetting all its other fields around it...">set</a>(tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>) + <a class="code" href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">vect</a>());
<a name="l00129"></a>00129     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="keywordtype">void</span>
<a name="l00133"></a><a class="code" href="classAlphaISA_1_1ArithmeticFault.html#ab0e80f1aa6902a4d7db9c3378b334496">00133</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#ab0e80f1aa6902a4d7db9c3378b334496">ArithmeticFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#ab0e80f1aa6902a4d7db9c3378b334496">FaultBase::invoke</a>(tc);
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00137"></a>00137         <span class="keywordflow">return</span>;
<a name="l00138"></a>00138     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Arithmetic traps are unimplemented!&quot;</span>);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 <span class="keywordtype">void</span>
<a name="l00142"></a><a class="code" href="classAlphaISA_1_1DtbFault.html#a4badbbc25d34b02bbea55e21e2f86ed7">00142</a> <a class="code" href="classAlphaISA_1_1DtbFault.html#a4badbbc25d34b02bbea55e21e2f86ed7">DtbFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00143"></a>00143 {
<a name="l00144"></a>00144     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00145"></a>00145         <span class="comment">// Set fault address and flags.  Even though we&#39;re modeling an</span>
<a name="l00146"></a>00146         <span class="comment">// EV5, we use the EV6 technique of not latching fault registers</span>
<a name="l00147"></a>00147         <span class="comment">// on VPTE loads (instead of locking the registers until IPR_VA is</span>
<a name="l00148"></a>00148         <span class="comment">// read, like the EV5).  The EV6 approach is cleaner and seems to</span>
<a name="l00149"></a>00149         <span class="comment">// work with EV5 PAL code, but not the other way around.</span>
<a name="l00150"></a>00150         <span class="keywordflow">if</span> (!tc-&gt;<a class="code" href="classThreadContext.html#ac9a34d2b7e86f4e6bb594b4552386caf">misspeculating</a>() &amp;&amp;
<a name="l00151"></a>00151             <a class="code" href="classAlphaISA_1_1DtbFault.html#addab493a07e0960934125f10881edfcf">reqFlags</a>.<a class="code" href="classFlags.html#a58103aa3d7908ef129d17dc1c4329b4a">noneSet</a>(<a class="code" href="classRequest.html#af2347648f76e91cd445fe5e13c7239eb" title="The request is an ALPHA VPTE pal access (hw_ld).">Request::VPTE</a> | <a class="code" href="classRequest.html#a179ce49993dcd5a65a5aad743c8548f8" title="The request is a prefetch.">Request::PREFETCH</a>)) {
<a name="l00152"></a>00152             <span class="comment">// set VA register with faulting address</span>
<a name="l00153"></a>00153             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">IPR_VA</a>, <a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>);
<a name="l00154"></a>00154 
<a name="l00155"></a>00155             <span class="comment">// set MM_STAT register flags</span>
<a name="l00156"></a>00156             <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> machInst = inst-&gt;machInst;
<a name="l00157"></a>00157             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>,
<a name="l00158"></a>00158                 (((<a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a>(machInst) &amp; 0x3f) &lt;&lt; 11) |
<a name="l00159"></a>00159                  ((<a class="code" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a>(machInst) &amp; 0x1f) &lt;&lt; 6) |
<a name="l00160"></a>00160                  (<a class="code" href="classAlphaISA_1_1DtbFault.html#a22654be4ab78e1c2420d61da1f1a7cea">flags</a> &amp; 0x3f)));
<a name="l00161"></a>00161 
<a name="l00162"></a>00162             <span class="comment">// set VA_FORM register with faulting formatted address</span>
<a name="l00163"></a>00163             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">IPR_VA_FORM</a>,
<a name="l00164"></a>00164                 tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">IPR_MVPTBR</a>) | (<a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>() &lt;&lt; 3));
<a name="l00165"></a>00165         }
<a name="l00166"></a>00166     }
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <a class="code" href="classAlphaISA_1_1DtbFault.html#a4badbbc25d34b02bbea55e21e2f86ed7">AlphaFault::invoke</a>(tc);
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="keywordtype">void</span>
<a name="l00172"></a><a class="code" href="classAlphaISA_1_1ItbFault.html#aa55a6c7528a90818e03c16c5e1b499bb">00172</a> <a class="code" href="classAlphaISA_1_1ItbFault.html#aa55a6c7528a90818e03c16c5e1b499bb">ItbFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00175"></a>00175         <span class="keywordflow">if</span> (!tc-&gt;<a class="code" href="classThreadContext.html#ac9a34d2b7e86f4e6bb594b4552386caf">misspeculating</a>()) {
<a name="l00176"></a>00176             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">IPR_ITB_TAG</a>, <a class="code" href="classAlphaISA_1_1ItbFault.html#af07333304f47b9048df38580e1b3fd91">pc</a>);
<a name="l00177"></a>00177             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">IPR_IFAULT_VA_FORM</a>,
<a name="l00178"></a>00178                 tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>) | (<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(<a class="code" href="classAlphaISA_1_1ItbFault.html#af07333304f47b9048df38580e1b3fd91">pc</a>).vpn() &lt;&lt; 3));
<a name="l00179"></a>00179         }
<a name="l00180"></a>00180     }
<a name="l00181"></a>00181 
<a name="l00182"></a>00182     <a class="code" href="classAlphaISA_1_1ItbFault.html#aa55a6c7528a90818e03c16c5e1b499bb">AlphaFault::invoke</a>(tc);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 <span class="keywordtype">void</span>
<a name="l00186"></a><a class="code" href="classAlphaISA_1_1ItbPageFault.html#abd0966f7804f18070ac22f45605238cd">00186</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#abd0966f7804f18070ac22f45605238cd">ItbPageFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00187"></a>00187 {
<a name="l00188"></a>00188     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00189"></a>00189         <a class="code" href="classAlphaISA_1_1ItbPageFault.html#abd0966f7804f18070ac22f45605238cd">ItbFault::invoke</a>(tc);
<a name="l00190"></a>00190         <span class="keywordflow">return</span>;
<a name="l00191"></a>00191     }
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00194"></a>00194     <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00195"></a>00195     <span class="keywordtype">bool</span> success = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1a5bd0cd33485b6215c846e89389b3e2" title="Lookup function.">lookup</a>(<a class="code" href="classAlphaISA_1_1ItbFault.html#af07333304f47b9048df38580e1b3fd91">pc</a>, entry);
<a name="l00196"></a>00196     <span class="keywordflow">if</span> (!success) {
<a name="l00197"></a>00197         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute unmapped address %#x.\n&quot;</span>, <a class="code" href="classAlphaISA_1_1ItbFault.html#af07333304f47b9048df38580e1b3fd91">pc</a>);
<a name="l00198"></a>00198     } <span class="keywordflow">else</span> {
<a name="l00199"></a>00199         <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>(<a class="code" href="classAlphaISA_1_1ItbFault.html#af07333304f47b9048df38580e1b3fd91">pc</a>);
<a name="l00200"></a>00200         tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;insert(vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#ae95dc039af24d03bae949478554f4bac">page</a>(), entry);
<a name="l00201"></a>00201     }
<a name="l00202"></a>00202 }
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 <span class="keywordtype">void</span>
<a name="l00205"></a><a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a497a4f6fbec8097f05f121389fe58f4c">00205</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a497a4f6fbec8097f05f121389fe58f4c">NDtbMissFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00206"></a>00206 {
<a name="l00207"></a>00207     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00208"></a>00208         <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a497a4f6fbec8097f05f121389fe58f4c">DtbFault::invoke</a>(tc, inst);
<a name="l00209"></a>00209         <span class="keywordflow">return</span>;
<a name="l00210"></a>00210     }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00213"></a>00213     <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00214"></a>00214     <span class="keywordtype">bool</span> success = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1a5bd0cd33485b6215c846e89389b3e2" title="Lookup function.">lookup</a>(<a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>, entry);
<a name="l00215"></a>00215     <span class="keywordflow">if</span> (!success) {
<a name="l00216"></a>00216         <span class="keywordflow">if</span> (p-&gt;<a class="code" href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f" title="Attempt to fix up a fault at vaddr by allocating a page on the stack.">fixupStackFault</a>(<a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>))
<a name="l00217"></a>00217             success = p-&gt;<a class="code" href="classProcess.html#ab023e15e074195be6f19416d376eaf22">pTable</a>-&gt;<a class="code" href="classPageTable.html#a1a5bd0cd33485b6215c846e89389b3e2" title="Lookup function.">lookup</a>(<a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>, entry);
<a name="l00218"></a>00218     }
<a name="l00219"></a>00219     <span class="keywordflow">if</span> (!success) {
<a name="l00220"></a>00220         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to access unmapped address %#x.\n&quot;</span>, (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a>)<a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>);
<a name="l00221"></a>00221     } <span class="keywordflow">else</span> {
<a name="l00222"></a>00222         tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;insert(<a class="code" href="classAlphaISA_1_1DtbFault.html#aed9f1bfc8e62c74265f3014d25c421ac">vaddr</a>.<a class="code" href="structAlphaISA_1_1VAddr.html#ae95dc039af24d03bae949478554f4bac">page</a>(), entry);
<a name="l00223"></a>00223     }
<a name="l00224"></a>00224 }
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 } <span class="comment">// namespace AlphaISA</span>
<a name="l00227"></a>00227 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:45 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
