Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  1 18:46:39 2021
| Host         : DESKTOP-L5PSEKK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_module_timing_summary_routed.rpt -pb fpga_top_module_timing_summary_routed.pb -rpx fpga_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_module
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.383        0.000                      0                20427        0.022        0.000                      0                20427        3.000        0.000                       0                  6844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_wiz_0_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0         {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               0.383        0.000                      0                20426        0.022        0.000                      0                20426        3.750        0.000                       0                  6838  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                        8.282        0.000                      0                    1        0.494        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.456ns (5.044%)  route 8.584ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 6.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.584     5.316    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/E[0]
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.436     6.548    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/clk_out1
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[44]/C
                         clock pessimism             -0.567     5.981    
                         clock uncertainty           -0.077     5.903    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.205     5.698    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[44]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.456ns (5.044%)  route 8.584ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 6.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.584     5.316    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/E[0]
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.436     6.548    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/clk_out1
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[45]/C
                         clock pessimism             -0.567     5.981    
                         clock uncertainty           -0.077     5.903    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.205     5.698    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[45]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.456ns (5.044%)  route 8.584ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 6.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.584     5.316    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/E[0]
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.436     6.548    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/clk_out1
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[46]/C
                         clock pessimism             -0.567     5.981    
                         clock uncertainty           -0.077     5.903    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.205     5.698    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[46]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.456ns (5.044%)  route 8.584ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 6.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.584     5.316    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/E[0]
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.436     6.548    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/clk_out1
    SLICE_X9Y91          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[47]/C
                         clock pessimism             -0.567     5.981    
                         clock uncertainty           -0.077     5.903    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.205     5.698    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[4].cordic_inst_i/o_cos_reg[47]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_cos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 6.205ns (66.354%)  route 3.146ns (33.646%))
  Logic Levels:           29  (CARRY4=25 LUT1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.278ns = ( 6.722 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.729    -3.734    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/clk_out1
    SLICE_X9Y132         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_cos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.456    -3.278 f  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_cos_reg[0]/Q
                         net (fo=3, routed)           0.931    -2.346    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/cos[47]_95[0]
    SLICE_X24Y124        LUT1 (Prop_lut1_I0_O)        0.124    -2.222 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_62/O
                         net (fo=1, routed)           0.474    -1.748    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_62_n_0
    SLICE_X25Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -1.168 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    -1.168    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_57_n_0
    SLICE_X25Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.054 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    -1.054    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_52_n_0
    SLICE_X25Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.940 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    -0.940    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_47_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.826 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.009    -0.817    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_42_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.703 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.703    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_37_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.589 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    -0.589    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_32_n_0
    SLICE_X25Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.475 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_27__2/CO[3]
                         net (fo=1, routed)           0.000    -0.475    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_27__2_n_0
    SLICE_X25Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.361 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_22__6/CO[3]
                         net (fo=1, routed)           0.000    -0.361    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_22__6_n_0
    SLICE_X25Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_17__10/CO[3]
                         net (fo=1, routed)           0.000    -0.247    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_17__10_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_12__14/CO[3]
                         net (fo=1, routed)           0.000    -0.133    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_12__14_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.019    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_8_n_0
    SLICE_X25Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_7__18/O[2]
                         net (fo=1, routed)           0.549     0.769    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/CORDIC_STAGES_GEN[47].cordic_inst_i/delta_sin1[47]
    SLICE_X25Y135        LUT4 (Prop_lut4_I3_O)        0.302     1.071 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_6__1/O
                         net (fo=1, routed)           0.000     1.071    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_6__1_n_0
    SLICE_X25Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.603 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.603    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_2_n_0
    SLICE_X25Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.717    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[7]_i_2_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.831    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[11]_i_2_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[15]_i_2_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.059    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[19]_i_2_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.173    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[23]_i_2_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.287    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[27]_i_2_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.401 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[31]_i_2_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.515 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.515    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[35]_i_2_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.849 f  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[39]_i_2/O[1]
                         net (fo=2, routed)           0.590     3.439    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/CORDIC_STAGES_GEN[47].cordic_inst_i/sin_sign_check1[37]
    SLICE_X26Y145        LUT1 (Prop_lut1_I0_O)        0.303     3.742 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[40]_i_6/O
                         net (fo=1, routed)           0.000     3.742    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[40]_i_6_n_0
    SLICE_X26Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.274 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.274    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[40]_i_2_n_0
    SLICE_X26Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.388    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[44]_i_2_n_0
    SLICE_X26Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.722 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.593     5.315    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/CORDIC_STAGES_GEN[47].cordic_inst_i/sin_sign_check0[46]
    SLICE_X25Y147        LUT3 (Prop_lut3_I0_O)        0.303     5.618 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[46]_i_1/O
                         net (fo=1, routed)           0.000     5.618    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[47]_0[46]
    SLICE_X25Y147        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.610     6.722    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/clk_out1
    SLICE_X25Y147        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[46]/C
                         clock pessimism             -0.487     6.235    
                         clock uncertainty           -0.077     6.158    
    SLICE_X25Y147        FDRE (Setup_fdre_C_D)        0.029     6.187    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[46]
  -------------------------------------------------------------------
                         required time                          6.187    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 0.456ns (5.208%)  route 8.300ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 6.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.300     5.032    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/E[0]
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.437     6.549    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/clk_out1
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[0]/C
                         clock pessimism             -0.567     5.982    
                         clock uncertainty           -0.077     5.904    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205     5.699    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[0]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 0.456ns (5.208%)  route 8.300ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 6.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.300     5.032    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/E[0]
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.437     6.549    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/clk_out1
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[1]/C
                         clock pessimism             -0.567     5.982    
                         clock uncertainty           -0.077     5.904    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205     5.699    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[1]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 0.456ns (5.208%)  route 8.300ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 6.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.300     5.032    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/E[0]
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.437     6.549    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/clk_out1
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[2]/C
                         clock pessimism             -0.567     5.982    
                         clock uncertainty           -0.077     5.904    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205     5.699    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 0.456ns (5.208%)  route 8.300ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 6.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.724ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.738    -3.725    top_module_inst/uart_rx_msg_module/clk_out1
    SLICE_X18Y143        FDSE                                         r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDSE (Prop_fdse_C_Q)         0.456    -3.269 r  top_module_inst/uart_rx_msg_module/o_cordic_pipeline_en_reg/Q
                         net (fo=6493, routed)        8.300     5.032    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/E[0]
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.437     6.549    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/clk_out1
    SLICE_X9Y94          FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[3]/C
                         clock pessimism             -0.567     5.982    
                         clock uncertainty           -0.077     5.904    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205     5.699    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[8].cordic_inst_i/o_sin_reg[3]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_cos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 6.024ns (64.842%)  route 3.266ns (35.158%))
  Logic Levels:           28  (CARRY4=24 LUT1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.280ns = ( 6.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.729    -3.734    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/clk_out1
    SLICE_X9Y132         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_cos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.456    -3.278 f  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_cos_reg[0]/Q
                         net (fo=3, routed)           0.931    -2.346    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/cos[47]_95[0]
    SLICE_X24Y124        LUT1 (Prop_lut1_I0_O)        0.124    -2.222 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_62/O
                         net (fo=1, routed)           0.474    -1.748    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_62_n_0
    SLICE_X25Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -1.168 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    -1.168    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_57_n_0
    SLICE_X25Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.054 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    -1.054    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_52_n_0
    SLICE_X25Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.940 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    -0.940    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_47_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.826 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.009    -0.817    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_42_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.703 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.703    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_37_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.589 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    -0.589    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_32_n_0
    SLICE_X25Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.475 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_27__2/CO[3]
                         net (fo=1, routed)           0.000    -0.475    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_27__2_n_0
    SLICE_X25Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.361 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_22__6/CO[3]
                         net (fo=1, routed)           0.000    -0.361    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_22__6_n_0
    SLICE_X25Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_17__10/CO[3]
                         net (fo=1, routed)           0.000    -0.247    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_17__10_n_0
    SLICE_X25Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_12__14/CO[3]
                         net (fo=1, routed)           0.000    -0.133    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_12__14_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.019    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_8_n_0
    SLICE_X25Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_7__18/O[2]
                         net (fo=1, routed)           0.549     0.769    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/CORDIC_STAGES_GEN[47].cordic_inst_i/delta_sin1[47]
    SLICE_X25Y135        LUT4 (Prop_lut4_I3_O)        0.302     1.071 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_6__1/O
                         net (fo=1, routed)           0.000     1.071    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[3]_i_6__1_n_0
    SLICE_X25Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.603 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.603    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[3]_i_2_n_0
    SLICE_X25Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.717    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[7]_i_2_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.831    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[11]_i_2_n_0
    SLICE_X25Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[15]_i_2_n_0
    SLICE_X25Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.059    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[19]_i_2_n_0
    SLICE_X25Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.173    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[23]_i_2_n_0
    SLICE_X25Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.287    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[27]_i_2_n_0
    SLICE_X25Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.401 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[31]_i_2_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.515 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.515    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[35]_i_2_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.849 f  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[39]_i_2/O[1]
                         net (fo=2, routed)           0.590     3.439    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/CORDIC_STAGES_GEN[47].cordic_inst_i/sin_sign_check1[37]
    SLICE_X26Y145        LUT1 (Prop_lut1_I0_O)        0.303     3.742 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[40]_i_6/O
                         net (fo=1, routed)           0.000     3.742    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[40]_i_6_n_0
    SLICE_X26Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.274 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.274    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[40]_i_2_n_0
    SLICE_X26Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.513 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin_reg[44]_i_2/O[2]
                         net (fo=1, routed)           0.713     5.226    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/CORDIC_STAGES_GEN[47].cordic_inst_i/sin_sign_check0[43]
    SLICE_X29Y145        LUT3 (Prop_lut3_I0_O)        0.331     5.557 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[46].cordic_inst_i/o_sin[43]_i_1/O
                         net (fo=1, routed)           0.000     5.557    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[47]_0[43]
    SLICE_X29Y145        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     3.445 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.021    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.112 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        1.608     6.720    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/clk_out1
    SLICE_X29Y145        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[43]/C
                         clock pessimism             -0.487     6.233    
                         clock uncertainty           -0.077     6.156    
    SLICE_X29Y145        FDRE (Setup_fdre_C_D)        0.075     6.231    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[43]
  -------------------------------------------------------------------
                         required time                          6.231    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[15].cordic_inst_i/o_theta_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[16].cordic_inst_i/o_theta_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.012%)  route 0.220ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.638    -0.713    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[15].cordic_inst_i/clk_out1
    SLICE_X32Y112        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[15].cordic_inst_i/o_theta_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[15].cordic_inst_i/o_theta_reg[28]/Q
                         net (fo=1, routed)           0.220    -0.352    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[16].cordic_inst_i/o_theta_reg[47]_0[1]
    SLICE_X36Y111        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[16].cordic_inst_i/o_theta_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.912    -0.666    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[16].cordic_inst_i/clk_out1
    SLICE_X36Y111        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[16].cordic_inst_i/o_theta_reg[28]/C
                         clock pessimism              0.218    -0.449    
    SLICE_X36Y111        FDRE (Hold_fdre_C_D)         0.075    -0.374    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[16].cordic_inst_i/o_theta_reg[28]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_msg_module/bytes2send_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.297%)  route 0.190ns (59.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.641    -0.710    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/clk_out1
    SLICE_X28Y145        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDRE (Prop_fdre_C_Q)         0.128    -0.582 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[47].cordic_inst_i/o_sin_reg[39]/Q
                         net (fo=1, routed)           0.190    -0.393    top_module_inst/uart_tx_msg_module/o_sin_theta[39]
    SLICE_X36Y146        FDRE                                         r  top_module_inst/uart_tx_msg_module/bytes2send_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.914    -0.664    top_module_inst/uart_tx_msg_module/clk_out1
    SLICE_X36Y146        FDRE                                         r  top_module_inst/uart_tx_msg_module/bytes2send_reg[10][7]/C
                         clock pessimism              0.218    -0.447    
    SLICE_X36Y146        FDRE (Hold_fdre_C_D)         0.017    -0.430    top_module_inst/uart_tx_msg_module/bytes2send_reg[10][7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/o_cos_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[14].cordic_inst_i/o_cos_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.312ns (63.062%)  route 0.183ns (36.938%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.560    -0.792    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/clk_out1
    SLICE_X29Y99         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/o_cos_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/o_cos_reg[37]/Q
                         net (fo=5, routed)           0.182    -0.469    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/cos[14]_53[37]
    SLICE_X35Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.352 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/o_cos_reg[39]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    -0.351    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/o_cos_reg[39]_i_1__8_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.297 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[13].cordic_inst_i/o_cos_reg[43]_i_1__8/O[0]
                         net (fo=1, routed)           0.000    -0.297    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[14].cordic_inst_i/D[40]
    SLICE_X35Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[14].cordic_inst_i/o_cos_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.915    -0.663    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[14].cordic_inst_i/clk_out1
    SLICE_X35Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[14].cordic_inst_i/o_cos_reg[40]/C
                         clock pessimism              0.222    -0.441    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105    -0.336    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[14].cordic_inst_i/o_cos_reg[40]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.249ns (49.817%)  route 0.251ns (50.183%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.559    -0.793    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/clk_out1
    SLICE_X40Y96         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[14]/Q
                         net (fo=3, routed)           0.251    -0.401    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/theta[37]_16[14]
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[15]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.356    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[15]_i_2__3_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.293 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[15]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    -0.293    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[47]_0[7]
    SLICE_X36Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.915    -0.663    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/clk_out1
    SLICE_X36Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[15]/C
                         clock pessimism              0.222    -0.441    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105    -0.336    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[15]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.249ns (49.817%)  route 0.251ns (50.183%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.560    -0.792    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/clk_out1
    SLICE_X40Y97         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[18]/Q
                         net (fo=3, routed)           0.251    -0.400    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/theta[37]_16[18]
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.355 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[19]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.355    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[19]_i_2__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.292 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[19]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    -0.292    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[47]_0[11]
    SLICE_X36Y101        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.915    -0.663    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/clk_out1
    SLICE_X36Y101        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[19]/C
                         clock pessimism              0.222    -0.441    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105    -0.336    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[19]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.249ns (49.817%)  route 0.251ns (50.183%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.560    -0.792    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/clk_out1
    SLICE_X40Y98         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[22]/Q
                         net (fo=3, routed)           0.251    -0.400    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/theta[37]_16[22]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.355 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[23]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.355    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[23]_i_2__3_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.292 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[23]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    -0.292    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[47]_0[15]
    SLICE_X36Y102        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.915    -0.663    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/clk_out1
    SLICE_X36Y102        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[23]/C
                         clock pessimism              0.222    -0.441    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.105    -0.336    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[23]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.249ns (49.817%)  route 0.251ns (50.183%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.560    -0.792    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/clk_out1
    SLICE_X40Y99         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[26]/Q
                         net (fo=3, routed)           0.251    -0.400    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/theta[37]_16[26]
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.355 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[27]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.355    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta[27]_i_2__4_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.292 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[27]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.292    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[47]_0[19]
    SLICE_X36Y103        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.914    -0.664    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/clk_out1
    SLICE_X36Y103        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[27]/C
                         clock pessimism              0.222    -0.442    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.105    -0.337    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[37].cordic_inst_i/o_theta_reg[27]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[33].cordic_inst_i/o_theta_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.374ns (74.975%)  route 0.125ns (25.025%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.565    -0.787    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/clk_out1
    SLICE_X56Y99         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.623 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[25]/Q
                         net (fo=3, routed)           0.124    -0.499    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/theta[33]_20[25]
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.382 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.382    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[27]_i_1__5_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.343 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.342    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[31]_i_1__6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.288 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[32].cordic_inst_i/o_theta_reg[35]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.288    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[33].cordic_inst_i/o_theta_reg[47]_0[20]
    SLICE_X57Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[33].cordic_inst_i/o_theta_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.918    -0.660    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[33].cordic_inst_i/clk_out1
    SLICE_X57Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[33].cordic_inst_i/o_theta_reg[32]/C
                         clock pessimism              0.222    -0.438    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105    -0.333    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[33].cordic_inst_i/o_theta_reg[32]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[39].cordic_inst_i/o_theta_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.348ns (65.238%)  route 0.185ns (34.762%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.559    -0.793    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/clk_out1
    SLICE_X39Y95         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta_reg[21]/Q
                         net (fo=3, routed)           0.185    -0.467    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/theta[39]_14[21]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.422 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta[21]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.422    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta[21]_i_2__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.313 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.312    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta_reg[21]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.259 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[38].cordic_inst_i/o_theta_reg[25]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.259    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[39].cordic_inst_i/o_theta_reg[47]_0[16]
    SLICE_X38Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[39].cordic_inst_i/o_theta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.915    -0.663    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[39].cordic_inst_i/clk_out1
    SLICE_X38Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[39].cordic_inst_i/o_theta_reg[22]/C
                         clock pessimism              0.222    -0.441    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.307    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[39].cordic_inst_i/o_theta_reg[22]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.355ns (70.298%)  route 0.150ns (29.702%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.560    -0.792    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/clk_out1
    SLICE_X41Y99         FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta_reg[28]/Q
                         net (fo=3, routed)           0.149    -0.501    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/theta[36]_17[28]
    SLICE_X40Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.456 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta[28]_i_2__15/O
                         net (fo=1, routed)           0.000    -0.456    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta[28]_i_2__15_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.341 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta_reg[28]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001    -0.341    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta_reg[28]_i_1__15_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.287 r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[35].cordic_inst_i/o_theta_reg[32]_i_1__16/O[0]
                         net (fo=1, routed)           0.000    -0.287    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[47]_0[20]
    SLICE_X40Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=6836, routed)        0.915    -0.663    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/clk_out1
    SLICE_X40Y100        FDRE                                         r  top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[29]/C
                         clock pessimism              0.222    -0.441    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.336    top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[36].cordic_inst_i/o_theta_reg[29]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y103   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y103   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y103   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y103   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y104   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y104   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y104   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y104   top_module_inst/cordic_sincos_module/CORDIC_STAGES_GEN[12].cordic_inst_i/o_cos_reg[19]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X12Y146   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X14Y147   top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.282ns  (required time - arrival time)
  Source:                 sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.456ns (28.904%)  route 1.122ns (71.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           3.281     4.770    i_clk_IBUF
    SLICE_X13Y139        FDCE                                         r  sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456     5.226 r  sync_reg_reg[0]/Q
                         net (fo=1, routed)           1.122     6.348    p_0_in[1]
    SLICE_X13Y139        FDCE                                         r  sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           2.770    14.188    i_clk_IBUF
    SLICE_X13Y139        FDCE                                         r  sync_reg_reg[1]/C
                         clock pessimism              0.582    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)       -0.105    14.630    sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  8.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.514%)  route 0.412ns (74.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.284     1.541    i_clk_IBUF
    SLICE_X13Y139        FDCE                                         r  sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.412     2.094    p_0_in[1]
    SLICE_X13Y139        FDCE                                         r  sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=3, routed)           1.517     1.962    i_clk_IBUF
    SLICE_X13Y139        FDCE                                         r  sync_reg_reg[1]/C
                         clock pessimism             -0.421     1.541    
    SLICE_X13Y139        FDCE (Hold_fdce_C_D)         0.059     1.600    sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y139  sync_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y139  sync_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139  sync_reg_reg[1]/C



