{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590588019463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590588019463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 16:00:19 2020 " "Processing started: Wed May 27 16:00:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590588019463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590588019463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prac3 -c Prac3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prac3 -c Prac3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590588019463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1590588020199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1590588020199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac3.v 1 1 " "Found 1 design units, including 1 entities, in source file prac3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prac3 " "Found entity 1: Prac3" {  } { { "Prac3.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d0.v 1 1 " "Found 1 design units, including 1 entities, in source file d0.v" { { "Info" "ISGN_ENTITY_NAME" "1 D0 " "Found entity 1: D0" {  } { { "D0.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/D0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.v 1 1 " "Found 1 design units, including 1 entities, in source file mbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/MBR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590588029423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590588029423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MAR_value Prac3.v(3) " "Verilog HDL Implicit Net warning at Prac3.v(3): created implicit net for \"MAR_value\"" {  } { { "Prac3.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_input Prac3.v(3) " "Verilog HDL Implicit Net warning at Prac3.v(3): created implicit net for \"data_input\"" {  } { { "Prac3.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MBR_value Prac3.v(3) " "Verilog HDL Implicit Net warning at Prac3.v(3): created implicit net for \"MBR_value\"" {  } { { "Prac3.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Prac3.v(3) " "Verilog HDL Implicit Net warning at Prac3.v(3): created implicit net for \"clk\"" {  } { { "Prac3.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in CPU.v(7) " "Verilog HDL Implicit Net warning at CPU.v(7): created implicit net for \"data_in\"" {  } { { "CPU.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out CPU.v(7) " "Verilog HDL Implicit Net warning at CPU.v(7): created implicit net for \"data_out\"" {  } { { "CPU.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operation CPU.v(12) " "Verilog HDL Implicit Net warning at CPU.v(12): created implicit net for \"operation\"" {  } { { "CPU.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590588029424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prac3 " "Elaborating entity \"Prac3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1590588029471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:my_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:my_Memory\"" {  } { { "Prac3.v" "my_Memory" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029473 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MBR_value Memory.v(5) " "Output port \"MBR_value\" at Memory.v(5) has no driver" {  } { { "Memory.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Memory.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1590588029474 "|Prac3|Memory:my_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:my_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:my_CPU\"" {  } { { "Prac3.v" "my_CPU" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029476 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR_value CPU.v(3) " "Output port \"MAR_value\" at CPU.v(3) has no driver" {  } { { "CPU.v" "" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590588029477 "|Prac3|CPU:my_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D0 CPU:my_CPU\|D0:my_D0 " "Elaborating entity \"D0\" for hierarchy \"CPU:my_CPU\|D0:my_D0\"" {  } { { "CPU.v" "my_D0" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:my_CPU\|IR:my_IR " "Elaborating entity \"IR\" for hierarchy \"CPU:my_CPU\|IR:my_IR\"" {  } { { "CPU.v" "my_IR" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR CPU:my_CPU\|MAR:my_MAR " "Elaborating entity \"MAR\" for hierarchy \"CPU:my_CPU\|MAR:my_MAR\"" {  } { { "CPU.v" "my_MAR" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR CPU:my_CPU\|MBR:my_MBR " "Elaborating entity \"MBR\" for hierarchy \"CPU:my_CPU\|MBR:my_MBR\"" {  } { { "CPU.v" "my_MBR" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:my_CPU\|PC:my_PC " "Elaborating entity \"PC\" for hierarchy \"CPU:my_CPU\|PC:my_PC\"" {  } { { "CPU.v" "my_PC" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:my_CPU\|ALU:my_ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU:my_CPU\|ALU:my_ALU\"" {  } { { "CPU.v" "my_ALU" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590588029492 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:my_CPU\|data_in " "Net \"CPU:my_CPU\|data_in\" is missing source, defaulting to GND" {  } { { "CPU.v" "data_in" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/CPU.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590588029509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590588029509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "Prac3.v" "clk" { Text "C:/Users/miche/Documents/2020/EAS410/Practicals/Practical_3/Prac3.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590588029509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590588029509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590588029554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 16:00:29 2020 " "Processing ended: Wed May 27 16:00:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590588029554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590588029554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590588029554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590588029554 ""}
