# RISC-V Processor

Implementation of 32-bit RISC-V processor in `System Verilog`.


## ISA
- RV32I (jump, branch, load/store, arithmetic/logical operations)
- RV32M (mul, div, rem)

ISA is published in [RISC-V official page](https://riscv.org/technical/specifications/).<br>
Unprivileged Instructions are based on "[Volume 1, Unprivileged Spec v. 20191213](https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf)."<br>