{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1348076547559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1348076547560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 19 13:42:27 2012 " "Processing started: Wed Sep 19 13:42:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1348076547560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1348076547560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1348076547560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1348076547854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/state_2_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/state_2_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_2_bcd " "Found entity 1: state_2_bcd" {  } { { "verilog/state_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "verilog/seven_seg.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/seven_seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pulse_led.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pulse_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_led " "Found entity 1: pulse_led" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "verilog/clk_div.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/bin_2_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/bin_2_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_2_bcd " "Found entity 1: bin_2_bcd" {  } { { "verilog/bin_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bin_2_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348076547968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348076547968 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "temp_delta_sign monitor.v(35) " "Verilog HDL Procedural Assignment error at monitor.v(35): object \"temp_delta_sign\" on left-hand side of assignment must have a variable data type" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1348076547970 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "temp_delta_sign monitor.v(38) " "Verilog HDL Procedural Assignment error at monitor.v(38): object \"temp_delta_sign\" on left-hand side of assignment must have a variable data type" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1348076547970 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "temp_delta monitor.v(46) " "Verilog HDL Procedural Assignment error at monitor.v(46): object \"temp_delta\" on left-hand side of assignment must have a variable data type" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 46 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1348076547970 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "temp_delta_frac monitor.v(47) " "Verilog HDL Procedural Assignment error at monitor.v(47): object \"temp_delta_frac\" on left-hand side of assignment must have a variable data type" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1348076547970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1348076548119 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 19 13:42:28 2012 " "Processing ended: Wed Sep 19 13:42:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1348076548119 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1348076548119 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1348076548119 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1348076548119 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1348076548188 ""}
