;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	JMP @12, #200
	SUB @121, 103
	DAT #0, #300
	SUB @121, 106
	SUB 12, @10
	JMN <121, 103
	ADD 270, <66
	CMP -7, <-20
	SUB #11, @206
	JMN 0, <40
	JMN 0, <40
	MOV @0, @2
	SUB -7, <20
	CMP #-72, @271
	CMP @-127, 101
	JMP 0, <2
	CMP 516, @10
	CMP <0, @-2
	SUB @127, 105
	SLT 121, 0
	SLT 121, 0
	CMP 516, @10
	SUB #121, 106
	SUB #121, 106
	SLT 121, 0
	SUB @127, 106
	SLT 121, 0
	MOV -7, <-20
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	CMP -207, <-120
	SUB @127, 106
	SUB @127, 106
	JMN @11, #206
	SUB -0, 0
	JMN @11, #206
	SLT 121, 0
	MOV #72, @200
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
