package muxes

import scala.math._
import chisel3._
import chisel3.Module
import chipsalliance.rocketchip.config._
import dandelion.config._
import util._
import dandelion.interfaces._

class TestMux(NReads: Int)(implicit val p: Parameters) extends Module with HasAccelParams {

  val io = IO(new Bundle {
    val ReadIn = Input(Vec(NReads, new ReadResp()))
    val EN = Input(Bool())
    val SEL = Input(UInt(max(1, log2Ceil(NReads)).W))


    val ReadOut = Output(new ReadResp())
  })

  val RMux = Module(new Mux(new ReadResp(), NReads))
  // Connect up Read ins with arbiters
  for (i <- 0 until NReads) {
    RMux.io.inputs(i) <> io.ReadIn(i)
  }

  io.ReadOut.data := 0.U
  io.ReadOut.RouteID := 0.U

  RMux.io.sel <> io.SEL
  RMux.io.en := io.EN
  io.ReadOut <> RMux.io.output

  //  val  EN = RegInit(true.B)
  //  val  SEL = RegInit(1.U(2.W))
  //
  //
  //  val x = io.SEL
  //  when(io.EN) {
  //    io.ReadOut := io.ReadIn(x)
  //
  //  }.otherwise {
  //    io.ReadOut.valid := false.B
  //  }

}
