Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_main_func_top glbl -Oenable_linking_all_libraries -prj main_func.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s main_func 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/AESL_axi_master_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_main_func_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_B_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_B_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_main_func_Pipeline_VITIS_LOOP_10_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_main_func_Pipeline_VITIS_LOOP_10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_main_func_Pipeline_VITIS_LOOP_22_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_main_func_Pipeline_VITIS_LOOP_22_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_main_func_Pipeline_VITIS_LOOP_30_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_main_func_Pipeline_VITIS_LOOP_30_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_mem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_load
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_store
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_read
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_write
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_srl
INFO: [VRFC 10-311] analyzing module main_func_mem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_sparsemux_11_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_sparsemux_11_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.main_func_A_local_RAM_AUTO_1R1W
Compiling module xil_defaultlib.main_func_B_local_RAM_AUTO_1R1W
Compiling module xil_defaultlib.main_func_flow_control_loop_pipe...
Compiling module xil_defaultlib.main_func_main_func_Pipeline_VIT...
Compiling module xil_defaultlib.main_func_sparsemux_11_3_16_1_1(...
Compiling module xil_defaultlib.main_func_main_func_Pipeline_VIT...
Compiling module xil_defaultlib.main_func_main_func_Pipeline_VIT...
Compiling module xil_defaultlib.main_func_control_s_axi
Compiling module xil_defaultlib.main_func_mem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.main_func_mem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.main_func_mem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.main_func_mem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.main_func_mem_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.main_func_mem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.main_func_mem_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.main_func_mem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.main_func_mem_m_axi_burst_conver...
Compiling module xil_defaultlib.main_func_mem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.main_func_mem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.main_func_mem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.main_func_mem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.main_func_mem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.main_func_mem_m_axi_throttle(CON...
Compiling module xil_defaultlib.main_func_mem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.main_func_mem_m_axi_write(CONSER...
Compiling module xil_defaultlib.main_func_mem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.main_func_mem_m_axi_read(C_USER_...
Compiling module xil_defaultlib.main_func_mem_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.main_func
Compiling module xil_defaultlib.AESL_axi_master_mem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_main_func_top
Compiling module work.glbl
Built simulation snapshot main_func
