
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003578                       # Number of seconds simulated
sim_ticks                                  3577911291                       # Number of ticks simulated
final_tick                               530544274476                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172426                       # Simulator instruction rate (inst/s)
host_op_rate                                   217698                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305175                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901136                       # Number of bytes of host memory used
host_seconds                                 11724.15                       # Real time elapsed on the host
sim_insts                                  2021544407                       # Number of instructions simulated
sim_ops                                    2552322908                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       162816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        36608                       # Number of bytes read from this memory
system.physmem.bytes_read::total               203264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       132096                       # Number of bytes written to this memory
system.physmem.bytes_written::total            132096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1272                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          286                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1588                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1032                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1032                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       500851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45505879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       572401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10231668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56810799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       500851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       572401                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1073252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36919864                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36919864                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36919864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       500851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45505879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       572401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10231668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93730664                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8580124                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123593                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539008                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215362                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1317374                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213344                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328951                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9271                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3134863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17308203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123593                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542295                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3804678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149029                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        619910                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1534916                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8488506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.519505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4683828     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335644      3.95%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268796      3.17%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654360      7.71%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176171      2.08%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229183      2.70%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165764      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92746      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882014     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8488506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364050                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017244                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3280626                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       601315                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657698                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24503                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        924362                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533023                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4776                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20685466                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10697                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        924362                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3521216                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         134142                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       116821                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3436008                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       355955                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19947473                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2452                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        147031                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111053                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          273                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27931451                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93108250                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93108250                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10862141                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4090                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2299                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           977702                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1864207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15266                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       304488                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18855190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14953790                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30681                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6545857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20026391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          630                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8488506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887166                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2948521     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1828495     21.54%     56.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192244     14.05%     70.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886478     10.44%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       763902      9.00%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394735      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338846      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63266      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72019      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8488506                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          88127     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17723     14.33%     85.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17787     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12456805     83.30%     83.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212407      1.42%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1487601      9.95%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795324      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14953790                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742841                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123638                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008268                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38550401                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25405053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14567278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15077428                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740849                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244042                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        924362                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          61517                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8281                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18859124                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1864207                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946657                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2282                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248832                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14711938                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393432                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241848                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2167364                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074775                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773932                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714653                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14577244                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14567278                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9484579                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26788376                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697793                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354056                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6578479                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215237                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7564144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138170                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2937572     38.84%     38.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098641     27.74%     66.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       854645     11.30%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       478741      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392244      5.19%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158936      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189595      2.51%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94800      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358970      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7564144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358970                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26064393                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38643412                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  91618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858012                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858012                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165484                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165484                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66178782                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20139438                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19088487                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8580124                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3243957                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2649554                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217828                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1378096                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276319                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335365                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9673                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3358186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17628637                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3243957                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1611684                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3822333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133583                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        456028                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1636048                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8550542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4728209     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          314311      3.68%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          470893      5.51%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          324257      3.79%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          227330      2.66%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222159      2.60%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135243      1.58%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          285338      3.34%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1842802     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8550542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378078                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054590                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3453157                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       480345                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3649872                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53400                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       543771                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21117434                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3649464                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50779                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       150906                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3503016                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       282606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20477812                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        116966                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96964                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28722698                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95330646                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95330646                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17638593                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11084100                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3688                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1758                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           845556                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1880562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958654                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11444                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       370253                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19070518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15215338                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30354                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6379977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19546634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8550542                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3033219     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1689757     19.76%     55.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1287012     15.05%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       829791      9.70%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813433      9.51%     89.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400582      4.68%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       352086      4.12%     98.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        64270      0.75%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80392      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8550542                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82763     71.64%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16365     14.17%     85.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16401     14.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12730192     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192034      1.26%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1752      0.01%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1497494      9.84%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793866      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15215338                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773324                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115529                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39127101                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25454049                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14794238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15330867                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47884                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       734340                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229646                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26565                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5127                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19074032                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1880562                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958654                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1758                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250877                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14936425                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1398984                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278913                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2175533                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2122061                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776549                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740817                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14800907                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14794238                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9586556                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27242037                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724245                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351903                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10255771                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12641752                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6432296                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219387                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7636775                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2905134     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2193389     28.72%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       826788     10.83%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       463688      6.07%     83.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397188      5.20%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       177534      2.32%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171108      2.24%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114915      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       387031      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7636775                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10255771                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12641752                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1875230                       # Number of memory references committed
system.switch_cpus1.commit.loads              1146222                       # Number of loads committed
system.switch_cpus1.commit.membars               1752                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1834134                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11380869                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261466                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       387031                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26323792                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39062475                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10255771                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12641752                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10255771                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836614                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836614                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195294                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195294                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67085839                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20584265                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19400181                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3504                       # number of misc regfile writes
system.l2.replacements                           1588                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1201435                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67124                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.898740                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18166.015090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.958465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    657.266426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.966861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    147.043401                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29922.134632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            119.267727                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16492.347399                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.277191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.010029                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.456576                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001820                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.251653                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6022                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9170                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3502                       # number of Writeback hits
system.l2.Writeback_hits::total                  3502                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6022                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3148                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9170                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6022                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3148                       # number of overall hits
system.l2.overall_hits::total                    9170                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1272                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          286                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1588                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          286                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1588                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1272                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          286                       # number of overall misses
system.l2.overall_misses::total                  1588                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       581650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     57393679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       767913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13549715                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72292957                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       581650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     57393679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       767913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13549715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72292957                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       581650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     57393679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       767913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13549715                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72292957                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7294                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10758                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3502                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3502                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7294                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10758                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7294                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10758                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.174390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.083285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.147611                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.174390                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.083285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147611                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.174390                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.083285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147611                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41546.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45120.816824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47376.625874                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45524.532116                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41546.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45120.816824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47376.625874                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45524.532116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41546.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45120.816824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47376.625874                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45524.532116                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1032                       # number of writebacks
system.l2.writebacks::total                      1032                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1272                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          286                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1588                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1588                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       501521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     50031469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11898123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     63108311                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       501521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     50031469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11898123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63108311                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       501521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     50031469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11898123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63108311                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.174390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.083285                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.147611                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.174390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.083285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.174390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.083285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147611                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35822.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39332.915881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42324.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41601.828671                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39740.750000                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35822.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39332.915881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42324.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41601.828671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39740.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35822.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39332.915881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42324.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41601.828671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39740.750000                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958443                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001542517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015176.090543                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958443                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022369                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1534900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1534900                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1534900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1534900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1534900                       # number of overall hits
system.cpu0.icache.overall_hits::total        1534900                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       737546                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       737546                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       737546                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       737546                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       737546                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       737546                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534916                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534916                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534916                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534916                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46096.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46096.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46096.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46096.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46096.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46096.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       595650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       595650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       595650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       595650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       595650                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       595650                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42546.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42546.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7294                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721718                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7550                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21817.446093                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.502530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.497470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873057                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126943                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1058102                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1058102                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2170                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757412                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757412                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757412                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757412                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16181                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16181                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16181                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16181                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16181                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    464678190                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    464678190                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    464678190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    464678190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    464678190                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    464678190                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1074283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1074283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773593                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773593                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773593                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773593                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015062                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015062                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009123                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009123                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009123                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009123                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28717.519931                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28717.519931                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28717.519931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28717.519931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28717.519931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28717.519931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2421                       # number of writebacks
system.cpu0.dcache.writebacks::total             2421                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8887                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8887                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8887                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8887                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7294                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7294                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7294                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    109448477                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    109448477                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    109448477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    109448477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    109448477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    109448477                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15005.275158                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15005.275158                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15005.275158                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15005.275158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15005.275158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15005.275158                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.966827                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002932316                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170849.168831                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.966827                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1636030                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1636030                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1636030                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1636030                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1636030                       # number of overall hits
system.cpu1.icache.overall_hits::total        1636030                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       966444                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       966444                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       966444                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       966444                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1636048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1636048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1636048                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1636048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1636048                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1636048                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3434                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148163664                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3690                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40152.754472                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.299463                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.700537                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841014                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158986                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1065130                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1065130                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       725504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        725504                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1752                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1752                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1790634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1790634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1790634                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1790634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6972                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6972                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6972                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    161665191                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    161665191                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    161665191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    161665191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    161665191                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    161665191                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1072102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1072102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1797606                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1797606                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1797606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1797606                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006503                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23187.778399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23187.778399                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23187.778399                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23187.778399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23187.778399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23187.778399                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1081                       # number of writebacks
system.cpu1.dcache.writebacks::total             1081                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3538                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3538                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3538                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3538                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3538                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3538                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3434                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3434                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3434                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3434                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40404531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40404531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40404531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40404531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40404531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40404531                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001910                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001910                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001910                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11766.025335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11766.025335                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11766.025335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11766.025335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11766.025335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11766.025335                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
