Index,MC,TYPE,SubChannel,Partition,Nibble,FieldName,Register,Field,Name,Name_Index,combined_string
0,M0,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M0_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_0,&---M0---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M0_A_x_x_LdoVddraOffsetctrl
1,M0,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M0_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_1,&---M0---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M0_B_x_x_LdoVddraOffsetctrl
2,M1,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M1_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_2,&---M1---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M1_A_x_x_LdoVddraOffsetctrl
3,M1,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M1_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_3,&---M1---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M1_B_x_x_LdoVddraOffsetctrl
4,M2,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M2_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_4,&---M2---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M2_A_x_x_LdoVddraOffsetctrl
5,M2,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M2_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_5,&---M2---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M2_B_x_x_LdoVddraOffsetctrl
6,M3,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M3_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_6,&---M3---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M3_A_x_x_LdoVddraOffsetctrl
7,M3,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M3_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_7,&---M3---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M3_B_x_x_LdoVddraOffsetctrl
8,M4,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M4_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_8,&---M4---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M4_A_x_x_LdoVddraOffsetctrl
9,M4,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M4_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_9,&---M4---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M4_B_x_x_LdoVddraOffsetctrl
10,M5,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M5_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_10,&---M5---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M5_A_x_x_LdoVddraOffsetctrl
11,M5,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M5_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_11,&---M5---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M5_B_x_x_LdoVddraOffsetctrl
12,M6,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M6_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_12,&---M6---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M6_A_x_x_LdoVddraOffsetctrl
13,M6,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M6_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_13,&---M6---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M6_B_x_x_LdoVddraOffsetctrl
14,M7,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M7_A_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_14,&---M7---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M7_A_x_x_LdoVddraOffsetctrl
15,M7,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M7_B_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CC_15,&---M7---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M7_B_x_x_LdoVddraOffsetctrl
0,M0,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M0_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_0,&---M0---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M0_x_x_x_LdoVddraOffsetctrl
1,M1,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M1_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_1,&---M1---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M1_x_x_x_LdoVddraOffsetctrl
2,M2,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M2_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_2,&---M2---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M2_x_x_x_LdoVddraOffsetctrl
3,M3,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M3_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_3,&---M3---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M3_x_x_x_LdoVddraOffsetctrl
4,M4,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M4_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_4,&---M4---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M4_x_x_x_LdoVddraOffsetctrl
5,M5,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M5_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_5,&---M5---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M5_x_x_x_LdoVddraOffsetctrl
6,M6,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M6_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_6,&---M6---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M6_x_x_x_LdoVddraOffsetctrl
7,M7,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M7_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_CLK_7,&---M7---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M7_x_x_x_LdoVddraOffsetctrl
0,M0,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M0_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_0,&---M0---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M0_x_x_x_LdoVddraOffsetctrl
1,M0,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M0_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_1,&---M0---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M0_x_x_x_LdoVddraOffsetctrlMcr
2,M1,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M1_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_2,&---M1---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M1_x_x_x_LdoVddraOffsetctrl
3,M1,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M1_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_3,&---M1---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M1_x_x_x_LdoVddraOffsetctrlMcr
4,M2,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M2_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_4,&---M2---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M2_x_x_x_LdoVddraOffsetctrl
5,M2,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M2_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_5,&---M2---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M2_x_x_x_LdoVddraOffsetctrlMcr
6,M3,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M3_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_6,&---M3---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M3_x_x_x_LdoVddraOffsetctrl
7,M3,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M3_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_7,&---M3---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M3_x_x_x_LdoVddraOffsetctrlMcr
8,M4,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M4_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_8,&---M4---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M4_x_x_x_LdoVddraOffsetctrl
9,M4,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M4_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_9,&---M4---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M4_x_x_x_LdoVddraOffsetctrlMcr
10,M5,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M5_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_10,&---M5---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M5_x_x_x_LdoVddraOffsetctrl
11,M5,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M5_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_11,&---M5---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M5_x_x_x_LdoVddraOffsetctrlMcr
12,M6,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M6_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_12,&---M6---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M6_x_x_x_LdoVddraOffsetctrl
13,M6,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M6_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_13,&---M6---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M6_x_x_x_LdoVddraOffsetctrlMcr
14,M7,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M7_x_x_x_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_14,&---M7---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M7_x_x_x_LdoVddraOffsetctrl
15,M7,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M7_x_x_x_LdoVddraOffsetctrlMcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_COMP_15,&---M7---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M7_x_x_x_LdoVddraOffsetctrlMcr
0,M0,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_0,&---M0---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_0_0_LdoVddraOffsetctrl
1,M0,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_1,&---M0---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_0_1_LdoVddraOffsetctrl
2,M0,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_2,&---M0---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_1_0_LdoVddraOffsetctrl
3,M0,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_3,&---M0---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_1_1_LdoVddraOffsetctrl
4,M0,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_4,&---M0---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_2_0_LdoVddraOffsetctrl
5,M0,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_5,&---M0---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_2_1_LdoVddraOffsetctrl
6,M0,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_6,&---M0---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_3_0_LdoVddraOffsetctrl
7,M0,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_7,&---M0---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_3_1_LdoVddraOffsetctrl
8,M0,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_8,&---M0---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_4_0_LdoVddraOffsetctrl
9,M0,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_9,&---M0---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_4_1_LdoVddraOffsetctrl
10,M0,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_10,&---M0---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_0_0_LdoVddraOffsetctrl
11,M0,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_11,&---M0---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_0_1_LdoVddraOffsetctrl
12,M0,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_12,&---M0---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_1_0_LdoVddraOffsetctrl
13,M0,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_13,&---M0---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_1_1_LdoVddraOffsetctrl
14,M0,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_14,&---M0---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_2_0_LdoVddraOffsetctrl
15,M0,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_15,&---M0---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_2_1_LdoVddraOffsetctrl
16,M0,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_16,&---M0---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_3_0_LdoVddraOffsetctrl
17,M0,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_17,&---M0---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_3_1_LdoVddraOffsetctrl
18,M0,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_18,&---M0---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_4_0_LdoVddraOffsetctrl
19,M0,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_19,&---M0---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_4_1_LdoVddraOffsetctrl
20,M1,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_20,&---M1---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_0_0_LdoVddraOffsetctrl
21,M1,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_21,&---M1---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_0_1_LdoVddraOffsetctrl
22,M1,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_22,&---M1---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_1_0_LdoVddraOffsetctrl
23,M1,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_23,&---M1---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_1_1_LdoVddraOffsetctrl
24,M1,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_24,&---M1---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_2_0_LdoVddraOffsetctrl
25,M1,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_25,&---M1---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_2_1_LdoVddraOffsetctrl
26,M1,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_26,&---M1---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_3_0_LdoVddraOffsetctrl
27,M1,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_27,&---M1---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_3_1_LdoVddraOffsetctrl
28,M1,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_28,&---M1---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_4_0_LdoVddraOffsetctrl
29,M1,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_29,&---M1---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_4_1_LdoVddraOffsetctrl
30,M1,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_30,&---M1---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_0_0_LdoVddraOffsetctrl
31,M1,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_31,&---M1---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_0_1_LdoVddraOffsetctrl
32,M1,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_32,&---M1---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_1_0_LdoVddraOffsetctrl
33,M1,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_33,&---M1---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_1_1_LdoVddraOffsetctrl
34,M1,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_34,&---M1---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_2_0_LdoVddraOffsetctrl
35,M1,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_35,&---M1---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_2_1_LdoVddraOffsetctrl
36,M1,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_36,&---M1---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_3_0_LdoVddraOffsetctrl
37,M1,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_37,&---M1---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_3_1_LdoVddraOffsetctrl
38,M1,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_38,&---M1---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_4_0_LdoVddraOffsetctrl
39,M1,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_39,&---M1---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_4_1_LdoVddraOffsetctrl
40,M2,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_40,&---M2---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_0_0_LdoVddraOffsetctrl
41,M2,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_41,&---M2---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_0_1_LdoVddraOffsetctrl
42,M2,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_42,&---M2---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_1_0_LdoVddraOffsetctrl
43,M2,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_43,&---M2---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_1_1_LdoVddraOffsetctrl
44,M2,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_44,&---M2---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_2_0_LdoVddraOffsetctrl
45,M2,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_45,&---M2---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_2_1_LdoVddraOffsetctrl
46,M2,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_46,&---M2---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_3_0_LdoVddraOffsetctrl
47,M2,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_47,&---M2---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_3_1_LdoVddraOffsetctrl
48,M2,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_48,&---M2---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_4_0_LdoVddraOffsetctrl
49,M2,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_49,&---M2---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_4_1_LdoVddraOffsetctrl
50,M2,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_50,&---M2---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_0_0_LdoVddraOffsetctrl
51,M2,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_51,&---M2---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_0_1_LdoVddraOffsetctrl
52,M2,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_52,&---M2---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_1_0_LdoVddraOffsetctrl
53,M2,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_53,&---M2---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_1_1_LdoVddraOffsetctrl
54,M2,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_54,&---M2---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_2_0_LdoVddraOffsetctrl
55,M2,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_55,&---M2---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_2_1_LdoVddraOffsetctrl
56,M2,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_56,&---M2---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_3_0_LdoVddraOffsetctrl
57,M2,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_57,&---M2---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_3_1_LdoVddraOffsetctrl
58,M2,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_58,&---M2---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_4_0_LdoVddraOffsetctrl
59,M2,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_59,&---M2---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_4_1_LdoVddraOffsetctrl
60,M3,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_60,&---M3---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_0_0_LdoVddraOffsetctrl
61,M3,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_61,&---M3---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_0_1_LdoVddraOffsetctrl
62,M3,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_62,&---M3---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_1_0_LdoVddraOffsetctrl
63,M3,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_63,&---M3---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_1_1_LdoVddraOffsetctrl
64,M3,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_64,&---M3---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_2_0_LdoVddraOffsetctrl
65,M3,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_65,&---M3---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_2_1_LdoVddraOffsetctrl
66,M3,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_66,&---M3---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_3_0_LdoVddraOffsetctrl
67,M3,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_67,&---M3---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_3_1_LdoVddraOffsetctrl
68,M3,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_68,&---M3---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_4_0_LdoVddraOffsetctrl
69,M3,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_69,&---M3---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_4_1_LdoVddraOffsetctrl
70,M3,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_70,&---M3---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_0_0_LdoVddraOffsetctrl
71,M3,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_71,&---M3---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_0_1_LdoVddraOffsetctrl
72,M3,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_72,&---M3---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_1_0_LdoVddraOffsetctrl
73,M3,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_73,&---M3---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_1_1_LdoVddraOffsetctrl
74,M3,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_74,&---M3---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_2_0_LdoVddraOffsetctrl
75,M3,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_75,&---M3---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_2_1_LdoVddraOffsetctrl
76,M3,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_76,&---M3---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_3_0_LdoVddraOffsetctrl
77,M3,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_77,&---M3---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_3_1_LdoVddraOffsetctrl
78,M3,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_78,&---M3---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_4_0_LdoVddraOffsetctrl
79,M3,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_79,&---M3---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_4_1_LdoVddraOffsetctrl
80,M4,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_80,&---M4---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_0_0_LdoVddraOffsetctrl
81,M4,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_81,&---M4---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_0_1_LdoVddraOffsetctrl
82,M4,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_82,&---M4---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_1_0_LdoVddraOffsetctrl
83,M4,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_83,&---M4---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_1_1_LdoVddraOffsetctrl
84,M4,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_84,&---M4---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_2_0_LdoVddraOffsetctrl
85,M4,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_85,&---M4---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_2_1_LdoVddraOffsetctrl
86,M4,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_86,&---M4---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_3_0_LdoVddraOffsetctrl
87,M4,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_87,&---M4---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_3_1_LdoVddraOffsetctrl
88,M4,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_88,&---M4---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_4_0_LdoVddraOffsetctrl
89,M4,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_89,&---M4---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_4_1_LdoVddraOffsetctrl
90,M4,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_90,&---M4---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_0_0_LdoVddraOffsetctrl
91,M4,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_91,&---M4---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_0_1_LdoVddraOffsetctrl
92,M4,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_92,&---M4---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_1_0_LdoVddraOffsetctrl
93,M4,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_93,&---M4---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_1_1_LdoVddraOffsetctrl
94,M4,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_94,&---M4---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_2_0_LdoVddraOffsetctrl
95,M4,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_95,&---M4---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_2_1_LdoVddraOffsetctrl
96,M4,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_96,&---M4---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_3_0_LdoVddraOffsetctrl
97,M4,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_97,&---M4---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_3_1_LdoVddraOffsetctrl
98,M4,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_98,&---M4---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_4_0_LdoVddraOffsetctrl
99,M4,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_99,&---M4---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_4_1_LdoVddraOffsetctrl
100,M5,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_100,&---M5---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_0_0_LdoVddraOffsetctrl
101,M5,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_101,&---M5---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_0_1_LdoVddraOffsetctrl
102,M5,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_102,&---M5---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_1_0_LdoVddraOffsetctrl
103,M5,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_103,&---M5---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_1_1_LdoVddraOffsetctrl
104,M5,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_104,&---M5---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_2_0_LdoVddraOffsetctrl
105,M5,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_105,&---M5---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_2_1_LdoVddraOffsetctrl
106,M5,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_106,&---M5---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_3_0_LdoVddraOffsetctrl
107,M5,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_107,&---M5---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_3_1_LdoVddraOffsetctrl
108,M5,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_108,&---M5---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_4_0_LdoVddraOffsetctrl
109,M5,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_109,&---M5---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_4_1_LdoVddraOffsetctrl
110,M5,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_110,&---M5---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_0_0_LdoVddraOffsetctrl
111,M5,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_111,&---M5---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_0_1_LdoVddraOffsetctrl
112,M5,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_112,&---M5---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_1_0_LdoVddraOffsetctrl
113,M5,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_113,&---M5---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_1_1_LdoVddraOffsetctrl
114,M5,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_114,&---M5---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_2_0_LdoVddraOffsetctrl
115,M5,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_115,&---M5---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_2_1_LdoVddraOffsetctrl
116,M5,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_116,&---M5---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_3_0_LdoVddraOffsetctrl
117,M5,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_117,&---M5---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_3_1_LdoVddraOffsetctrl
118,M5,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_118,&---M5---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_4_0_LdoVddraOffsetctrl
119,M5,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_119,&---M5---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_4_1_LdoVddraOffsetctrl
120,M6,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_120,&---M6---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_0_0_LdoVddraOffsetctrl
121,M6,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_121,&---M6---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_0_1_LdoVddraOffsetctrl
122,M6,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_122,&---M6---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_1_0_LdoVddraOffsetctrl
123,M6,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_123,&---M6---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_1_1_LdoVddraOffsetctrl
124,M6,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_124,&---M6---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_2_0_LdoVddraOffsetctrl
125,M6,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_125,&---M6---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_2_1_LdoVddraOffsetctrl
126,M6,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_126,&---M6---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_3_0_LdoVddraOffsetctrl
127,M6,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_127,&---M6---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_3_1_LdoVddraOffsetctrl
128,M6,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_128,&---M6---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_4_0_LdoVddraOffsetctrl
129,M6,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_129,&---M6---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_4_1_LdoVddraOffsetctrl
130,M6,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_130,&---M6---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_0_0_LdoVddraOffsetctrl
131,M6,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_131,&---M6---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_0_1_LdoVddraOffsetctrl
132,M6,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_132,&---M6---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_1_0_LdoVddraOffsetctrl
133,M6,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_133,&---M6---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_1_1_LdoVddraOffsetctrl
134,M6,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_134,&---M6---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_2_0_LdoVddraOffsetctrl
135,M6,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_135,&---M6---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_2_1_LdoVddraOffsetctrl
136,M6,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_136,&---M6---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_3_0_LdoVddraOffsetctrl
137,M6,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_137,&---M6---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_3_1_LdoVddraOffsetctrl
138,M6,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_138,&---M6---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_4_0_LdoVddraOffsetctrl
139,M6,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_139,&---M6---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_4_1_LdoVddraOffsetctrl
140,M7,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_140,&---M7---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_0_0_LdoVddraOffsetctrl
141,M7,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_141,&---M7---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_0_1_LdoVddraOffsetctrl
142,M7,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_142,&---M7---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_1_0_LdoVddraOffsetctrl
143,M7,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_143,&---M7---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_1_1_LdoVddraOffsetctrl
144,M7,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_144,&---M7---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_2_0_LdoVddraOffsetctrl
145,M7,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_145,&---M7---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_2_1_LdoVddraOffsetctrl
146,M7,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_146,&---M7---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_3_0_LdoVddraOffsetctrl
147,M7,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_147,&---M7---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_3_1_LdoVddraOffsetctrl
148,M7,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_148,&---M7---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_4_0_LdoVddraOffsetctrl
149,M7,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_149,&---M7---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_4_1_LdoVddraOffsetctrl
150,M7,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_0_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_150,&---M7---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_0_0_LdoVddraOffsetctrl
151,M7,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_0_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_151,&---M7---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_0_1_LdoVddraOffsetctrl
152,M7,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_1_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_152,&---M7---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_1_0_LdoVddraOffsetctrl
153,M7,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_1_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_153,&---M7---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_1_1_LdoVddraOffsetctrl
154,M7,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_2_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_154,&---M7---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_2_0_LdoVddraOffsetctrl
155,M7,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_2_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_155,&---M7---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_2_1_LdoVddraOffsetctrl
156,M7,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_3_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_156,&---M7---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_3_0_LdoVddraOffsetctrl
157,M7,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_3_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_157,&---M7---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_3_1_LdoVddraOffsetctrl
158,M7,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_4_0_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_158,&---M7---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_4_0_LdoVddraOffsetctrl
159,M7,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_4_1_LdoVddraOffsetctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_CAL_DATA_159,&---M7---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_4_1_LdoVddraOffsetctrl
0,M0,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M0_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_0,&---M0---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M0_A_x_x_LdoVddra_sign
1,M0,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M0_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_1,&---M0---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M0_B_x_x_LdoVddra_sign
2,M1,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M1_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_2,&---M1---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M1_A_x_x_LdoVddra_sign
3,M1,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M1_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_3,&---M1---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M1_B_x_x_LdoVddra_sign
4,M2,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M2_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_4,&---M2---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M2_A_x_x_LdoVddra_sign
5,M2,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M2_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_5,&---M2---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M2_B_x_x_LdoVddra_sign
6,M3,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M3_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_6,&---M3---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M3_A_x_x_LdoVddra_sign
7,M3,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M3_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_7,&---M3---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M3_B_x_x_LdoVddra_sign
8,M4,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M4_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_8,&---M4---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M4_A_x_x_LdoVddra_sign
9,M4,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M4_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_9,&---M4---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M4_B_x_x_LdoVddra_sign
10,M5,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M5_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_10,&---M5---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M5_A_x_x_LdoVddra_sign
11,M5,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M5_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_11,&---M5---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M5_B_x_x_LdoVddra_sign
12,M6,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M6_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_12,&---M6---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M6_A_x_x_LdoVddra_sign
13,M6,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M6_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_13,&---M6---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M6_B_x_x_LdoVddra_sign
14,M7,CC,A,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M7_A_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_14,&---M7---CC---A---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M7_A_x_x_LdoVddra_sign
15,M7,CC,B,x,x,ldo_vccddra_offsetctrl,ddrcc_ldo_ctl0,M7_B_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CC_15,&---M7---CC---B---x---x---ldo_vccddra_offsetctrl---ddrcc_ldo_ctl0---M7_B_x_x_LdoVddra_sign
0,M0,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M0_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_0,&---M0---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M0_x_x_x_LdoVddra_sign
1,M1,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M1_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_1,&---M1---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M1_x_x_x_LdoVddra_sign
2,M2,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M2_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_2,&---M2---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M2_x_x_x_LdoVddra_sign
3,M3,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M3_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_3,&---M3---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M3_x_x_x_LdoVddra_sign
4,M4,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M4_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_4,&---M4---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M4_x_x_x_LdoVddra_sign
5,M5,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M5_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_5,&---M5---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M5_x_x_x_LdoVddra_sign
6,M6,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M6_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_6,&---M6---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M6_x_x_x_LdoVddra_sign
7,M7,CLK,x,x,x,ldo_vccddra_offsetctrl,ddrclk_ddra_ldo_ctl0,M7_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_CLK_7,&---M7---CLK---x---x---x---ldo_vccddra_offsetctrl---ddrclk_ddra_ldo_ctl0---M7_x_x_x_LdoVddra_sign
0,M0,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M0_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_0,&---M0---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M0_x_x_x_LdoVddra_sign
1,M0,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M0_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_1,&---M0---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M0_x_x_x_LdoVddra_signmcr
2,M1,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M1_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_2,&---M1---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M1_x_x_x_LdoVddra_sign
3,M1,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M1_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_3,&---M1---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M1_x_x_x_LdoVddra_signmcr
4,M2,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M2_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_4,&---M2---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M2_x_x_x_LdoVddra_sign
5,M2,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M2_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_5,&---M2---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M2_x_x_x_LdoVddra_signmcr
6,M3,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M3_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_6,&---M3---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M3_x_x_x_LdoVddra_sign
7,M3,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M3_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_7,&---M3---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M3_x_x_x_LdoVddra_signmcr
8,M4,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M4_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_8,&---M4---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M4_x_x_x_LdoVddra_sign
9,M4,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M4_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_9,&---M4---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M4_x_x_x_LdoVddra_signmcr
10,M5,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M5_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_10,&---M5---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M5_x_x_x_LdoVddra_sign
11,M5,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M5_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_11,&---M5---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M5_x_x_x_LdoVddra_signmcr
12,M6,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M6_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_12,&---M6---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M6_x_x_x_LdoVddra_sign
13,M6,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M6_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_13,&---M6---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M6_x_x_x_LdoVddra_signmcr
14,M7,COMP,x,x,x,ldo_vccddra_offsetctrl,ddrpll_ddra_ldo_ctl0,M7_x_x_x_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_14,&---M7---COMP---x---x---x---ldo_vccddra_offsetctrl---ddrpll_ddra_ldo_ctl0---M7_x_x_x_LdoVddra_sign
15,M7,COMP,x,x,x,ldo_vccddra_offsetctrl_mcr,ddrpll_ddra_ldo_ctl7,M7_x_x_x_LdoVddra_signmcr,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_COMP_15,&---M7---COMP---x---x---x---ldo_vccddra_offsetctrl_mcr---ddrpll_ddra_ldo_ctl7---M7_x_x_x_LdoVddra_signmcr
0,M0,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_0,&---M0---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_0_0_LdoVddra_sign
1,M0,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_1,&---M0---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_0_1_LdoVddra_sign
2,M0,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_2,&---M0---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_1_0_LdoVddra_sign
3,M0,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_3,&---M0---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_1_1_LdoVddra_sign
4,M0,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_4,&---M0---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_2_0_LdoVddra_sign
5,M0,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_5,&---M0---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_2_1_LdoVddra_sign
6,M0,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_6,&---M0---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_3_0_LdoVddra_sign
7,M0,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_7,&---M0---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_3_1_LdoVddra_sign
8,M0,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_8,&---M0---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_A_4_0_LdoVddra_sign
9,M0,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_9,&---M0---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_A_4_1_LdoVddra_sign
10,M0,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_10,&---M0---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_0_0_LdoVddra_sign
11,M0,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_11,&---M0---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_0_1_LdoVddra_sign
12,M0,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_12,&---M0---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_1_0_LdoVddra_sign
13,M0,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_13,&---M0---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_1_1_LdoVddra_sign
14,M0,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_14,&---M0---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_2_0_LdoVddra_sign
15,M0,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_15,&---M0---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_2_1_LdoVddra_sign
16,M0,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_16,&---M0---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_3_0_LdoVddra_sign
17,M0,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_17,&---M0---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_3_1_LdoVddra_sign
18,M0,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M0_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_18,&---M0---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M0_B_4_0_LdoVddra_sign
19,M0,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M0_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_19,&---M0---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M0_B_4_1_LdoVddra_sign
20,M1,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_20,&---M1---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_0_0_LdoVddra_sign
21,M1,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_21,&---M1---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_0_1_LdoVddra_sign
22,M1,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_22,&---M1---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_1_0_LdoVddra_sign
23,M1,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_23,&---M1---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_1_1_LdoVddra_sign
24,M1,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_24,&---M1---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_2_0_LdoVddra_sign
25,M1,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_25,&---M1---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_2_1_LdoVddra_sign
26,M1,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_26,&---M1---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_3_0_LdoVddra_sign
27,M1,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_27,&---M1---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_3_1_LdoVddra_sign
28,M1,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_28,&---M1---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_A_4_0_LdoVddra_sign
29,M1,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_29,&---M1---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_A_4_1_LdoVddra_sign
30,M1,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_30,&---M1---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_0_0_LdoVddra_sign
31,M1,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_31,&---M1---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_0_1_LdoVddra_sign
32,M1,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_32,&---M1---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_1_0_LdoVddra_sign
33,M1,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_33,&---M1---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_1_1_LdoVddra_sign
34,M1,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_34,&---M1---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_2_0_LdoVddra_sign
35,M1,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_35,&---M1---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_2_1_LdoVddra_sign
36,M1,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_36,&---M1---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_3_0_LdoVddra_sign
37,M1,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_37,&---M1---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_3_1_LdoVddra_sign
38,M1,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M1_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_38,&---M1---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M1_B_4_0_LdoVddra_sign
39,M1,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M1_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_39,&---M1---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M1_B_4_1_LdoVddra_sign
40,M2,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_40,&---M2---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_0_0_LdoVddra_sign
41,M2,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_41,&---M2---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_0_1_LdoVddra_sign
42,M2,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_42,&---M2---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_1_0_LdoVddra_sign
43,M2,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_43,&---M2---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_1_1_LdoVddra_sign
44,M2,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_44,&---M2---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_2_0_LdoVddra_sign
45,M2,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_45,&---M2---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_2_1_LdoVddra_sign
46,M2,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_46,&---M2---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_3_0_LdoVddra_sign
47,M2,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_47,&---M2---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_3_1_LdoVddra_sign
48,M2,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_48,&---M2---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_A_4_0_LdoVddra_sign
49,M2,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_49,&---M2---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_A_4_1_LdoVddra_sign
50,M2,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_50,&---M2---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_0_0_LdoVddra_sign
51,M2,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_51,&---M2---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_0_1_LdoVddra_sign
52,M2,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_52,&---M2---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_1_0_LdoVddra_sign
53,M2,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_53,&---M2---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_1_1_LdoVddra_sign
54,M2,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_54,&---M2---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_2_0_LdoVddra_sign
55,M2,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_55,&---M2---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_2_1_LdoVddra_sign
56,M2,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_56,&---M2---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_3_0_LdoVddra_sign
57,M2,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_57,&---M2---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_3_1_LdoVddra_sign
58,M2,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M2_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_58,&---M2---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M2_B_4_0_LdoVddra_sign
59,M2,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M2_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_59,&---M2---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M2_B_4_1_LdoVddra_sign
60,M3,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_60,&---M3---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_0_0_LdoVddra_sign
61,M3,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_61,&---M3---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_0_1_LdoVddra_sign
62,M3,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_62,&---M3---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_1_0_LdoVddra_sign
63,M3,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_63,&---M3---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_1_1_LdoVddra_sign
64,M3,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_64,&---M3---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_2_0_LdoVddra_sign
65,M3,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_65,&---M3---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_2_1_LdoVddra_sign
66,M3,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_66,&---M3---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_3_0_LdoVddra_sign
67,M3,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_67,&---M3---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_3_1_LdoVddra_sign
68,M3,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_68,&---M3---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_A_4_0_LdoVddra_sign
69,M3,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_69,&---M3---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_A_4_1_LdoVddra_sign
70,M3,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_70,&---M3---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_0_0_LdoVddra_sign
71,M3,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_71,&---M3---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_0_1_LdoVddra_sign
72,M3,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_72,&---M3---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_1_0_LdoVddra_sign
73,M3,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_73,&---M3---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_1_1_LdoVddra_sign
74,M3,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_74,&---M3---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_2_0_LdoVddra_sign
75,M3,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_75,&---M3---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_2_1_LdoVddra_sign
76,M3,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_76,&---M3---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_3_0_LdoVddra_sign
77,M3,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_77,&---M3---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_3_1_LdoVddra_sign
78,M3,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M3_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_78,&---M3---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M3_B_4_0_LdoVddra_sign
79,M3,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M3_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_79,&---M3---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M3_B_4_1_LdoVddra_sign
80,M4,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_80,&---M4---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_0_0_LdoVddra_sign
81,M4,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_81,&---M4---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_0_1_LdoVddra_sign
82,M4,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_82,&---M4---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_1_0_LdoVddra_sign
83,M4,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_83,&---M4---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_1_1_LdoVddra_sign
84,M4,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_84,&---M4---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_2_0_LdoVddra_sign
85,M4,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_85,&---M4---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_2_1_LdoVddra_sign
86,M4,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_86,&---M4---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_3_0_LdoVddra_sign
87,M4,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_87,&---M4---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_3_1_LdoVddra_sign
88,M4,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_88,&---M4---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_A_4_0_LdoVddra_sign
89,M4,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_89,&---M4---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_A_4_1_LdoVddra_sign
90,M4,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_90,&---M4---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_0_0_LdoVddra_sign
91,M4,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_91,&---M4---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_0_1_LdoVddra_sign
92,M4,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_92,&---M4---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_1_0_LdoVddra_sign
93,M4,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_93,&---M4---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_1_1_LdoVddra_sign
94,M4,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_94,&---M4---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_2_0_LdoVddra_sign
95,M4,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_95,&---M4---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_2_1_LdoVddra_sign
96,M4,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_96,&---M4---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_3_0_LdoVddra_sign
97,M4,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_97,&---M4---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_3_1_LdoVddra_sign
98,M4,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M4_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_98,&---M4---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M4_B_4_0_LdoVddra_sign
99,M4,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M4_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_99,&---M4---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M4_B_4_1_LdoVddra_sign
100,M5,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_100,&---M5---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_0_0_LdoVddra_sign
101,M5,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_101,&---M5---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_0_1_LdoVddra_sign
102,M5,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_102,&---M5---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_1_0_LdoVddra_sign
103,M5,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_103,&---M5---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_1_1_LdoVddra_sign
104,M5,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_104,&---M5---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_2_0_LdoVddra_sign
105,M5,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_105,&---M5---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_2_1_LdoVddra_sign
106,M5,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_106,&---M5---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_3_0_LdoVddra_sign
107,M5,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_107,&---M5---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_3_1_LdoVddra_sign
108,M5,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_108,&---M5---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_A_4_0_LdoVddra_sign
109,M5,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_109,&---M5---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_A_4_1_LdoVddra_sign
110,M5,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_110,&---M5---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_0_0_LdoVddra_sign
111,M5,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_111,&---M5---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_0_1_LdoVddra_sign
112,M5,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_112,&---M5---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_1_0_LdoVddra_sign
113,M5,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_113,&---M5---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_1_1_LdoVddra_sign
114,M5,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_114,&---M5---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_2_0_LdoVddra_sign
115,M5,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_115,&---M5---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_2_1_LdoVddra_sign
116,M5,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_116,&---M5---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_3_0_LdoVddra_sign
117,M5,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_117,&---M5---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_3_1_LdoVddra_sign
118,M5,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M5_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_118,&---M5---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M5_B_4_0_LdoVddra_sign
119,M5,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M5_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_119,&---M5---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M5_B_4_1_LdoVddra_sign
120,M6,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_120,&---M6---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_0_0_LdoVddra_sign
121,M6,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_121,&---M6---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_0_1_LdoVddra_sign
122,M6,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_122,&---M6---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_1_0_LdoVddra_sign
123,M6,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_123,&---M6---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_1_1_LdoVddra_sign
124,M6,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_124,&---M6---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_2_0_LdoVddra_sign
125,M6,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_125,&---M6---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_2_1_LdoVddra_sign
126,M6,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_126,&---M6---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_3_0_LdoVddra_sign
127,M6,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_127,&---M6---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_3_1_LdoVddra_sign
128,M6,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_128,&---M6---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_A_4_0_LdoVddra_sign
129,M6,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_129,&---M6---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_A_4_1_LdoVddra_sign
130,M6,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_130,&---M6---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_0_0_LdoVddra_sign
131,M6,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_131,&---M6---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_0_1_LdoVddra_sign
132,M6,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_132,&---M6---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_1_0_LdoVddra_sign
133,M6,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_133,&---M6---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_1_1_LdoVddra_sign
134,M6,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_134,&---M6---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_2_0_LdoVddra_sign
135,M6,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_135,&---M6---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_2_1_LdoVddra_sign
136,M6,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_136,&---M6---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_3_0_LdoVddra_sign
137,M6,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_137,&---M6---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_3_1_LdoVddra_sign
138,M6,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M6_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_138,&---M6---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M6_B_4_0_LdoVddra_sign
139,M6,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M6_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_139,&---M6---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M6_B_4_1_LdoVddra_sign
140,M7,DATA,A,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_140,&---M7---DATA---A---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_0_0_LdoVddra_sign
141,M7,DATA,A,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_141,&---M7---DATA---A---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_0_1_LdoVddra_sign
142,M7,DATA,A,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_142,&---M7---DATA---A---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_1_0_LdoVddra_sign
143,M7,DATA,A,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_143,&---M7---DATA---A---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_1_1_LdoVddra_sign
144,M7,DATA,A,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_144,&---M7---DATA---A---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_2_0_LdoVddra_sign
145,M7,DATA,A,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_145,&---M7---DATA---A---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_2_1_LdoVddra_sign
146,M7,DATA,A,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_146,&---M7---DATA---A---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_3_0_LdoVddra_sign
147,M7,DATA,A,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_147,&---M7---DATA---A---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_3_1_LdoVddra_sign
148,M7,DATA,A,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_A_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_148,&---M7---DATA---A---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_A_4_0_LdoVddra_sign
149,M7,DATA,A,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_A_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_149,&---M7---DATA---A---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_A_4_1_LdoVddra_sign
150,M7,DATA,B,0,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_0_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_150,&---M7---DATA---B---0---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_0_0_LdoVddra_sign
151,M7,DATA,B,0,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_0_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_151,&---M7---DATA---B---0---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_0_1_LdoVddra_sign
152,M7,DATA,B,1,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_1_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_152,&---M7---DATA---B---1---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_1_0_LdoVddra_sign
153,M7,DATA,B,1,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_1_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_153,&---M7---DATA---B---1---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_1_1_LdoVddra_sign
154,M7,DATA,B,2,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_2_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_154,&---M7---DATA---B---2---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_2_0_LdoVddra_sign
155,M7,DATA,B,2,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_2_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_155,&---M7---DATA---B---2---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_2_1_LdoVddra_sign
156,M7,DATA,B,3,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_3_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_156,&---M7---DATA---B---3---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_3_0_LdoVddra_sign
157,M7,DATA,B,3,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_3_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_157,&---M7---DATA---B---3---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_3_1_LdoVddra_sign
158,M7,DATA,B,4,0,ldo_vccddra_offsetctrl,ddrd_n0_ddra_ldo_ctl0,M7_B_4_0_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_158,&---M7---DATA---B---4---0---ldo_vccddra_offsetctrl---ddrd_n0_ddra_ldo_ctl0---M7_B_4_0_LdoVddra_sign
159,M7,DATA,B,4,1,ldo_vccddra_offsetctrl,ddrd_n1_ddra_ldo_ctl0,M7_B_4_1_LdoVddra_sign,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOVCCDDRA_SIGN_DATA_159,&---M7---DATA---B---4---1---ldo_vccddra_offsetctrl---ddrd_n1_ddra_ldo_ctl0---M7_B_4_1_LdoVddra_sign
