
;; Function main (main, funcdef_no=2, decl_uid=5217, cgraph_uid=2, symbol_order=3)

Partition 7: size 2060 align 16
	in
Partition 4: size 8 align 8
	nvPassword_15
Partition 3: size 8 align 8
	datafilename_12
Partition 2: size 8 align 8
	data_9
Partition 17: size 8 align 8
	num
Partition 16: size 8 align 8
	submsg
Partition 15: size 8 align 8
	msg
Partition 6: size 8 align 8
	tssContext
Partition 5: size 4 align 4
	rc1_232
Partition 1: size 4 align 4
	i_7
Partition 0: size 4 align 4
	rc_1
Partition 14: size 4 align 4
	sessionAttributes2
Partition 13: size 4 align 4
	sessionHandle2
Partition 12: size 4 align 4
	sessionAttributes1
Partition 11: size 4 align 4
	sessionHandle1
Partition 10: size 4 align 4
	sessionAttributes0
Partition 9: size 4 align 4
	sessionHandle0
Partition 8: size 4 align 4
	nvIndex

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27

;; Generating RTL for gimple basic block 28

;; Generating RTL for gimple basic block 29

;; Generating RTL for gimple basic block 30

;; Generating RTL for gimple basic block 31

;; Generating RTL for gimple basic block 32

;; Generating RTL for gimple basic block 33

;; Generating RTL for gimple basic block 34

;; Generating RTL for gimple basic block 35

;; Generating RTL for gimple basic block 36

;; Generating RTL for gimple basic block 37

;; Generating RTL for gimple basic block 38

;; Generating RTL for gimple basic block 39

;; Generating RTL for gimple basic block 40

;; Generating RTL for gimple basic block 41

;; Generating RTL for gimple basic block 42

;; Generating RTL for gimple basic block 43

;; Generating RTL for gimple basic block 44

;; Generating RTL for gimple basic block 45

;; Generating RTL for gimple basic block 46

;; Generating RTL for gimple basic block 47

;; Generating RTL for gimple basic block 48

;; Generating RTL for gimple basic block 49

;; Generating RTL for gimple basic block 50

;; Generating RTL for gimple basic block 51

;; Generating RTL for gimple basic block 52

;; Generating RTL for gimple basic block 53

;; Generating RTL for gimple basic block 54

;; Generating RTL for gimple basic block 55

;; Generating RTL for gimple basic block 56

;; Generating RTL for gimple basic block 57

;; Generating RTL for gimple basic block 58

;; Generating RTL for gimple basic block 59

;; Generating RTL for gimple basic block 60

;; Generating RTL for gimple basic block 61

;; Generating RTL for gimple basic block 62

;; Generating RTL for gimple basic block 63

;; Generating RTL for gimple basic block 64

;; Generating RTL for gimple basic block 65

;; Generating RTL for gimple basic block 66

;; Generating RTL for gimple basic block 67

;; Generating RTL for gimple basic block 68

;; Generating RTL for gimple basic block 69

;; Generating RTL for gimple basic block 70

;; Generating RTL for gimple basic block 71

;; Generating RTL for gimple basic block 72

;; Generating RTL for gimple basic block 73

;; Generating RTL for gimple basic block 74

;; Generating RTL for gimple basic block 75

;; Generating RTL for gimple basic block 76

;; Generating RTL for gimple basic block 77

;; Generating RTL for gimple basic block 78

;; Generating RTL for gimple basic block 79

;; Generating RTL for gimple basic block 80

;; Generating RTL for gimple basic block 81

;; Generating RTL for gimple basic block 82

;; Generating RTL for gimple basic block 83

;; Generating RTL for gimple basic block 84

;; Generating RTL for gimple basic block 85

;; Generating RTL for gimple basic block 86

;; Generating RTL for gimple basic block 87

;; Generating RTL for gimple basic block 88

;; Generating RTL for gimple basic block 89


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 59 from 8 to 59.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Redirecting jump 102 from 13 to 59.
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Redirecting jump 140 from 18 to 59.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Redirecting jump 178 from 23 to 59.
Merging block 23 into block 22...
Merged blocks 22 and 23.
Merged 22 and 23 without moving.
Edge 29->31 redirected to 59
Merging block 31 into block 30...
Merged blocks 30 and 31.
Merged 30 and 31 without moving.
Redirecting jump 256 from 33 to 59.
Merging block 33 into block 32...
Merged blocks 32 and 33.
Merged 32 and 33 without moving.
Edge 39->41 redirected to 59
Merging block 41 into block 40...
Merged blocks 40 and 41.
Merged 40 and 41 without moving.
Redirecting jump 334 from 43 to 59.
Merging block 43 into block 42...
Merged blocks 42 and 43.
Merged 42 and 43 without moving.
Edge 49->51 redirected to 59
Merging block 51 into block 50...
Merged blocks 50 and 51.
Merged 50 and 51 without moving.
Redirecting jump 412 from 53 to 59.
Merging block 53 into block 52...
Merged blocks 52 and 53.
Merged 52 and 53 without moving.
Edge 85->87 redirected to 89
Merging block 87 into block 86...
Merged blocks 86 and 87.
Merged 86 and 87 without moving.
Merging block 90 into block 89...
Merged blocks 89 and 90.
Merged 89 and 90 without moving.
Removing jump 668.
Merging block 91 into block 89...
Merged blocks 89 and 91.
Merged 89 and 91 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) nvextend.c:58 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) nvextend.c:58 -1
     (nil))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.5458+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:58 -1
     (nil))
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (const_int 0 [0])) nvextend.c:59 -1
     (nil))
(insn 9 8 10 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2136 [0xfffffffffffff7a8])) [0 tssContext+0 S8 A64])
        (const_int 0 [0])) nvextend.c:61 -1
     (nil))
(insn 10 9 11 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2104 [0xfffffffffffff7c8])) [0 data+0 S8 A64])
        (const_int 0 [0])) nvextend.c:63 -1
     (nil))
(insn 11 10 12 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2096 [0xfffffffffffff7d0])) [0 datafilename+0 S8 A64])
        (const_int 0 [0])) nvextend.c:64 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2176 [0xfffffffffffff780])) [0 nvIndex+0 S4 A64])
        (const_int 0 [0])) nvextend.c:65 -1
     (nil))
(insn 13 12 14 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2088 [0xfffffffffffff7d8])) [0 nvPassword+0 S8 A64])
        (const_int 0 [0])) nvextend.c:66 -1
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2172 [0xfffffffffffff784])) [0 sessionHandle0+0 S4 A32])
        (const_int 1073741833 [0x40000009])) nvextend.c:67 -1
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2168 [0xfffffffffffff788])) [0 sessionAttributes0+0 S4 A64])
        (const_int 0 [0])) nvextend.c:68 -1
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2164 [0xfffffffffffff78c])) [0 sessionHandle1+0 S4 A32])
        (const_int 1073741831 [0x40000007])) nvextend.c:69 -1
     (nil))
(insn 17 16 18 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2160 [0xfffffffffffff790])) [0 sessionAttributes1+0 S4 A64])
        (const_int 0 [0])) nvextend.c:70 -1
     (nil))
(insn 18 17 19 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2156 [0xfffffffffffff794])) [0 sessionHandle2+0 S4 A32])
        (const_int 1073741831 [0x40000007])) nvextend.c:71 -1
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2152 [0xfffffffffffff798])) [0 sessionAttributes2+0 S4 A64])
        (const_int 0 [0])) nvextend.c:72 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:DI 87 [ D.5450 ])
        (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7fd0013d55a0 stdout>) [0 stdout+0 S8 A64])) nvextend.c:74 -1
     (nil))
(insn 21 20 22 2 (set (reg:DI 2 cx)
        (const_int 0 [0])) nvextend.c:74 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 1 dx)
        (const_int 2 [0x2])) nvextend.c:74 -1
     (nil))
(insn 23 22 24 2 (set (reg:DI 4 si)
        (const_int 0 [0])) nvextend.c:74 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.5450 ])) nvextend.c:74 -1
     (nil))
(call_insn 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("setvbuf") [flags 0x41]  <function_decl 0x7fd0014151b0 setvbuf>) [0 setvbuf S1 A8])
            (const_int 0 [0]))) nvextend.c:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7fd000ec6c60 *.LC0>)) nvextend.c:75 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) nvextend.c:75 -1
     (nil))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 0 [0])) nvextend.c:75 -1
     (nil))
(call_insn 29 28 30 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_SetProperty") [flags 0x41]  <function_decl 0x7fd001289000 TSS_SetProperty>) [0 TSS_SetProperty S1 A8])
            (const_int 0 [0]))) nvextend.c:75 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 30 29 31 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
        (const_int 1 [0x1])) nvextend.c:77 -1
     (nil))
(jump_insn 31 30 32 2 (set (pc)
        (label_ref 479)) nvextend.c:77 -1
     (nil)
 -> 479)
(barrier 32 31 485)
(code_label 485 32 33 4 37 "" [1 uses])
(note 33 485 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 4 (set (reg:SI 195)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:78 -1
     (nil))
(insn 35 34 36 4 (set (reg:DI 88 [ D.5451 ])
        (sign_extend:DI (reg:SI 195))) nvextend.c:78 -1
     (nil))
(insn 36 35 37 4 (parallel [
            (set (reg:DI 89 [ D.5451 ])
                (ashift:DI (reg:DI 88 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:78 -1
     (nil))
(insn 37 36 38 4 (set (reg/f:DI 196)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:78 -1
     (nil))
(insn 38 37 39 4 (parallel [
            (set (reg/f:DI 90 [ D.5452 ])
                (plus:DI (reg:DI 89 [ D.5451 ])
                    (reg/f:DI 196)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:78 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 89 [ D.5451 ]))
        (nil)))
(insn 39 38 40 4 (set (reg/f:DI 91 [ D.5453 ])
        (mem/f:DI (reg/f:DI 90 [ D.5452 ]) [0 *_64+0 S8 A64])) nvextend.c:78 -1
     (nil))
(insn 40 39 41 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7fd000ec6cf0 *.LC1>)) nvextend.c:78 -1
     (nil))
(insn 41 40 42 4 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.5453 ])) nvextend.c:78 -1
     (nil))
(call_insn/i 42 41 43 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:78 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 43 42 44 4 (set (reg:SI 92 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:78 -1
     (nil))
(insn 44 43 45 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:78 -1
     (nil))
(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 70)
            (pc))) nvextend.c:78 -1
     (nil)
 -> 70)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:79 -1
     (nil))
(insn 48 47 49 5 (set (reg:SI 197)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:80 -1
     (nil))
(insn 49 48 50 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 197)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:80 -1
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) nvextend.c:80 -1
     (nil)
 -> 61)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 6 (set (reg:SI 198)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:81 -1
     (nil))
(insn 53 52 54 6 (set (reg:DI 93 [ D.5451 ])
        (sign_extend:DI (reg:SI 198))) nvextend.c:81 -1
     (nil))
(insn 54 53 55 6 (parallel [
            (set (reg:DI 94 [ D.5451 ])
                (ashift:DI (reg:DI 93 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:81 -1
     (nil))
(insn 55 54 56 6 (set (reg/f:DI 199)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:81 -1
     (nil))
(insn 56 55 57 6 (parallel [
            (set (reg/f:DI 95 [ D.5452 ])
                (plus:DI (reg:DI 94 [ D.5451 ])
                    (reg/f:DI 199)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:81 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 94 [ D.5451 ]))
        (nil)))
(insn 57 56 58 6 (set (reg/f:DI 200)
        (mem/f:DI (reg/f:DI 95 [ D.5452 ]) [0 *_70+0 S8 A64])) nvextend.c:81 -1
     (nil))
(insn 58 57 59 6 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2088 [0xfffffffffffff7d8])) [0 nvPassword+0 S8 A64])
        (reg/f:DI 200)) nvextend.c:81 -1
     (nil))
(jump_insn 59 58 60 6 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 60 59 61)
(code_label 61 60 62 7 4 "" [1 uses])
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fd000ec6d80 *.LC2>)) nvextend.c:84 -1
     (nil))
(call_insn 64 63 65 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:84 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 65 64 68 7 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:85 -1
     (nil)
    (nil))
(jump_insn 68 65 69 7 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 69 68 70)
(code_label 70 69 71 9 3 "" [1 uses])
(note 71 70 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 9 (set (reg:SI 201)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:88 -1
     (nil))
(insn 73 72 74 9 (set (reg:DI 96 [ D.5451 ])
        (sign_extend:DI (reg:SI 201))) nvextend.c:88 -1
     (nil))
(insn 74 73 75 9 (parallel [
            (set (reg:DI 97 [ D.5451 ])
                (ashift:DI (reg:DI 96 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:88 -1
     (nil))
(insn 75 74 76 9 (set (reg/f:DI 202)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:88 -1
     (nil))
(insn 76 75 77 9 (parallel [
            (set (reg/f:DI 98 [ D.5452 ])
                (plus:DI (reg:DI 97 [ D.5451 ])
                    (reg/f:DI 202)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:88 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 97 [ D.5451 ]))
        (nil)))
(insn 77 76 78 9 (set (reg/f:DI 99 [ D.5453 ])
        (mem/f:DI (reg/f:DI 98 [ D.5452 ]) [0 *_76+0 S8 A64])) nvextend.c:88 -1
     (nil))
(insn 78 77 79 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7fd000ec6e10 *.LC3>)) nvextend.c:88 -1
     (nil))
(insn 79 78 80 9 (set (reg:DI 5 di)
        (reg/f:DI 99 [ D.5453 ])) nvextend.c:88 -1
     (nil))
(call_insn/i 80 79 81 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:88 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 81 80 82 9 (set (reg:SI 100 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:88 -1
     (nil))
(insn 82 81 83 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 100 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:88 -1
     (nil))
(jump_insn 83 82 84 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) nvextend.c:88 -1
     (nil)
 -> 113)
(note 84 83 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 10 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:89 -1
     (nil))
(insn 86 85 87 10 (set (reg:SI 203)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:90 -1
     (nil))
(insn 87 86 88 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 203)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:90 -1
     (nil))
(jump_insn 88 87 89 10 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) nvextend.c:90 -1
     (nil)
 -> 104)
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 11 (set (reg:SI 204)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:91 -1
     (nil))
(insn 91 90 92 11 (set (reg:DI 101 [ D.5451 ])
        (sign_extend:DI (reg:SI 204))) nvextend.c:91 -1
     (nil))
(insn 92 91 93 11 (parallel [
            (set (reg:DI 102 [ D.5451 ])
                (ashift:DI (reg:DI 101 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:91 -1
     (nil))
(insn 93 92 94 11 (set (reg/f:DI 205)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:91 -1
     (nil))
(insn 94 93 95 11 (parallel [
            (set (reg/f:DI 103 [ D.5452 ])
                (plus:DI (reg:DI 102 [ D.5451 ])
                    (reg/f:DI 205)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:91 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 102 [ D.5451 ]))
        (nil)))
(insn 95 94 96 11 (set (reg/f:DI 104 [ D.5453 ])
        (mem/f:DI (reg/f:DI 103 [ D.5452 ]) [0 *_82+0 S8 A64])) nvextend.c:91 -1
     (nil))
(insn 96 95 97 11 (parallel [
            (set (reg:DI 206)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2176 [0xfffffffffffff780])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:91 -1
     (nil))
(insn 97 96 98 11 (set (reg:DI 1 dx)
        (reg:DI 206)) nvextend.c:91 -1
     (nil))
(insn 98 97 99 11 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:91 -1
     (nil))
(insn 99 98 100 11 (set (reg:DI 5 di)
        (reg/f:DI 104 [ D.5453 ])) nvextend.c:91 -1
     (nil))
(insn 100 99 101 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:91 -1
     (nil))
(call_insn 101 100 102 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:91 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 102 101 103 11 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 103 102 104)
(code_label 104 103 105 12 8 "" [1 uses])
(note 105 104 106 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 12 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fd000ec6f30 *.LC5>)) nvextend.c:94 -1
     (nil))
(call_insn 107 106 108 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:94 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 108 107 111 12 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:95 -1
     (nil)
    (nil))
(jump_insn 111 108 112 12 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 112 111 113)
(code_label 113 112 114 14 7 "" [1 uses])
(note 114 113 115 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 116 14 (set (reg:SI 207)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:98 -1
     (nil))
(insn 116 115 117 14 (set (reg:DI 105 [ D.5451 ])
        (sign_extend:DI (reg:SI 207))) nvextend.c:98 -1
     (nil))
(insn 117 116 118 14 (parallel [
            (set (reg:DI 106 [ D.5451 ])
                (ashift:DI (reg:DI 105 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:98 -1
     (nil))
(insn 118 117 119 14 (set (reg/f:DI 208)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:98 -1
     (nil))
(insn 119 118 120 14 (parallel [
            (set (reg/f:DI 107 [ D.5452 ])
                (plus:DI (reg:DI 106 [ D.5451 ])
                    (reg/f:DI 208)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:98 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 106 [ D.5451 ]))
        (nil)))
(insn 120 119 121 14 (set (reg/f:DI 108 [ D.5453 ])
        (mem/f:DI (reg/f:DI 107 [ D.5452 ]) [0 *_89+0 S8 A64])) nvextend.c:98 -1
     (nil))
(insn 121 120 122 14 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fd000ec65a0 *.LC6>)) nvextend.c:98 -1
     (nil))
(insn 122 121 123 14 (set (reg:DI 5 di)
        (reg/f:DI 108 [ D.5453 ])) nvextend.c:98 -1
     (nil))
(call_insn/i 123 122 124 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:98 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 124 123 125 14 (set (reg:SI 109 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:98 -1
     (nil))
(insn 125 124 126 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 109 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:98 -1
     (nil))
(jump_insn 126 125 127 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) nvextend.c:98 -1
     (nil)
 -> 151)
(note 127 126 128 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:99 -1
     (nil))
(insn 129 128 130 15 (set (reg:SI 209)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:100 -1
     (nil))
(insn 130 129 131 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 209)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:100 -1
     (nil))
(jump_insn 131 130 132 15 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) nvextend.c:100 -1
     (nil)
 -> 142)
(note 132 131 133 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 16 (set (reg:SI 210)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:101 -1
     (nil))
(insn 134 133 135 16 (set (reg:DI 110 [ D.5451 ])
        (sign_extend:DI (reg:SI 210))) nvextend.c:101 -1
     (nil))
(insn 135 134 136 16 (parallel [
            (set (reg:DI 111 [ D.5451 ])
                (ashift:DI (reg:DI 110 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:101 -1
     (nil))
(insn 136 135 137 16 (set (reg/f:DI 211)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:101 -1
     (nil))
(insn 137 136 138 16 (parallel [
            (set (reg/f:DI 112 [ D.5452 ])
                (plus:DI (reg:DI 111 [ D.5451 ])
                    (reg/f:DI 211)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:101 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 111 [ D.5451 ]))
        (nil)))
(insn 138 137 139 16 (set (reg/f:DI 212)
        (mem/f:DI (reg/f:DI 112 [ D.5452 ]) [0 *_95+0 S8 A64])) nvextend.c:101 -1
     (nil))
(insn 139 138 140 16 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2104 [0xfffffffffffff7c8])) [0 data+0 S8 A64])
        (reg/f:DI 212)) nvextend.c:101 -1
     (nil))
(jump_insn 140 139 141 16 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 141 140 142)
(code_label 142 141 143 17 11 "" [1 uses])
(note 143 142 144 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 17 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fd000ec6630 *.LC7>)) nvextend.c:104 -1
     (nil))
(call_insn 145 144 146 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:104 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 146 145 149 17 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:105 -1
     (nil)
    (nil))
(jump_insn 149 146 150 17 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 150 149 151)
(code_label 151 150 152 19 10 "" [1 uses])
(note 152 151 153 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 19 (set (reg:SI 213)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:108 -1
     (nil))
(insn 154 153 155 19 (set (reg:DI 113 [ D.5451 ])
        (sign_extend:DI (reg:SI 213))) nvextend.c:108 -1
     (nil))
(insn 155 154 156 19 (parallel [
            (set (reg:DI 114 [ D.5451 ])
                (ashift:DI (reg:DI 113 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:108 -1
     (nil))
(insn 156 155 157 19 (set (reg/f:DI 214)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:108 -1
     (nil))
(insn 157 156 158 19 (parallel [
            (set (reg/f:DI 115 [ D.5452 ])
                (plus:DI (reg:DI 114 [ D.5451 ])
                    (reg/f:DI 214)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:108 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 114 [ D.5451 ]))
        (nil)))
(insn 158 157 159 19 (set (reg/f:DI 116 [ D.5453 ])
        (mem/f:DI (reg/f:DI 115 [ D.5452 ]) [0 *_101+0 S8 A64])) nvextend.c:108 -1
     (nil))
(insn 159 158 160 19 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fd000ee0000 *.LC8>)) nvextend.c:108 -1
     (nil))
(insn 160 159 161 19 (set (reg:DI 5 di)
        (reg/f:DI 116 [ D.5453 ])) nvextend.c:108 -1
     (nil))
(call_insn/i 161 160 162 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:108 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 162 161 163 19 (set (reg:SI 117 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:108 -1
     (nil))
(insn 163 162 164 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 117 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:108 -1
     (nil))
(jump_insn 164 163 165 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 189)
            (pc))) nvextend.c:108 -1
     (nil)
 -> 189)
(note 165 164 166 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 167 20 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:109 -1
     (nil))
(insn 167 166 168 20 (set (reg:SI 215)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:110 -1
     (nil))
(insn 168 167 169 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 215)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:110 -1
     (nil))
(jump_insn 169 168 170 20 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) nvextend.c:110 -1
     (nil)
 -> 180)
(note 170 169 171 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 21 (set (reg:SI 216)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:111 -1
     (nil))
(insn 172 171 173 21 (set (reg:DI 118 [ D.5451 ])
        (sign_extend:DI (reg:SI 216))) nvextend.c:111 -1
     (nil))
(insn 173 172 174 21 (parallel [
            (set (reg:DI 119 [ D.5451 ])
                (ashift:DI (reg:DI 118 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:111 -1
     (nil))
(insn 174 173 175 21 (set (reg/f:DI 217)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:111 -1
     (nil))
(insn 175 174 176 21 (parallel [
            (set (reg/f:DI 120 [ D.5452 ])
                (plus:DI (reg:DI 119 [ D.5451 ])
                    (reg/f:DI 217)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:111 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 119 [ D.5451 ]))
        (nil)))
(insn 176 175 177 21 (set (reg/f:DI 218)
        (mem/f:DI (reg/f:DI 120 [ D.5452 ]) [0 *_107+0 S8 A64])) nvextend.c:111 -1
     (nil))
(insn 177 176 178 21 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2096 [0xfffffffffffff7d0])) [0 datafilename+0 S8 A64])
        (reg/f:DI 218)) nvextend.c:111 -1
     (nil))
(jump_insn 178 177 179 21 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 179 178 180)
(code_label 180 179 181 22 14 "" [1 uses])
(note 181 180 182 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 182 181 183 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fd000ee0090 *.LC9>)) nvextend.c:113 -1
     (nil))
(call_insn 183 182 184 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:113 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 184 183 187 22 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:114 -1
     (nil)
    (nil))
(jump_insn 187 184 188 22 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 188 187 189)
(code_label 189 188 190 24 13 "" [1 uses])
(note 190 189 191 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 24 (set (reg:SI 219)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:117 -1
     (nil))
(insn 192 191 193 24 (set (reg:DI 121 [ D.5451 ])
        (sign_extend:DI (reg:SI 219))) nvextend.c:117 -1
     (nil))
(insn 193 192 194 24 (parallel [
            (set (reg:DI 122 [ D.5451 ])
                (ashift:DI (reg:DI 121 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:117 -1
     (nil))
(insn 194 193 195 24 (set (reg/f:DI 220)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:117 -1
     (nil))
(insn 195 194 196 24 (parallel [
            (set (reg/f:DI 123 [ D.5452 ])
                (plus:DI (reg:DI 122 [ D.5451 ])
                    (reg/f:DI 220)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:117 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 122 [ D.5451 ]))
        (nil)))
(insn 196 195 197 24 (set (reg/f:DI 124 [ D.5453 ])
        (mem/f:DI (reg/f:DI 123 [ D.5452 ]) [0 *_113+0 S8 A64])) nvextend.c:117 -1
     (nil))
(insn 197 196 198 24 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fd000ee0120 *.LC10>)) nvextend.c:117 -1
     (nil))
(insn 198 197 199 24 (set (reg:DI 5 di)
        (reg/f:DI 124 [ D.5453 ])) nvextend.c:117 -1
     (nil))
(call_insn/i 199 198 200 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:117 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 200 199 201 24 (set (reg:SI 125 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:117 -1
     (nil))
(insn 201 200 202 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 125 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:117 -1
     (nil))
(jump_insn 202 201 203 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 267)
            (pc))) nvextend.c:117 -1
     (nil)
 -> 267)
(note 203 202 204 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 204 203 205 25 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:118 -1
     (nil))
(insn 205 204 206 25 (set (reg:SI 221)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:119 -1
     (nil))
(insn 206 205 207 25 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 221)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:119 -1
     (nil))
(jump_insn 207 206 208 25 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) nvextend.c:119 -1
     (nil)
 -> 223)
(note 208 207 209 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 26 (set (reg:SI 222)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:120 -1
     (nil))
(insn 210 209 211 26 (set (reg:DI 126 [ D.5451 ])
        (sign_extend:DI (reg:SI 222))) nvextend.c:120 -1
     (nil))
(insn 211 210 212 26 (parallel [
            (set (reg:DI 127 [ D.5451 ])
                (ashift:DI (reg:DI 126 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:120 -1
     (nil))
(insn 212 211 213 26 (set (reg/f:DI 223)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:120 -1
     (nil))
(insn 213 212 214 26 (parallel [
            (set (reg/f:DI 128 [ D.5452 ])
                (plus:DI (reg:DI 127 [ D.5451 ])
                    (reg/f:DI 223)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:120 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 127 [ D.5451 ]))
        (nil)))
(insn 214 213 215 26 (set (reg/f:DI 129 [ D.5453 ])
        (mem/f:DI (reg/f:DI 128 [ D.5452 ]) [0 *_119+0 S8 A64])) nvextend.c:120 -1
     (nil))
(insn 215 214 216 26 (parallel [
            (set (reg:DI 224)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2172 [0xfffffffffffff784])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:120 -1
     (nil))
(insn 216 215 217 26 (set (reg:DI 1 dx)
        (reg:DI 224)) nvextend.c:120 -1
     (nil))
(insn 217 216 218 26 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:120 -1
     (nil))
(insn 218 217 219 26 (set (reg:DI 5 di)
        (reg/f:DI 129 [ D.5453 ])) nvextend.c:120 -1
     (nil))
(insn 219 218 220 26 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:120 -1
     (nil))
(call_insn 220 219 221 26 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:120 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 221 220 222 26 (set (pc)
        (label_ref 228)) -1
     (nil)
 -> 228)
(barrier 222 221 223)
(code_label 223 222 224 27 17 "" [1 uses])
(note 224 223 225 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 225 224 226 27 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd000ee01b0 *.LC11>)) nvextend.c:123 -1
     (nil))
(call_insn 226 225 227 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:123 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 227 226 228 27 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:124 -1
     (nil)
    (nil))
(code_label 228 227 229 28 18 "" [1 uses])
(note 229 228 230 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 230 229 231 28 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:126 -1
     (nil))
(insn 231 230 232 28 (set (reg:SI 225)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:127 -1
     (nil))
(insn 232 231 233 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 225)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:127 -1
     (nil))
(jump_insn 233 232 234 28 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) nvextend.c:127 -1
     (nil)
 -> 258)
(note 234 233 235 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 236 29 (set (reg:SI 226)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:128 -1
     (nil))
(insn 236 235 237 29 (set (reg:DI 130 [ D.5451 ])
        (sign_extend:DI (reg:SI 226))) nvextend.c:128 -1
     (nil))
(insn 237 236 238 29 (parallel [
            (set (reg:DI 131 [ D.5451 ])
                (ashift:DI (reg:DI 130 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:128 -1
     (nil))
(insn 238 237 239 29 (set (reg/f:DI 227)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:128 -1
     (nil))
(insn 239 238 240 29 (parallel [
            (set (reg/f:DI 132 [ D.5452 ])
                (plus:DI (reg:DI 131 [ D.5451 ])
                    (reg/f:DI 227)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:128 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 131 [ D.5451 ]))
        (nil)))
(insn 240 239 241 29 (set (reg/f:DI 133 [ D.5453 ])
        (mem/f:DI (reg/f:DI 132 [ D.5452 ]) [0 *_127+0 S8 A64])) nvextend.c:128 -1
     (nil))
(insn 241 240 242 29 (parallel [
            (set (reg:DI 228)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2168 [0xfffffffffffff788])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:128 -1
     (nil))
(insn 242 241 243 29 (set (reg:DI 1 dx)
        (reg:DI 228)) nvextend.c:128 -1
     (nil))
(insn 243 242 244 29 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:128 -1
     (nil))
(insn 244 243 245 29 (set (reg:DI 5 di)
        (reg/f:DI 133 [ D.5453 ])) nvextend.c:128 -1
     (nil))
(insn 245 244 246 29 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:128 -1
     (nil))
(call_insn 246 245 247 29 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:128 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 247 246 248 29 (set (reg:SI 134 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2168 [0xfffffffffffff788])) [0 sessionAttributes0+0 S4 A64])) nvextend.c:129 -1
     (nil))
(insn 248 247 249 29 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 134 [ D.5455 ])
            (const_int 255 [0xff]))) nvextend.c:129 -1
     (nil))
(jump_insn 249 248 250 29 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 476)
            (pc))) nvextend.c:129 612 {*jcc_1}
     (nil)
 -> 476)
(note 250 249 251 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 30 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fd000ee0240 *.LC12>)) nvextend.c:130 -1
     (nil))
(call_insn 252 251 253 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:130 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 253 252 256 30 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:131 -1
     (nil)
    (nil))
(jump_insn 256 253 257 30 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 257 256 258)
(code_label 258 257 259 32 19 "" [1 uses])
(note 259 258 260 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 32 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd000ee01b0 *.LC11>)) nvextend.c:135 -1
     (nil))
(call_insn 261 260 262 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:135 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 262 261 265 32 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:136 -1
     (nil)
    (nil))
(jump_insn 265 262 266 32 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 266 265 267)
(code_label 267 266 268 34 16 "" [1 uses])
(note 268 267 269 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 269 268 270 34 (set (reg:SI 229)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:139 -1
     (nil))
(insn 270 269 271 34 (set (reg:DI 135 [ D.5451 ])
        (sign_extend:DI (reg:SI 229))) nvextend.c:139 -1
     (nil))
(insn 271 270 272 34 (parallel [
            (set (reg:DI 136 [ D.5451 ])
                (ashift:DI (reg:DI 135 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:139 -1
     (nil))
(insn 272 271 273 34 (set (reg/f:DI 230)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:139 -1
     (nil))
(insn 273 272 274 34 (parallel [
            (set (reg/f:DI 137 [ D.5452 ])
                (plus:DI (reg:DI 136 [ D.5451 ])
                    (reg/f:DI 230)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:139 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 136 [ D.5451 ]))
        (nil)))
(insn 274 273 275 34 (set (reg/f:DI 138 [ D.5453 ])
        (mem/f:DI (reg/f:DI 137 [ D.5452 ]) [0 *_137+0 S8 A64])) nvextend.c:139 -1
     (nil))
(insn 275 274 276 34 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fd000ee02d0 *.LC13>)) nvextend.c:139 -1
     (nil))
(insn 276 275 277 34 (set (reg:DI 5 di)
        (reg/f:DI 138 [ D.5453 ])) nvextend.c:139 -1
     (nil))
(call_insn/i 277 276 278 34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:139 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 278 277 279 34 (set (reg:SI 139 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:139 -1
     (nil))
(insn 279 278 280 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 139 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:139 -1
     (nil))
(jump_insn 280 279 281 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 345)
            (pc))) nvextend.c:139 -1
     (nil)
 -> 345)
(note 281 280 282 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 282 281 283 35 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:140 -1
     (nil))
(insn 283 282 284 35 (set (reg:SI 231)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:141 -1
     (nil))
(insn 284 283 285 35 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 231)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:141 -1
     (nil))
(jump_insn 285 284 286 35 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 301)
            (pc))) nvextend.c:141 -1
     (nil)
 -> 301)
(note 286 285 287 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 36 (set (reg:SI 232)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:142 -1
     (nil))
(insn 288 287 289 36 (set (reg:DI 140 [ D.5451 ])
        (sign_extend:DI (reg:SI 232))) nvextend.c:142 -1
     (nil))
(insn 289 288 290 36 (parallel [
            (set (reg:DI 141 [ D.5451 ])
                (ashift:DI (reg:DI 140 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:142 -1
     (nil))
(insn 290 289 291 36 (set (reg/f:DI 233)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:142 -1
     (nil))
(insn 291 290 292 36 (parallel [
            (set (reg/f:DI 142 [ D.5452 ])
                (plus:DI (reg:DI 141 [ D.5451 ])
                    (reg/f:DI 233)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:142 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 141 [ D.5451 ]))
        (nil)))
(insn 292 291 293 36 (set (reg/f:DI 143 [ D.5453 ])
        (mem/f:DI (reg/f:DI 142 [ D.5452 ]) [0 *_143+0 S8 A64])) nvextend.c:142 -1
     (nil))
(insn 293 292 294 36 (parallel [
            (set (reg:DI 234)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2164 [0xfffffffffffff78c])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:142 -1
     (nil))
(insn 294 293 295 36 (set (reg:DI 1 dx)
        (reg:DI 234)) nvextend.c:142 -1
     (nil))
(insn 295 294 296 36 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:142 -1
     (nil))
(insn 296 295 297 36 (set (reg:DI 5 di)
        (reg/f:DI 143 [ D.5453 ])) nvextend.c:142 -1
     (nil))
(insn 297 296 298 36 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:142 -1
     (nil))
(call_insn 298 297 299 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:142 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 299 298 300 36 (set (pc)
        (label_ref 306)) -1
     (nil)
 -> 306)
(barrier 300 299 301)
(code_label 301 300 302 37 23 "" [1 uses])
(note 302 301 303 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 303 302 304 37 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7fd000ee0360 *.LC14>)) nvextend.c:145 -1
     (nil))
(call_insn 304 303 305 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:145 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 305 304 306 37 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:146 -1
     (nil)
    (nil))
(code_label 306 305 307 38 24 "" [1 uses])
(note 307 306 308 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 308 307 309 38 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:148 -1
     (nil))
(insn 309 308 310 38 (set (reg:SI 235)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:149 -1
     (nil))
(insn 310 309 311 38 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 235)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:149 -1
     (nil))
(jump_insn 311 310 312 38 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 336)
            (pc))) nvextend.c:149 -1
     (nil)
 -> 336)
(note 312 311 313 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 313 312 314 39 (set (reg:SI 236)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:150 -1
     (nil))
(insn 314 313 315 39 (set (reg:DI 144 [ D.5451 ])
        (sign_extend:DI (reg:SI 236))) nvextend.c:150 -1
     (nil))
(insn 315 314 316 39 (parallel [
            (set (reg:DI 145 [ D.5451 ])
                (ashift:DI (reg:DI 144 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:150 -1
     (nil))
(insn 316 315 317 39 (set (reg/f:DI 237)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:150 -1
     (nil))
(insn 317 316 318 39 (parallel [
            (set (reg/f:DI 146 [ D.5452 ])
                (plus:DI (reg:DI 145 [ D.5451 ])
                    (reg/f:DI 237)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:150 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 145 [ D.5451 ]))
        (nil)))
(insn 318 317 319 39 (set (reg/f:DI 147 [ D.5453 ])
        (mem/f:DI (reg/f:DI 146 [ D.5452 ]) [0 *_151+0 S8 A64])) nvextend.c:150 -1
     (nil))
(insn 319 318 320 39 (parallel [
            (set (reg:DI 238)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2160 [0xfffffffffffff790])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:150 -1
     (nil))
(insn 320 319 321 39 (set (reg:DI 1 dx)
        (reg:DI 238)) nvextend.c:150 -1
     (nil))
(insn 321 320 322 39 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:150 -1
     (nil))
(insn 322 321 323 39 (set (reg:DI 5 di)
        (reg/f:DI 147 [ D.5453 ])) nvextend.c:150 -1
     (nil))
(insn 323 322 324 39 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:150 -1
     (nil))
(call_insn 324 323 325 39 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:150 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 325 324 326 39 (set (reg:SI 148 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2160 [0xfffffffffffff790])) [0 sessionAttributes1+0 S4 A64])) nvextend.c:151 -1
     (nil))
(insn 326 325 327 39 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 148 [ D.5455 ])
            (const_int 255 [0xff]))) nvextend.c:151 -1
     (nil))
(jump_insn 327 326 328 39 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 476)
            (pc))) nvextend.c:151 612 {*jcc_1}
     (nil)
 -> 476)
(note 328 327 329 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 329 328 330 40 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7fd000ee03f0 *.LC15>)) nvextend.c:152 -1
     (nil))
(call_insn 330 329 331 40 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:152 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 331 330 334 40 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:153 -1
     (nil)
    (nil))
(jump_insn 334 331 335 40 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 335 334 336)
(code_label 336 335 337 42 25 "" [1 uses])
(note 337 336 338 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 42 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7fd000ee0360 *.LC14>)) nvextend.c:157 -1
     (nil))
(call_insn 339 338 340 42 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:157 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 340 339 343 42 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:158 -1
     (nil)
    (nil))
(jump_insn 343 340 344 42 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 344 343 345)
(code_label 345 344 346 44 22 "" [1 uses])
(note 346 345 347 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 347 346 348 44 (set (reg:SI 239)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:161 -1
     (nil))
(insn 348 347 349 44 (set (reg:DI 149 [ D.5451 ])
        (sign_extend:DI (reg:SI 239))) nvextend.c:161 -1
     (nil))
(insn 349 348 350 44 (parallel [
            (set (reg:DI 150 [ D.5451 ])
                (ashift:DI (reg:DI 149 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:161 -1
     (nil))
(insn 350 349 351 44 (set (reg/f:DI 240)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:161 -1
     (nil))
(insn 351 350 352 44 (parallel [
            (set (reg/f:DI 151 [ D.5452 ])
                (plus:DI (reg:DI 150 [ D.5451 ])
                    (reg/f:DI 240)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:161 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 150 [ D.5451 ]))
        (nil)))
(insn 352 351 353 44 (set (reg/f:DI 152 [ D.5453 ])
        (mem/f:DI (reg/f:DI 151 [ D.5452 ]) [0 *_161+0 S8 A64])) nvextend.c:161 -1
     (nil))
(insn 353 352 354 44 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7fd000ee0480 *.LC16>)) nvextend.c:161 -1
     (nil))
(insn 354 353 355 44 (set (reg:DI 5 di)
        (reg/f:DI 152 [ D.5453 ])) nvextend.c:161 -1
     (nil))
(call_insn/i 355 354 356 44 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:161 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 356 355 357 44 (set (reg:SI 153 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:161 -1
     (nil))
(insn 357 356 358 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 153 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:161 -1
     (nil))
(jump_insn 358 357 359 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 423)
            (pc))) nvextend.c:161 -1
     (nil)
 -> 423)
(note 359 358 360 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 45 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:162 -1
     (nil))
(insn 361 360 362 45 (set (reg:SI 241)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:163 -1
     (nil))
(insn 362 361 363 45 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 241)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:163 -1
     (nil))
(jump_insn 363 362 364 45 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 379)
            (pc))) nvextend.c:163 -1
     (nil)
 -> 379)
(note 364 363 365 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 365 364 366 46 (set (reg:SI 242)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:164 -1
     (nil))
(insn 366 365 367 46 (set (reg:DI 154 [ D.5451 ])
        (sign_extend:DI (reg:SI 242))) nvextend.c:164 -1
     (nil))
(insn 367 366 368 46 (parallel [
            (set (reg:DI 155 [ D.5451 ])
                (ashift:DI (reg:DI 154 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:164 -1
     (nil))
(insn 368 367 369 46 (set (reg/f:DI 243)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:164 -1
     (nil))
(insn 369 368 370 46 (parallel [
            (set (reg/f:DI 156 [ D.5452 ])
                (plus:DI (reg:DI 155 [ D.5451 ])
                    (reg/f:DI 243)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:164 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 155 [ D.5451 ]))
        (nil)))
(insn 370 369 371 46 (set (reg/f:DI 157 [ D.5453 ])
        (mem/f:DI (reg/f:DI 156 [ D.5452 ]) [0 *_167+0 S8 A64])) nvextend.c:164 -1
     (nil))
(insn 371 370 372 46 (parallel [
            (set (reg:DI 244)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2156 [0xfffffffffffff794])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:164 -1
     (nil))
(insn 372 371 373 46 (set (reg:DI 1 dx)
        (reg:DI 244)) nvextend.c:164 -1
     (nil))
(insn 373 372 374 46 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:164 -1
     (nil))
(insn 374 373 375 46 (set (reg:DI 5 di)
        (reg/f:DI 157 [ D.5453 ])) nvextend.c:164 -1
     (nil))
(insn 375 374 376 46 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:164 -1
     (nil))
(call_insn 376 375 377 46 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:164 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 377 376 378 46 (set (pc)
        (label_ref 384)) -1
     (nil)
 -> 384)
(barrier 378 377 379)
(code_label 379 378 380 47 29 "" [1 uses])
(note 380 379 381 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 381 380 382 47 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7fd000ee0510 *.LC17>)) nvextend.c:167 -1
     (nil))
(call_insn 382 381 383 47 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:167 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 383 382 384 47 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:168 -1
     (nil)
    (nil))
(code_label 384 383 385 48 30 "" [1 uses])
(note 385 384 386 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 48 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:170 -1
     (nil))
(insn 387 386 388 48 (set (reg:SI 245)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:171 -1
     (nil))
(insn 388 387 389 48 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 245)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:171 -1
     (nil))
(jump_insn 389 388 390 48 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 414)
            (pc))) nvextend.c:171 -1
     (nil)
 -> 414)
(note 390 389 391 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 391 390 392 49 (set (reg:SI 246)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:172 -1
     (nil))
(insn 392 391 393 49 (set (reg:DI 158 [ D.5451 ])
        (sign_extend:DI (reg:SI 246))) nvextend.c:172 -1
     (nil))
(insn 393 392 394 49 (parallel [
            (set (reg:DI 159 [ D.5451 ])
                (ashift:DI (reg:DI 158 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:172 -1
     (nil))
(insn 394 393 395 49 (set (reg/f:DI 247)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:172 -1
     (nil))
(insn 395 394 396 49 (parallel [
            (set (reg/f:DI 160 [ D.5452 ])
                (plus:DI (reg:DI 159 [ D.5451 ])
                    (reg/f:DI 247)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:172 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 159 [ D.5451 ]))
        (nil)))
(insn 396 395 397 49 (set (reg/f:DI 161 [ D.5453 ])
        (mem/f:DI (reg/f:DI 160 [ D.5452 ]) [0 *_175+0 S8 A64])) nvextend.c:172 -1
     (nil))
(insn 397 396 398 49 (parallel [
            (set (reg:DI 248)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2152 [0xfffffffffffff798])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:172 -1
     (nil))
(insn 398 397 399 49 (set (reg:DI 1 dx)
        (reg:DI 248)) nvextend.c:172 -1
     (nil))
(insn 399 398 400 49 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd000ec6ea0 *.LC4>)) nvextend.c:172 -1
     (nil))
(insn 400 399 401 49 (set (reg:DI 5 di)
        (reg/f:DI 161 [ D.5453 ])) nvextend.c:172 -1
     (nil))
(insn 401 400 402 49 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:172 -1
     (nil))
(call_insn 402 401 403 49 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fd001326ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) nvextend.c:172 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 403 402 404 49 (set (reg:SI 162 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2152 [0xfffffffffffff798])) [0 sessionAttributes2+0 S4 A64])) nvextend.c:173 -1
     (nil))
(insn 404 403 405 49 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 162 [ D.5455 ])
            (const_int 255 [0xff]))) nvextend.c:173 -1
     (nil))
(jump_insn 405 404 406 49 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 476)
            (pc))) nvextend.c:173 612 {*jcc_1}
     (nil)
 -> 476)
(note 406 405 407 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 407 406 408 50 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7fd000ee05a0 *.LC18>)) nvextend.c:174 -1
     (nil))
(call_insn 408 407 409 50 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:174 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 409 408 412 50 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:175 -1
     (nil)
    (nil))
(jump_insn 412 409 413 50 (set (pc)
        (label_ref:DI 476)) 654 {jump}
     (nil)
 -> 476)
(barrier 413 412 414)
(code_label 414 413 415 52 31 "" [1 uses])
(note 415 414 416 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 416 415 417 52 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7fd000ee0510 *.LC17>)) nvextend.c:179 -1
     (nil))
(call_insn 417 416 418 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:179 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 418 417 421 52 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:180 -1
     (nil)
    (nil))
(jump_insn 421 418 422 52 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 422 421 423)
(code_label 423 422 424 54 28 "" [1 uses])
(note 424 423 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 425 424 426 54 (set (reg:SI 249)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:183 -1
     (nil))
(insn 426 425 427 54 (set (reg:DI 163 [ D.5451 ])
        (sign_extend:DI (reg:SI 249))) nvextend.c:183 -1
     (nil))
(insn 427 426 428 54 (parallel [
            (set (reg:DI 164 [ D.5451 ])
                (ashift:DI (reg:DI 163 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:183 -1
     (nil))
(insn 428 427 429 54 (set (reg/f:DI 250)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:183 -1
     (nil))
(insn 429 428 430 54 (parallel [
            (set (reg/f:DI 165 [ D.5452 ])
                (plus:DI (reg:DI 164 [ D.5451 ])
                    (reg/f:DI 250)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:183 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 164 [ D.5451 ]))
        (nil)))
(insn 430 429 431 54 (set (reg/f:DI 166 [ D.5453 ])
        (mem/f:DI (reg/f:DI 165 [ D.5452 ]) [0 *_185+0 S8 A64])) nvextend.c:183 -1
     (nil))
(insn 431 430 432 54 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7fd000ee0630 *.LC19>)) nvextend.c:183 -1
     (nil))
(insn 432 431 433 54 (set (reg:DI 5 di)
        (reg/f:DI 166 [ D.5453 ])) nvextend.c:183 -1
     (nil))
(call_insn/i 433 432 434 54 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:183 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 434 433 435 54 (set (reg:SI 167 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:183 -1
     (nil))
(insn 435 434 436 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 167 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:183 -1
     (nil))
(jump_insn 436 435 437 54 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 441)
            (pc))) nvextend.c:183 -1
     (nil)
 -> 441)
(note 437 436 438 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(call_insn 438 437 439 55 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:184 -1
     (nil)
    (nil))
(jump_insn 439 438 440 55 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 440 439 441)
(code_label 441 440 442 56 34 "" [1 uses])
(note 442 441 443 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 443 442 444 56 (set (reg:SI 251)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:186 -1
     (nil))
(insn 444 443 445 56 (set (reg:DI 168 [ D.5451 ])
        (sign_extend:DI (reg:SI 251))) nvextend.c:186 -1
     (nil))
(insn 445 444 446 56 (parallel [
            (set (reg:DI 169 [ D.5451 ])
                (ashift:DI (reg:DI 168 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:186 -1
     (nil))
(insn 446 445 447 56 (set (reg/f:DI 252)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:186 -1
     (nil))
(insn 447 446 448 56 (parallel [
            (set (reg/f:DI 170 [ D.5452 ])
                (plus:DI (reg:DI 169 [ D.5451 ])
                    (reg/f:DI 252)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:186 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 169 [ D.5451 ]))
        (nil)))
(insn 448 447 449 56 (set (reg/f:DI 171 [ D.5453 ])
        (mem/f:DI (reg/f:DI 170 [ D.5452 ]) [0 *_191+0 S8 A64])) nvextend.c:186 -1
     (nil))
(insn 449 448 450 56 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7fd000ee06c0 *.LC20>)) nvextend.c:186 -1
     (nil))
(insn 450 449 451 56 (set (reg:DI 5 di)
        (reg/f:DI 171 [ D.5453 ])) nvextend.c:186 -1
     (nil))
(call_insn/i 451 450 452 56 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd00131d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) nvextend.c:186 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 452 451 453 56 (set (reg:SI 172 [ D.5454 ])
        (reg:SI 0 ax)) nvextend.c:186 -1
     (nil))
(insn 453 452 454 56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 172 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:186 -1
     (nil))
(jump_insn 454 453 455 56 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 463)
            (pc))) nvextend.c:186 -1
     (nil)
 -> 463)
(note 455 454 456 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 57 (set (mem/c:SI (symbol_ref:DI ("verbose") [flags 0x2]  <var_decl 0x7fd0010e5090 verbose>) [0 verbose+0 S4 A32])
        (const_int 1 [0x1])) nvextend.c:187 -1
     (nil))
(insn 457 456 458 57 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7fd000ee0750 *.LC21>)) nvextend.c:188 -1
     (nil))
(insn 458 457 459 57 (set (reg:SI 4 si)
        (const_int 1 [0x1])) nvextend.c:188 -1
     (nil))
(insn 459 458 460 57 (set (reg:DI 5 di)
        (const_int 0 [0])) nvextend.c:188 -1
     (nil))
(call_insn 460 459 461 57 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_SetProperty") [flags 0x41]  <function_decl 0x7fd001289000 TSS_SetProperty>) [0 TSS_SetProperty S1 A8])
            (const_int 0 [0]))) nvextend.c:188 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 461 460 462 57 (set (pc)
        (label_ref 476)) -1
     (nil)
 -> 476)
(barrier 462 461 463)
(code_label 463 462 464 58 35 "" [1 uses])
(note 464 463 465 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 465 464 466 58 (set (reg:SI 253)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:191 -1
     (nil))
(insn 466 465 467 58 (set (reg:DI 173 [ D.5451 ])
        (sign_extend:DI (reg:SI 253))) nvextend.c:191 -1
     (nil))
(insn 467 466 468 58 (parallel [
            (set (reg:DI 174 [ D.5451 ])
                (ashift:DI (reg:DI 173 [ D.5451 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:191 -1
     (nil))
(insn 468 467 469 58 (set (reg/f:DI 254)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])) nvextend.c:191 -1
     (nil))
(insn 469 468 470 58 (parallel [
            (set (reg/f:DI 175 [ D.5452 ])
                (plus:DI (reg:DI 174 [ D.5451 ])
                    (reg/f:DI 254)))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:191 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2192 [0xfffffffffffff770])) [0 argv+0 S8 A64])
            (reg:DI 174 [ D.5451 ]))
        (nil)))
(insn 470 469 471 58 (set (reg/f:DI 176 [ D.5453 ])
        (mem/f:DI (reg/f:DI 175 [ D.5452 ]) [0 *_198+0 S8 A64])) nvextend.c:191 -1
     (nil))
(insn 471 470 472 58 (set (reg:DI 4 si)
        (reg/f:DI 176 [ D.5453 ])) nvextend.c:191 -1
     (nil))
(insn 472 471 473 58 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7fd000ee07e0 *.LC22>)) nvextend.c:191 -1
     (nil))
(insn 473 472 474 58 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:191 -1
     (nil))
(call_insn 474 473 475 58 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd001323ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) nvextend.c:191 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(call_insn 475 474 476 58 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:192 -1
     (nil)
    (nil))
(code_label 476 475 477 59 6 "" [19 uses])
(note 477 476 478 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 478 477 479 59 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:77 -1
     (nil))
(code_label 479 478 480 60 2 "" [1 uses])
(note 480 479 481 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 481 480 482 60 (set (reg:SI 255)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2144 [0xfffffffffffff7a0])) [0 i+0 S4 A32])) nvextend.c:77 -1
     (nil))
(insn 482 481 483 60 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 255)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2180 [0xfffffffffffff77c])) [0 argc+0 S4 A32]))) nvextend.c:77 -1
     (nil))
(jump_insn 483 482 484 60 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 488)
            (pc))) nvextend.c:77 -1
     (nil)
 -> 488)
(note 484 483 486 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 486 484 487 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:77 -1
     (nil))
(jump_insn 487 486 488 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 485)
            (pc))) nvextend.c:77 -1
     (nil)
 -> 485)
(code_label 488 487 489 62 36 "" [1 uses])
(note 489 488 490 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 490 489 491 62 (set (reg:SI 177 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2176 [0xfffffffffffff780])) [0 nvIndex+0 S4 A64])) nvextend.c:195 -1
     (nil))
(insn 491 490 492 62 (parallel [
            (set (reg:SI 178 [ D.5455 ])
                (lshiftrt:SI (reg:SI 177 [ D.5455 ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:195 -1
     (nil))
(insn 492 491 493 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 178 [ D.5455 ])
            (const_int 1 [0x1]))) nvextend.c:195 -1
     (nil))
(jump_insn 493 492 494 62 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) nvextend.c:195 -1
     (nil)
 -> 498)
(note 494 493 495 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 495 494 496 63 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7fd000ee0870 *.LC23>)) nvextend.c:196 -1
     (nil))
(call_insn 496 495 497 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:196 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 497 496 498 63 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:197 -1
     (nil)
    (nil))
(code_label 498 497 499 64 38 "" [1 uses])
(note 499 498 500 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 500 499 501 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2104 [0xfffffffffffff7c8])) [0 data+0 S8 A64])
            (const_int 0 [0]))) nvextend.c:199 -1
     (nil))
(jump_insn 501 500 502 64 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) nvextend.c:199 -1
     (nil)
 -> 509)
(note 502 501 503 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 503 502 504 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2096 [0xfffffffffffff7d0])) [0 datafilename+0 S8 A64])
            (const_int 0 [0]))) nvextend.c:199 -1
     (nil))
(jump_insn 504 503 505 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) nvextend.c:199 -1
     (nil)
 -> 509)
(note 505 504 506 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 506 505 507 66 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7fd000ee0900 *.LC24>)) nvextend.c:200 -1
     (nil))
(call_insn 507 506 508 66 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:200 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 508 507 509 66 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:201 -1
     (nil)
    (nil))
(code_label 509 508 510 67 39 "" [2 uses])
(note 510 509 511 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 511 510 512 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2104 [0xfffffffffffff7c8])) [0 data+0 S8 A64])
            (const_int 0 [0]))) nvextend.c:203 -1
     (nil))
(jump_insn 512 511 513 67 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 520)
            (pc))) nvextend.c:203 -1
     (nil)
 -> 520)
(note 513 512 514 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 514 513 515 68 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2096 [0xfffffffffffff7d0])) [0 datafilename+0 S8 A64])
            (const_int 0 [0]))) nvextend.c:203 -1
     (nil))
(jump_insn 515 514 516 68 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 520)
            (pc))) nvextend.c:203 -1
     (nil)
 -> 520)
(note 516 515 517 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 517 516 518 69 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd000ee0990 *.LC25>)) nvextend.c:204 -1
     (nil))
(call_insn 518 517 519 69 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:204 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 519 518 520 69 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fd001292000 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) nvextend.c:205 -1
     (nil)
    (nil))
(code_label 520 519 521 70 40 "" [2 uses])
(note 521 520 522 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 522 521 523 70 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:207 -1
     (nil))
(jump_insn 523 522 524 70 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 537)
            (pc))) nvextend.c:207 -1
     (nil)
 -> 537)
(note 524 523 525 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 525 524 526 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2104 [0xfffffffffffff7c8])) [0 data+0 S8 A64])
            (const_int 0 [0]))) nvextend.c:207 -1
     (nil))
(jump_insn 526 525 527 71 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 537)
            (pc))) nvextend.c:207 -1
     (nil)
 -> 537)
(note 527 526 528 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 528 527 529 72 (set (reg:DI 256)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2104 [0xfffffffffffff7c8])) [0 data+0 S8 A64])) nvextend.c:208 -1
     (nil))
(insn 529 528 530 72 (parallel [
            (set (reg:DI 257)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2080 [0xfffffffffffff7e0])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:208 -1
     (nil))
(insn 530 529 531 72 (parallel [
            (set (reg:DI 258)
                (plus:DI (reg:DI 257)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:208 -1
     (nil))
(insn 531 530 532 72 (set (reg:SI 1 dx)
        (const_int 2048 [0x800])) nvextend.c:208 -1
     (nil))
(insn 532 531 533 72 (set (reg:DI 4 si)
        (reg:DI 256)) nvextend.c:208 -1
     (nil))
(insn 533 532 534 72 (set (reg:DI 5 di)
        (reg:DI 258)) nvextend.c:208 -1
     (nil))
(call_insn 534 533 535 72 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_StringCopy") [flags 0x41]  <function_decl 0x7fd0012896c0 TSS_TPM2B_StringCopy>) [0 TSS_TPM2B_StringCopy S1 A8])
            (const_int 0 [0]))) nvextend.c:208 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 535 534 536 72 (set (reg:SI 259)
        (reg:SI 0 ax)) nvextend.c:208 -1
     (nil))
(insn 536 535 537 72 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (reg:SI 259)) nvextend.c:208 -1
     (nil))
(code_label 537 536 538 73 41 "" [2 uses])
(note 538 537 539 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 539 538 540 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:212 -1
     (nil))
(jump_insn 540 539 541 73 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 554)
            (pc))) nvextend.c:212 -1
     (nil)
 -> 554)
(note 541 540 542 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 542 541 543 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2096 [0xfffffffffffff7d0])) [0 datafilename+0 S8 A64])
            (const_int 0 [0]))) nvextend.c:212 -1
     (nil))
(jump_insn 543 542 544 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 554)
            (pc))) nvextend.c:212 -1
     (nil)
 -> 554)
(note 544 543 545 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 545 544 546 75 (set (reg:DI 260)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2096 [0xfffffffffffff7d0])) [0 datafilename+0 S8 A64])) nvextend.c:213 -1
     (nil))
(insn 546 545 547 75 (parallel [
            (set (reg:DI 261)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2080 [0xfffffffffffff7e0])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:213 -1
     (nil))
(insn 547 546 548 75 (parallel [
            (set (reg:DI 262)
                (plus:DI (reg:DI 261)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:213 -1
     (nil))
(insn 548 547 549 75 (set (reg:DI 1 dx)
        (reg:DI 260)) nvextend.c:213 -1
     (nil))
(insn 549 548 550 75 (set (reg:SI 4 si)
        (const_int 2048 [0x800])) nvextend.c:213 -1
     (nil))
(insn 550 549 551 75 (set (reg:DI 5 di)
        (reg:DI 262)) nvextend.c:213 -1
     (nil))
(call_insn 551 550 552 75 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_File_Read2B") [flags 0x41]  <function_decl 0x7fd001289ca8 TSS_File_Read2B>) [0 TSS_File_Read2B S1 A8])
            (const_int 0 [0]))) nvextend.c:213 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 552 551 553 75 (set (reg:SI 263)
        (reg:SI 0 ax)) nvextend.c:213 -1
     (nil))
(insn 553 552 554 75 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (reg:SI 263)) nvextend.c:213 -1
     (nil))
(code_label 554 553 555 76 42 "" [2 uses])
(note 555 554 556 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 556 555 557 76 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:217 -1
     (nil))
(jump_insn 557 556 558 76 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 563)
            (pc))) nvextend.c:217 -1
     (nil)
 -> 563)
(note 558 557 559 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 559 558 560 77 (set (reg:SI 179 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2176 [0xfffffffffffff780])) [0 nvIndex+0 S4 A64])) nvextend.c:218 -1
     (nil))
(insn 560 559 561 77 (set (mem/j/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2080 [0xfffffffffffff7e0])) [0 in.authHandle+0 S4 A64])
        (reg:SI 179 [ D.5455 ])) nvextend.c:218 -1
     (nil))
(insn 561 560 562 77 (set (reg:SI 180 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2176 [0xfffffffffffff780])) [0 nvIndex+0 S4 A64])) nvextend.c:219 -1
     (nil))
(insn 562 561 563 77 (set (mem/j/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2076 [0xfffffffffffff7e4])) [0 in.nvIndex+0 S4 A32])
        (reg:SI 180 [ D.5455 ])) nvextend.c:219 -1
     (nil))
(code_label 563 562 564 78 43 "" [1 uses])
(note 564 563 565 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 565 564 566 78 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:222 -1
     (nil))
(jump_insn 566 565 567 78 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 573)
            (pc))) nvextend.c:222 -1
     (nil)
 -> 573)
(note 567 566 568 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 568 567 569 79 (parallel [
            (set (reg:DI 264)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2136 [0xfffffffffffff7a8])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:223 -1
     (nil))
(insn 569 568 570 79 (set (reg:DI 5 di)
        (reg:DI 264)) nvextend.c:223 -1
     (nil))
(call_insn 570 569 571 79 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Create") [flags 0x41]  <function_decl 0x7fd001281ca8 TSS_Create>) [0 TSS_Create S1 A8])
            (const_int 0 [0]))) nvextend.c:223 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 571 570 572 79 (set (reg:SI 265)
        (reg:SI 0 ax)) nvextend.c:223 -1
     (nil))
(insn 572 571 573 79 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (reg:SI 265)) nvextend.c:223 -1
     (nil))
(code_label 573 572 574 80 44 "" [1 uses])
(note 574 573 575 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 575 574 576 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:226 -1
     (nil))
(jump_insn 576 575 577 80 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 609)
            (pc))) nvextend.c:226 -1
     (nil)
 -> 609)
(note 577 576 578 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 578 577 579 81 (set (reg:SI 181 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2152 [0xfffffffffffff798])) [0 sessionAttributes2+0 S4 A64])) nvextend.c:227 -1
     (nil))
(insn 579 578 580 81 (set (reg:SI 182 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2156 [0xfffffffffffff794])) [0 sessionHandle2+0 S4 A32])) nvextend.c:227 -1
     (nil))
(insn 580 579 581 81 (set (reg:SI 183 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2160 [0xfffffffffffff790])) [0 sessionAttributes1+0 S4 A64])) nvextend.c:227 -1
     (nil))
(insn 581 580 582 81 (set (reg:SI 184 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2164 [0xfffffffffffff78c])) [0 sessionHandle1+0 S4 A32])) nvextend.c:227 -1
     (nil))
(insn 582 581 583 81 (set (reg:SI 185 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2168 [0xfffffffffffff788])) [0 sessionAttributes0+0 S4 A64])) nvextend.c:227 -1
     (nil))
(insn 583 582 584 81 (set (reg:SI 186 [ D.5455 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2172 [0xfffffffffffff784])) [0 sessionHandle0+0 S4 A32])) nvextend.c:227 -1
     (nil))
(insn 584 583 585 81 (set (reg/f:DI 187 [ D.5456 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2136 [0xfffffffffffff7a8])) [0 tssContext+0 S8 A64])) nvextend.c:227 -1
     (nil))
(insn 585 584 586 81 (parallel [
            (set (reg:DI 266)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2080 [0xfffffffffffff7e0])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:227 -1
     (nil))
(insn 586 585 587 81 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 587 586 588 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (const_int 0 [0])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 588 587 589 81 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (const_int 0 [0])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 589 588 590 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (const_int 1073741831 [0x40000007])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 590 589 591 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 181 [ D.5455 ])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 591 590 592 81 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (const_int 0 [0])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 592 591 593 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 182 [ D.5455 ])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 56 [0x38])
        (nil)))
(insn 593 592 594 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 183 [ D.5455 ])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
        (nil)))
(insn 594 593 595 81 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (const_int 0 [0])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 72 [0x48])
        (nil)))
(insn 595 594 596 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 184 [ D.5455 ])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 80 [0x50])
        (nil)))
(insn 596 595 597 81 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 185 [ D.5455 ])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 88 [0x58])
        (nil)))
(insn 597 596 598 81 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2088 [0xfffffffffffff7d8])) [0 nvPassword+0 S8 A64])) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 96 [0x60])
        (nil)))
(insn 598 597 599 81 (set (reg:SI 38 r9)
        (reg:SI 186 [ D.5455 ])) nvextend.c:227 -1
     (nil))
(insn 599 598 600 81 (set (reg:SI 37 r8)
        (const_int 310 [0x136])) nvextend.c:227 -1
     (nil))
(insn 600 599 601 81 (set (reg:DI 2 cx)
        (const_int 0 [0])) nvextend.c:227 -1
     (nil))
(insn 601 600 602 81 (set (reg:DI 1 dx)
        (reg:DI 266)) nvextend.c:227 -1
     (nil))
(insn 602 601 603 81 (set (reg:DI 4 si)
        (const_int 0 [0])) nvextend.c:227 -1
     (nil))
(insn 603 602 604 81 (set (reg:DI 5 di)
        (reg/f:DI 187 [ D.5456 ])) nvextend.c:227 -1
     (nil))
(insn 604 603 605 81 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:227 -1
     (nil))
(call_insn 605 604 606 81 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Execute") [flags 0x41]  <function_decl 0x7fd001281e58 TSS_Execute>) [0 TSS_Execute S1 A8])
            (const_int 96 [0x60]))) nvextend.c:227 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (expr_list:SI (use (reg:SI 38 r9))
                                (nil)))))))))
(insn 606 605 607 81 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 96 [0x60])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:227 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 607 606 608 81 (set (reg:SI 267)
        (reg:SI 0 ax)) nvextend.c:227 -1
     (nil))
(insn 608 607 609 81 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (reg:SI 267)) nvextend.c:227 -1
     (nil))
(code_label 609 608 610 82 45 "" [1 uses])
(note 610 609 611 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 611 610 612 82 (set (reg/f:DI 188 [ D.5456 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2136 [0xfffffffffffff7a8])) [0 tssContext+0 S8 A64])) nvextend.c:238 -1
     (nil))
(insn 612 611 613 82 (set (reg:DI 5 di)
        (reg/f:DI 188 [ D.5456 ])) nvextend.c:238 -1
     (nil))
(call_insn 613 612 614 82 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Delete") [flags 0x41]  <function_decl 0x7fd001281d80 TSS_Delete>) [0 TSS_Delete S1 A8])
            (const_int 0 [0]))) nvextend.c:238 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 614 613 615 82 (set (reg:SI 268)
        (reg:SI 0 ax)) nvextend.c:238 -1
     (nil))
(insn 615 614 616 82 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2140 [0xfffffffffffff7a4])) [0 rc1+0 S4 A32])
        (reg:SI 268)) nvextend.c:238 -1
     (nil))
(insn 616 615 617 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:239 -1
     (nil))
(jump_insn 617 616 618 82 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 621)
            (pc))) nvextend.c:239 -1
     (nil)
 -> 621)
(note 618 617 619 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 619 618 620 83 (set (reg:SI 269)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2140 [0xfffffffffffff7a4])) [0 rc1+0 S4 A32])) nvextend.c:240 -1
     (nil))
(insn 620 619 621 83 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (reg:SI 269)) nvextend.c:240 -1
     (nil))
(code_label 621 620 622 84 46 "" [1 uses])
(note 622 621 623 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 623 622 624 84 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) nvextend.c:243 -1
     (nil))
(jump_insn 624 623 625 84 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 636)
            (pc))) nvextend.c:243 -1
     (nil)
 -> 636)
(note 625 624 626 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 626 625 627 85 (set (reg:SI 189 [ D.5454 ])
        (mem/c:SI (symbol_ref:DI ("verbose") [flags 0x2]  <var_decl 0x7fd0010e5090 verbose>) [0 verbose+0 S4 A32])) nvextend.c:244 -1
     (nil))
(insn 627 626 628 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 189 [ D.5454 ])
            (const_int 0 [0]))) nvextend.c:244 -1
     (nil))
(jump_insn 628 627 629 85 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 662)
            (pc))) nvextend.c:244 612 {*jcc_1}
     (nil)
 -> 662)
(note 629 628 630 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 630 629 631 86 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7fd000ee0a20 *.LC26>)) nvextend.c:244 -1
     (nil))
(call_insn 631 630 634 86 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:244 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 634 631 635 86 (set (pc)
        (label_ref 662)) -1
     (nil)
 -> 662)
(barrier 635 634 636)
(code_label 636 635 637 88 47 "" [1 uses])
(note 637 636 638 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 638 637 639 88 (set (reg:SI 270)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])) nvextend.c:250 -1
     (nil))
(insn 639 638 640 88 (set (reg:SI 4 si)
        (reg:SI 270)) nvextend.c:250 -1
     (nil))
(insn 640 639 641 88 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd000ee0ab0 *.LC27>)) nvextend.c:250 -1
     (nil))
(insn 641 640 642 88 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:250 -1
     (nil))
(call_insn 642 641 643 88 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd001323ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) nvextend.c:250 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 643 642 644 88 (set (reg:SI 271)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])) nvextend.c:251 -1
     (nil))
(insn 644 643 645 88 (parallel [
            (set (reg:DI 272)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2112 [0xfffffffffffff7c0])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:251 -1
     (nil))
(insn 645 644 646 88 (parallel [
            (set (reg:DI 273)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2120 [0xfffffffffffff7b8])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:251 -1
     (nil))
(insn 646 645 647 88 (parallel [
            (set (reg:DI 274)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -2128 [0xfffffffffffff7b0])))
            (clobber (reg:CC 17 flags))
        ]) nvextend.c:251 -1
     (nil))
(insn 647 646 648 88 (set (reg:SI 2 cx)
        (reg:SI 271)) nvextend.c:251 -1
     (nil))
(insn 648 647 649 88 (set (reg:DI 1 dx)
        (reg:DI 272)) nvextend.c:251 -1
     (nil))
(insn 649 648 650 88 (set (reg:DI 4 si)
        (reg:DI 273)) nvextend.c:251 -1
     (nil))
(insn 650 649 651 88 (set (reg:DI 5 di)
        (reg:DI 274)) nvextend.c:251 -1
     (nil))
(call_insn 651 650 652 88 (call (mem:QI (symbol_ref:DI ("TSS_ResponseCode_toString") [flags 0x41]  <function_decl 0x7fd001289e58 TSS_ResponseCode_toString>) [0 TSS_ResponseCode_toString S1 A8])
        (const_int 0 [0])) nvextend.c:251 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 652 651 653 88 (set (reg/f:DI 190 [ D.5457 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2112 [0xfffffffffffff7c0])) [0 num+0 S8 A64])) nvextend.c:252 -1
     (nil))
(insn 653 652 654 88 (set (reg/f:DI 191 [ D.5457 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2120 [0xfffffffffffff7b8])) [0 submsg+0 S8 A64])) nvextend.c:252 -1
     (nil))
(insn 654 653 655 88 (set (reg/f:DI 192 [ D.5457 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2128 [0xfffffffffffff7b0])) [0 msg+0 S8 A64])) nvextend.c:252 -1
     (nil))
(insn 655 654 656 88 (set (reg:DI 2 cx)
        (reg/f:DI 190 [ D.5457 ])) nvextend.c:252 -1
     (nil))
(insn 656 655 657 88 (set (reg:DI 1 dx)
        (reg/f:DI 191 [ D.5457 ])) nvextend.c:252 -1
     (nil))
(insn 657 656 658 88 (set (reg:DI 4 si)
        (reg/f:DI 192 [ D.5457 ])) nvextend.c:252 -1
     (nil))
(insn 658 657 659 88 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC28") [flags 0x2]  <var_decl 0x7fd000ee0b40 *.LC28>)) nvextend.c:252 -1
     (nil))
(insn 659 658 660 88 (set (reg:QI 0 ax)
        (const_int 0 [0])) nvextend.c:252 -1
     (nil))
(call_insn 660 659 661 88 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd001323ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) nvextend.c:252 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 661 660 662 88 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])
        (const_int 1 [0x1])) nvextend.c:253 -1
     (nil))
(code_label 662 661 663 89 49 "" [2 uses])
(note 663 662 664 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 664 663 667 89 (set (reg:SI 193 [ D.5454 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -2148 [0xfffffffffffff79c])) [0 rc+0 S4 A32])) nvextend.c:255 -1
     (nil))
(insn 667 664 671 89 (set (reg:SI 194 [ <retval> ])
        (reg:SI 193 [ D.5454 ])) -1
     (nil))
(insn 671 667 672 89 (set (reg/i:SI 0 ax)
        (reg:SI 194 [ <retval> ])) nvextend.c:256 -1
     (nil))
(insn 672 671 673 89 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.5458+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) nvextend.c:256 -1
     (nil))
(jump_insn 673 672 679 89 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 676)
            (pc))) nvextend.c:256 -1
     (nil)
 -> 676)
(note 679 673 674 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(call_insn 674 679 675 92 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd001292510 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) nvextend.c:256 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 675 674 676)
(code_label 676 675 680 93 51 "" [1 uses])
(note 680 676 677 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 677 680 0 93 (use (reg/i:SI 0 ax)) nvextend.c:256 -1
     (nil))

;; Function printUsage (printUsage, funcdef_no=3, decl_uid=5213, cgraph_uid=3, symbol_order=4)


;; Generating RTL for gimple basic block 2
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) nvextend.c:260 -1
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fd001326000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) nvextend.c:260 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7fd000f04a20 *.LC29>)) nvextend.c:261 -1
     (nil))
(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:261 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) nvextend.c:262 -1
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fd001326000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) nvextend.c:262 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7fd000f04ab0 *.LC30>)) nvextend.c:263 -1
     (nil))
(call_insn 12 11 13 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:263 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 14 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) nvextend.c:264 -1
     (nil))
(call_insn 14 13 15 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fd001326000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) nvextend.c:264 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 15 14 16 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7fd000f04b40 *.LC31>)) nvextend.c:265 -1
     (nil))
(call_insn 16 15 17 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:265 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC32") [flags 0x2]  <var_decl 0x7fd000f04bd0 *.LC32>)) nvextend.c:266 -1
     (nil))
(call_insn 18 17 19 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:266 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC33") [flags 0x2]  <var_decl 0x7fd000f04c60 *.LC33>)) nvextend.c:267 -1
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:267 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 21 20 22 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC34") [flags 0x2]  <var_decl 0x7fd000f04cf0 *.LC34>)) nvextend.c:268 -1
     (nil))
(call_insn 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:268 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 23 22 24 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) nvextend.c:269 -1
     (nil))
(call_insn 24 23 25 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fd001326000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) nvextend.c:269 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC35") [flags 0x2]  <var_decl 0x7fd000f04d80 *.LC35>)) nvextend.c:270 -1
     (nil))
(call_insn 26 25 27 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:270 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 27 26 28 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC36") [flags 0x2]  <var_decl 0x7fd000f04e10 *.LC36>)) nvextend.c:271 -1
     (nil))
(call_insn 28 27 29 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:271 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 29 28 30 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC37") [flags 0x2]  <var_decl 0x7fd000f04ea0 *.LC37>)) nvextend.c:272 -1
     (nil))
(call_insn 30 29 31 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd001326360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) nvextend.c:272 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 31 30 32 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) nvextend.c:273 -1
     (nil))
(call_insn 32 31 33 2 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7fd001339000 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) nvextend.c:273 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(barrier 33 32 0)
