Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar  8 23:08:54 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.395        0.000                      0               123162        0.024        0.000                      0               123162       15.288        0.000                       0                 54440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 16.538}     33.076          30.233          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.395        0.000                      0               105749        0.024        0.000                      0               105749       15.288        0.000                       0                 54440  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.693        0.000                      0                17413        0.371        0.000                      0                17413  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 3.592ns (31.465%)  route 7.824ns (68.535%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19.231 - 16.538 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.359     3.653    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.152     3.805 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         1.264     5.069    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/nvdla_gated_clk
    SLICE_X32Y83         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.720     5.789 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/Q
                         net (fo=3, routed)           2.225     8.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size[5]
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__1/O[1]
                         net (fo=2, routed)           0.825     9.829    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat[10]
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.303    10.132 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.132    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.702 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0/CO[2]
                         net (fo=26, routed)          0.668    11.370    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat__6
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.313    11.683 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_4__0/O
                         net (fo=7, routed)           0.849    12.533    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo_rd_size[2]
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.657 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3__2/O
                         net (fo=6, routed)           0.561    13.217    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo2_rd_en__1
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.341 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3/O
                         net (fo=8, routed)           1.896    15.237    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.117    15.354 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/qd_i_2__20/O
                         net (fo=5, routed)           0.800    16.154    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_1
    SLICE_X27Y66         LUT6 (Prop_lut6_I5_O)        0.331    16.485 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__33/O
                         net (fo=1, routed)           0.000    16.485    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X27Y66         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.514    19.231    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X27Y66         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    19.346    
                         clock uncertainty           -0.497    18.848    
    SLICE_X27Y66         FDRE (Setup_fdre_C_D)        0.032    18.880    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 3.392ns (30.182%)  route 7.847ns (69.818%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 21.104 - 16.538 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.359     3.653    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.152     3.805 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         1.264     5.069    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/nvdla_gated_clk
    SLICE_X32Y83         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.720     5.789 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/Q
                         net (fo=3, routed)           2.225     8.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size[5]
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__1/O[1]
                         net (fo=2, routed)           0.825     9.829    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat[10]
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.303    10.132 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.132    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.702 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0/CO[2]
                         net (fo=26, routed)          1.019    11.721    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat__6
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.313    12.034 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_4/O
                         net (fo=3, routed)           0.999    13.034    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_4_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.158 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr[28]_i_8/O
                         net (fo=1, routed)           0.469    13.627    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr[28]_i_8_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.751 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr[28]_i_3/O
                         net (fo=2, routed)           1.571    15.322    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd_en26_out
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.446 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd_addr[28]_i_1/O
                         net (fo=57, routed)          0.738    16.184    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_2
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.308 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__32/O
                         net (fo=1, routed)           0.000    16.308    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X31Y76         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.053    19.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.122    19.893 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         1.212    21.104    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk
    SLICE_X31Y76         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.474    21.578    
                         clock uncertainty           -0.497    21.081    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.217    21.298    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.777ns  (logic 4.900ns (45.469%)  route 5.877ns (54.531%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 22.300 - 16.538 ) 
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.189     3.483    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT2 (Prop_lut2_I0_O)        0.152     3.635 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_rod_wr_prdy_i_5/O
                         net (fo=1, routed)           0.750     4.385    pynqz2_i/nv_nvdla_wrapper_0/inst_n_660
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.309     4.694 r  pynqz2_i/nv_nvdla_wrapper_0/skid_flop_rod_wr_prdy_reg_i_2/O
                         net (fo=2470, routed)        1.697     6.391    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/nvdla_gated_clk_0
    RAMB36_X2Y18         RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.845 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg/DOPADOP[0]
                         net (fo=9, routed)           2.521    11.366    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/dout[64]
    SLICE_X48Y124        LUT2 (Prop_lut2_I1_O)        0.124    11.490 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count[3]_i_3/O
                         net (fo=1, routed)           0.000    11.490    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count[3]_i_3_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.022 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.031    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[3]_i_2_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.145    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[7]_i_2_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.384 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.866    13.250    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[11][2]
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.302    13.552 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/is_last_beat_carry_i_1/O
                         net (fo=1, routed)           0.000    13.552    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack_n_384
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.953 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry/CO[3]
                         net (fo=1, routed)           0.000    13.953    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.110 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry__0/CO[1]
                         net (fo=22, routed)          1.044    15.154    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/CO[0]
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.329    15.483 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/wr_popping_i_1__1/O
                         net (fo=28, routed)          0.666    16.149    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/rd_popping
    SLICE_X54Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.273 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/cq2eg_count_p[4]_i_1/O
                         net (fo=7, routed)           0.771    17.044    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.168 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_1__30/O
                         net (fo=1, routed)           0.000    17.168    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X52Y122        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.917    19.634    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT2 (Prop_lut2_I0_O)        0.122    19.756 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_rod_wr_prdy_i_5/O
                         net (fo=1, routed)           0.657    20.412    pynqz2_i/nv_nvdla_wrapper_0/inst_n_660
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259    20.671 f  pynqz2_i/nv_nvdla_wrapper_0/skid_flop_rod_wr_prdy_reg_i_2/O
                         net (fo=2470, routed)        1.629    22.300    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk_0
    SLICE_X52Y122        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.575    22.875    
                         clock uncertainty           -0.497    22.378    
    SLICE_X52Y122        FDRE (Setup_fdre_C_D)        0.034    22.412    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 3.151ns (32.580%)  route 6.521ns (67.420%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 19.361 - 16.538 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.825     3.119    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X5Y30          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456     3.575 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          1.299     4.874    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X15Y31         LUT4 (Prop_lut4_I0_O)        0.124     4.998 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.998    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_75
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.530 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.530    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.752 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.812     6.564    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.863    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.396 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.592     8.145    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.332     8.477 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/i___108_i_4/O
                         net (fo=13, routed)          1.240     9.717    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     9.841 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___108_i_2/O
                         net (fo=5, routed)           1.067    10.908    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif_n_637
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    11.032 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/i___114/O
                         net (fo=56, routed)          0.695    11.727    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_2
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124    11.851 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_4/O
                         net (fo=3, routed)           0.816    12.667    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg_2
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124    12.791 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_i_1__4__0/O
                         net (fo=1, routed)           0.000    12.791    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid_enable
    SLICE_X1Y26          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.644    19.361    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/clk
    SLICE_X1Y26          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.230    19.591    
                         clock uncertainty           -0.497    19.094    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.034    19.128    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                         -12.791    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.495ns (17.013%)  route 7.293ns (82.987%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 22.313 - 16.538 ) 
    Source Clock Delay      (SCD):    6.732ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.135     3.429    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     3.579 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.871     4.450    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.303     4.753 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         1.979     6.732    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X104Y142       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDCE (Prop_fdce_C_Q)         0.518     7.250 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg/Q
                         net (fo=34, routed)          2.007     9.256    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req
    SLICE_X107Y103       LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_one_line_end_d1_i_5/O
                         net (fo=1, routed)           0.303     9.683    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_one_line_end_d1_i_5_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I5_O)        0.124     9.807 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_one_line_end_d1_i_3/O
                         net (fo=2, routed)           0.777    10.585    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_one_line_end_d1_i_3_n_0
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.149    10.734 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_one_line_end_d1_i_2/O
                         net (fo=4, routed)           1.320    12.054    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_pburst_cnt_reg[0]_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I1_O)        0.332    12.386 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_pburst_cnt[1]_i_2/O
                         net (fo=6, routed)           0.767    13.154    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/is_last_pburst
    SLICE_X109Y75        LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/qd_i_2__9/O
                         net (fo=19, routed)          2.118    15.395    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/sg2pack_img_prdy
    SLICE_X109Y133       LUT4 (Prop_lut4_I0_O)        0.124    15.519 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/qd_i_1__11/O
                         net (fo=1, routed)           0.000    15.519    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/clk_mgated_enable
    SLICE_X109Y133       FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.876    19.593    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.693 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__1/O
                         net (fo=1, routed)           0.677    20.369    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2676
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.460 f  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1980, routed)        1.853    22.313    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/nvdla_op_gated_clk_img
    SLICE_X109Y133       FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    22.428    
                         clock uncertainty           -0.497    21.931    
    SLICE_X109Y133       FDRE (Setup_fdre_C_D)        0.034    21.965    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.965    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.151ns (33.258%)  route 6.323ns (66.741%))
  Logic Levels:           11  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 19.361 - 16.538 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.825     3.119    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X5Y30          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456     3.575 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          1.299     4.874    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X15Y31         LUT4 (Prop_lut4_I0_O)        0.124     4.998 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.998    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_75
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.530 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.530    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.752 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.812     6.564    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.863    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.396 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.553 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.592     8.145    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.332     8.477 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/i___108_i_4/O
                         net (fo=13, routed)          1.240     9.717    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     9.841 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___108_i_2/O
                         net (fo=5, routed)           1.067    10.908    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif_n_637
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    11.032 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/i___114/O
                         net (fo=56, routed)          0.850    11.881    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_2
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124    12.005 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_2__5/O
                         net (fo=4, routed)           0.464    12.469    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/cq_wr_count_reg[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.124    12.593 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_1__5__0/O
                         net (fo=1, routed)           0.000    12.593    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X1Y26          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.644    19.361    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X1Y26          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.230    19.591    
                         clock uncertainty           -0.497    19.094    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.032    19.126    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 0.952ns (10.202%)  route 8.379ns (89.798%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 22.226 - 16.538 ) 
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.333     3.627    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.751 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4__0/O
                         net (fo=1, routed)           0.726     4.476    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2684
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.577 r  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2040, routed)        1.892     6.469    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/nvdla_gated_clk
    SLICE_X28Y140        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y140        FDCE (Prop_fdce_C_Q)         0.456     6.925 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[1]/Q
                         net (fo=80, routed)          3.728    10.654    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/beat_cnt_reg[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.778 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_dat_vld_i_2/O
                         net (fo=13, routed)          3.282    14.059    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pfifo_vld
    SLICE_X30Y140        LUT2 (Prop_lut2_I0_O)        0.124    14.183 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/beat_cnt[0]_i_1/O
                         net (fo=20, routed)          0.730    14.914    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/p_1_in
    SLICE_X29Y144        LUT6 (Prop_lut6_I1_O)        0.124    15.038 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_2__16/O
                         net (fo=9, routed)           0.639    15.677    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/rd_popping_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I4_O)        0.124    15.801 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__25/O
                         net (fo=1, routed)           0.000    15.801    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X33Y143        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.027    19.744    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.100    19.844 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4__0/O
                         net (fo=1, routed)           0.635    20.479    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2684
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.570 f  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2040, routed)        1.656    22.226    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk
    SLICE_X33Y143        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.677    22.903    
                         clock uncertainty           -0.497    22.406    
    SLICE_X33Y143        FDRE (Setup_fdre_C_D)        0.034    22.440    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         22.440    
                         arrival time                         -15.801    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pfifo_wr_prdy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 1.138ns (12.072%)  route 8.289ns (87.928%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.730ns = ( 22.268 - 16.538 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.333     3.627    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.751 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4__0/O
                         net (fo=1, routed)           0.726     4.476    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2684
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.577 r  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2040, routed)        1.650     6.227    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/nvdla_gated_clk
    SLICE_X36Y64         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pfifo_wr_prdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.518     6.745 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pfifo_wr_prdy_reg/Q
                         net (fo=4, routed)           1.321     8.066    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pfifo0_wr_prdy
    SLICE_X28Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.190 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/lat_rd_pvld_int_i_3/O
                         net (fo=1, routed)           0.279     8.469    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/lat_rd_pvld_int_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.593 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/lat_rd_pvld_int_i_2/O
                         net (fo=6, routed)           1.279     9.872    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_ecc_rd_prdy
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.996 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/cmd2dat_spt_count[2]_i_4/O
                         net (fo=27, routed)          4.860    14.857    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/E[0]
    SLICE_X26Y148        LUT3 (Prop_lut3_I0_O)        0.124    14.981 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/qd_i_3__6/O
                         net (fo=9, routed)           0.550    15.530    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/rd_popping_0
    SLICE_X26Y146        LUT6 (Prop_lut6_I5_O)        0.124    15.654 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__27/O
                         net (fo=1, routed)           0.000    15.654    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X26Y146        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.027    19.744    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.100    19.844 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4__0/O
                         net (fo=1, routed)           0.635    20.479    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2684
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.570 f  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2040, routed)        1.698    22.268    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk
    SLICE_X26Y146        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.560    22.827    
                         clock uncertainty           -0.497    22.330    
    SLICE_X26Y146        FDRE (Setup_fdre_C_D)        0.084    22.414    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         22.414    
                         arrival time                         -15.654    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 1.420ns (17.142%)  route 6.864ns (82.858%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 20.527 - 16.538 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.207     3.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X67Y88         LUT3 (Prop_lut3_I0_O)        0.152     3.653 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/rd_count[2]_i_3__0/O
                         net (fo=131, routed)         1.243     4.895    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram_ff0_reg[0]
    SLICE_X85Y98         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDCE (Prop_fdce_C_Q)         0.627     5.522 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_count_reg[1]/Q
                         net (fo=42, routed)          1.793     7.315    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/Q[1]
    SLICE_X61Y123        LUT3 (Prop_lut3_I1_O)        0.297     7.612 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_2/O
                         net (fo=9, routed)           1.888     9.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_2_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     9.625 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/qd_i_6__1/O
                         net (fo=1, routed)           0.580    10.205    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/pop_cnt[3]_i_7
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/qd_i_4__2/O
                         net (fo=4, routed)           1.414    11.743    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/flush_cycles_reg[0]
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.867 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/qd_i_3__2/O
                         net (fo=74, routed)          1.189    13.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_count_reg[1]_0[0]
    SLICE_X67Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.179 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/qd_i_1__17/O
                         net (fo=1, routed)           0.000    13.179    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/clk_mgate/p_clkgate/clk_mgated_enable
    SLICE_X67Y88         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.879    19.597    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X65Y85         LUT2 (Prop_lut2_I0_O)        0.100    19.697 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__12/O
                         net (fo=406, routed)         0.831    20.527    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/clk_mgate/p_clkgate/CLK
    SLICE_X67Y88         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    20.642    
                         clock uncertainty           -0.497    20.145    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.032    20.177    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         20.177    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.538ns  (clk_fpga_0 fall@16.538ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 1.014ns (14.287%)  route 6.083ns (85.713%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -1.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 19.287 - 16.538 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.432     3.726    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X14Y31         LUT2 (Prop_lut2_I1_O)        0.124     3.850 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_wr_busy_int_i_1/O
                         net (fo=273, routed)         0.770     4.620    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgated
    SLICE_X16Y29         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDCE (Prop_fdce_C_Q)         0.518     5.138 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0]/Q
                         net (fo=6, routed)           0.834     5.972    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_write/u_ig/u_arb/dfifo0_wr_count[0]
    SLICE_X18Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.096 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/i___42/O
                         net (fo=1, routed)           1.842     7.939    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/pipe_spt2cvt_cmd_pd_reg[0]
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.063 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/i___263_i_1/O
                         net (fo=10, routed)          2.992    11.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif_n_1003
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.179 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/i___265/O
                         net (fo=1, routed)           0.415    11.593    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/arb2spt_dat_valid
    SLICE_X15Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_i_1__3__1/O
                         net (fo=1, routed)           0.000    11.717    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X15Y29         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.538    16.538 f  
    PS7_X0Y0             PS7                          0.000    16.538 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.626    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.717 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.569    19.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X15Y29         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    19.401    
                         clock uncertainty           -0.497    18.904    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)        0.032    18.936    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  7.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.463ns (11.376%)  route 3.607ns (88.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.361ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.566     2.745    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/clk
    SLICE_X31Y35         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.367     3.112 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[3]/Q
                         net (fo=8, routed)           3.607     6.719    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[63]_0[43]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.096     6.815 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[43]_i_1__2/O
                         net (fo=1, routed)           0.000     6.815    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[43]_i_1__2_n_0
    SLICE_X36Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       2.359     3.653    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.152     3.805 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         2.556     6.361    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/nvdla_gated_clk
    SLICE_X36Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[43]/C
                         clock pessimism             -0.115     6.246    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.545     6.791    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[43]
  -------------------------------------------------------------------
                         required time                         -6.791    
                         arrival time                           6.815    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.247ns (10.729%)  route 2.055ns (89.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.591     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/clk
    SLICE_X18Y35         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[5]/Q
                         net (fo=8, routed)           2.055     3.130    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[63]_0[13]
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.099     3.229 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[13]_i_1__2/O
                         net (fo=1, routed)           0.000     3.229    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[13]_i_1__2_n_0
    SLICE_X15Y34         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.118     1.484    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.055     1.539 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         1.486     3.025    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/nvdla_gated_clk
    SLICE_X15Y34         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[13]/C
                         clock pessimism             -0.030     2.995    
    SLICE_X15Y34         FDRE (Hold_fdre_C_D)         0.185     3.180    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.338ns (19.743%)  route 1.374ns (80.257%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.639     0.975    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/clk
    SLICE_X34Y109        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.164     1.139 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[17]/Q
                         net (fo=4, routed)           0.757     1.896    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[30]_0[14]
    SLICE_X27Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.941 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/base_addr_surf[12]_i_3/O
                         net (fo=1, routed)           0.617     2.558    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/base_addr_surf[12]_i_3_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.687 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/base_addr_surf_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.687    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]_0[3]
    SLICE_X30Y107        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.118     1.484    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.055     1.539 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         0.917     2.456    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/nvdla_gated_clk
    SLICE_X30Y107        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]/C
                         clock pessimism             -0.030     2.425    
    SLICE_X30Y107        FDCE (Hold_fdce_C_D)         0.212     2.637    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.186ns (12.124%)  route 1.348ns (87.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.637     0.973    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/clk
    SLICE_X43Y109        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[1]/Q
                         net (fo=66, routed)          1.348     2.462    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[31]_0[0]
    SLICE_X41Y122        LUT5 (Prop_lut5_I1_O)        0.045     2.507 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.507    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_pipe_data[7]
    SLICE_X41Y122        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.194     1.560    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y121        LUT2 (Prop_lut2_I0_O)        0.056     1.616 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__2/O
                         net (fo=508, routed)         0.779     2.395    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/CLK
    SLICE_X41Y122        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/C
                         clock pessimism             -0.030     2.365    
    SLICE_X41Y122        FDRE (Hold_fdre_C_D)         0.092     2.457    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data7_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.397%)  route 0.393ns (73.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.796     1.132    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.043     1.175 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/slice_left[13]_i_6/O
                         net (fo=1, routed)           0.209     1.384    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2680
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.477 r  pynqz2_i/nv_nvdla_wrapper_0/slice_left_reg[13]_i_2__0/O
                         net (fo=2118, routed)        0.637     2.114    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/nvdla_op_gated_clk_2
    SLICE_X109Y55        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.141     2.255 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data7_reg[2]/Q
                         net (fo=1, routed)           0.393     2.648    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/sc2mac_dat_data7[2]
    SLICE_X105Y58        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data7_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.122     1.488    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_4/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_4/nvdla_core_clk_slcg_0/p_clkgate/in_rt_dat_pvld_d1_i_1/O
                         net (fo=308, routed)         1.037     2.580    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/CLK
    SLICE_X105Y58        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data7_d1_reg[2]/C
                         clock pessimism             -0.030     2.550    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.047     2.597    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data7_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d5_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d6_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.849%)  route 0.252ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.796     1.132    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.043     1.175 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/slice_left[13]_i_6/O
                         net (fo=1, routed)           0.209     1.384    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2680
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.477 r  pynqz2_i/nv_nvdla_wrapper_0/slice_left_reg[13]_i_2__0/O
                         net (fo=2118, routed)        0.611     2.088    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/nvdla_op_gated_clk_2
    SLICE_X101Y51        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDCE (Prop_fdce_C_Q)         0.141     2.229 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d5_reg[16]/Q
                         net (fo=1, routed)           0.252     2.481    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d5[16]
    SLICE_X101Y48        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.116     1.482    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.054     1.536 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/slice_left[13]_i_6/O
                         net (fo=1, routed)           0.233     1.769    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2680
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     1.882 r  pynqz2_i/nv_nvdla_wrapper_0/slice_left_reg[13]_i_2__0/O
                         net (fo=2118, routed)        0.882     2.764    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/nvdla_op_gated_clk_2
    SLICE_X101Y48        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d6_reg[16]/C
                         clock pessimism             -0.404     2.359    
    SLICE_X101Y48        FDCE (Hold_fdce_C_D)         0.070     2.429    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d6_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.293ns (26.951%)  route 0.794ns (73.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.797     1.133    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X68Y26         LUT2 (Prop_lut2_I0_O)        0.043     1.176 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_req_mc_in_prdy_i_2/O
                         net (fo=210, routed)         0.465     1.642    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/CLK
    SLICE_X56Y32         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.195     1.837 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[34]/Q
                         net (fo=4, routed)           0.794     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd[34]
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.098     2.729 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_mcif_rd_rsp_pd[34]_i_1__2/O
                         net (fo=1, routed)           0.000     2.729    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[64]_0[34]
    SLICE_X53Y36         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.116     1.482    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.538 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_3/O
                         net (fo=1, routed)           0.230     1.767    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2675
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.796 r  pynqz2_i/nv_nvdla_wrapper_0/pipe_skid_mc_dma_rd_req_vld_reg_i_2/O
                         net (fo=1470, routed)        0.818     2.614    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/nvdla_op_gated_clk_dc
    SLICE_X53Y36         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[34]/C
                         clock pessimism             -0.030     2.584    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.092     2.676    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_partial_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.922%)  route 0.301ns (68.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.824     1.160    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.205 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/i_sum_pd[34]_i_4/O
                         net (fo=1, routed)           0.285     1.490    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2685
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.516 r  pynqz2_i/nv_nvdla_wrapper_0/i_sum_pd_reg[34]_i_3/O
                         net (fo=848, routed)         0.689     2.205    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/CLK
    SLICE_X93Y141        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_partial_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_fdre_C_Q)         0.141     2.346 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_partial_data_reg[30]/Q
                         net (fo=1, routed)           0.301     2.647    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_pout_5_sum[30]
    SLICE_X94Y139        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.196     1.562    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X83Y125        LUT2 (Prop_lut2_I0_O)        0.056     1.618 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_ctrl_pd_d1[11]_i_1/O
                         net (fo=608, routed)         0.943     2.561    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/nvdla_op_gated_clk_2
    SLICE_X94Y139        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[200]/C
                         clock pessimism             -0.030     2.531    
    SLICE_X94Y139        FDRE (Hold_fdre_C_D)         0.063     2.594    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.141ns (6.646%)  route 1.980ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.587     0.923    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/clk
    SLICE_X31Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[3]/Q
                         net (fo=8, routed)           1.980     3.044    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[63]_0[35]
    SLICE_X37Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.118     1.484    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.055     1.539 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19/O
                         net (fo=705, routed)         1.344     2.883    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/nvdla_gated_clk
    SLICE_X37Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[35]/C
                         clock pessimism             -0.030     2.853    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.138     2.991    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/skid_flop_arb_out_pd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.812%)  route 0.202ns (49.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.551     0.887    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/clk
    SLICE_X50Y57         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/skid_flop_arb_out_pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/skid_flop_arb_out_pd_reg[3]/Q
                         net (fo=1, routed)           0.202     1.253    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_read/u_ig/u_arb/skid_flop_arb_out_pd[3]
    SLICE_X49Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.298 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/i___248/O
                         net (fo=1, routed)           0.000     1.298    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd_reg[35]_1[2]
    SLICE_X49Y57         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.823     1.189    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/clk
    SLICE_X49Y57         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     1.245    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.538 }
Period(ns):         33.076
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y18    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y16    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y21    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y18    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y19    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y20    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y20    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y17    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.076      30.132     RAMB36_X2Y2    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.076      30.132     RAMB36_X2Y2    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X18Y43   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y44   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y44   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y125  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y127  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X50Y127  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X109Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X109Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[0]/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X109Y11        FDCE (Recov_fdce_C_CLR)     -0.405    35.165    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X109Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X109Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[2]/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X109Y11        FDCE (Recov_fdce_C_CLR)     -0.405    35.165    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X109Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X109Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[6]/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X109Y11        FDCE (Recov_fdce_C_CLR)     -0.405    35.165    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_addr_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X109Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X109Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X109Y11        FDCE (Recov_fdce_C_CLR)     -0.405    35.165    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X109Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X109Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[1]/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X109Y11        FDCE (Recov_fdce_C_CLR)     -0.405    35.165    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X108Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X108Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d1_reg/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X108Y11        FDCE (Recov_fdce_C_CLR)     -0.361    35.209    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d1_reg
  -------------------------------------------------------------------
                         required time                         35.209    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X108Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X108Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d2_reg/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X108Y11        FDCE (Recov_fdce_C_CLR)     -0.361    35.209    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_data_rd1_en_d2_reg
  -------------------------------------------------------------------
                         required time                         35.209    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 0.580ns (2.859%)  route 19.706ns (97.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 35.952 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.294    23.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X108Y11        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.697    35.952    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X108Y11        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[3]/C
                         clock pessimism              0.115    36.067    
                         clock uncertainty           -0.497    35.570    
    SLICE_X108Y11        FDCE (Recov_fdce_C_CLR)     -0.361    35.209    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_wr_addr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         35.209    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_wr_addr_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.092ns  (logic 0.580ns (2.887%)  route 19.512ns (97.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.811 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.099    23.278    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X88Y17         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_wr_addr_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.555    35.811    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X88Y17         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_wr_addr_d2_reg[7]/C
                         clock pessimism              0.115    35.925    
                         clock uncertainty           -0.497    35.428    
    SLICE_X88Y17         FDCE (Recov_fdce_C_CLR)     -0.405    35.023    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_wr_addr_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         35.023    
                         arrival time                         -23.278    
  -------------------------------------------------------------------
                         slack                                 11.745    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_wr_addr_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.092ns  (logic 0.580ns (2.887%)  route 19.512ns (97.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.811 - 33.076 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.892     3.186    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.413     5.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.179 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)       18.099    23.278    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X88Y17         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_wr_addr_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.555    35.811    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X88Y17         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_wr_addr_d2_reg[5]/C
                         clock pessimism              0.115    35.925    
                         clock uncertainty           -0.497    35.428    
    SLICE_X88Y17         FDCE (Recov_fdce_C_CLR)     -0.405    35.023    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_wr_addr_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         35.023    
                         arrival time                         -23.278    
  -------------------------------------------------------------------
                         slack                                 11.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.186ns (8.554%)  route 1.988ns (91.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.455     3.169    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X104Y142       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.966     2.896    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X104Y142       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg/C
                         clock pessimism             -0.030     2.866    
    SLICE_X104Y142       FDCE (Remov_fdce_C_CLR)     -0.067     2.799    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.186ns (8.554%)  route 1.988ns (91.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.455     3.169    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X104Y142       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.966     2.896    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X104Y142       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_int_reg/C
                         clock pessimism             -0.030     2.866    
    SLICE_X104Y142       FDCE (Remov_fdce_C_CLR)     -0.067     2.799    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_int_reg
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.275%)  route 2.062ns (91.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.528     3.243    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X111Y141       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.995     2.925    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X111Y141       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[5]/C
                         clock pessimism             -0.030     2.895    
    SLICE_X111Y141       FDCE (Remov_fdce_C_CLR)     -0.092     2.803    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.275%)  route 2.062ns (91.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.528     3.243    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X111Y141       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.995     2.925    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X111Y141       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[6]/C
                         clock pessimism             -0.030     2.895    
    SLICE_X111Y141       FDCE (Remov_fdce_C_CLR)     -0.092     2.803    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.275%)  route 2.062ns (91.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.528     3.243    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X111Y141       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.995     2.925    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X111Y141       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[7]/C
                         clock pessimism             -0.030     2.895    
    SLICE_X111Y141       FDCE (Remov_fdce_C_CLR)     -0.092     2.803    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.186ns (8.001%)  route 2.139ns (91.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.605     3.320    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X113Y142       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.995     2.925    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X113Y142       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[0]/C
                         clock pessimism             -0.030     2.895    
    SLICE_X113Y142       FDCE (Remov_fdce_C_CLR)     -0.092     2.803    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.186ns (8.001%)  route 2.139ns (91.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.605     3.320    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X113Y142       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.995     2.925    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X113Y142       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[4]/C
                         clock pessimism             -0.030     2.895    
    SLICE_X113Y142       FDCE (Remov_fdce_C_CLR)     -0.092     2.803    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.186ns (7.735%)  route 2.219ns (92.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.685     3.400    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X108Y143       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.993     2.923    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X108Y143       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[0]/C
                         clock pessimism             -0.030     2.893    
    SLICE_X108Y143       FDCE (Remov_fdce_C_CLR)     -0.067     2.826    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.186ns (7.735%)  route 2.219ns (92.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.685     3.400    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X108Y143       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.993     2.923    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X108Y143       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[1]/C
                         clock pessimism             -0.030     2.893    
    SLICE_X108Y143       FDCE (Remov_fdce_C_CLR)     -0.067     2.826    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.186ns (7.735%)  route 2.219ns (92.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       0.659     0.995    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X29Y149        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.534     1.670    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.715 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=7282, routed)        1.685     3.400    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_busy_in_reg_0
    SLICE_X108Y143       FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30422, routed)       1.042     1.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.057     1.465 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O
                         net (fo=1, routed)           0.358     1.823    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2518
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.107     1.930 r  pynqz2_i/nv_nvdla_wrapper_0/rd_req_int_reg_i_2/O
                         net (fo=938, routed)         0.993     2.923    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated
    SLICE_X108Y143       FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[3]/C
                         clock pessimism             -0.030     2.893    
    SLICE_X108Y143       FDCE (Remov_fdce_C_CLR)     -0.067     2.826    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.574    





