version 3
C:/Users/DELL/Desktop/VHDL/ALU4/ALU.vhd
ALU
VHDL
VHDL
test2.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
Carry_in
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A
Carry_in
B
Carry_in
Carry_out
Carry_in
Op
Carry_in
Result
Carry_in
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Carry_out_DIFF
Result_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Carry_in
A
B
Op
Carry_out
Result
SIGNAL_ORDER_END
-X-X-X-

