Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Jun 12 14:14:06 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file combiner_top_control_sets_placed.rpt
| Design       : combiner_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    33 |
| Minimum Number of register sites lost to control set restrictions |    75 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             519 |          176 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           32 |
| Yes          | No                    | No                     |            6186 |         1802 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             339 |           98 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------+----------------+
| Clock Signal |                                                       Enable Signal                                                       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------+----------------+
|  ap_clk      | p_55_in                                                                                                                   | ap_rst                    |                2 |              5 |
|  ap_clk      | i1_reg_539044_out                                                                                                         | i1_reg_5390               |                2 |              5 |
|  ap_clk      | p_52_in                                                                                                                   | ap_rst                    |                1 |              5 |
|  ap_clk      | p_88_in                                                                                                                   | n_4_indvar_reg_515[5]_i_1 |                2 |              6 |
|  ap_clk      | exitcond5_reg_1179                                                                                                        |                           |                4 |              6 |
|  ap_clk      | exitcond8_reg_11420                                                                                                       |                           |                3 |              6 |
|  ap_clk      | n_4_indvar_next2_reg_1170[5]_i_1                                                                                          |                           |                2 |              6 |
|  ap_clk      | p_83_in                                                                                                                   | ap_reg_ppiten_pp2_it0     |                2 |              6 |
|  ap_clk      | we0123_out                                                                                                                |                           |                5 |              8 |
|  ap_clk      | exitcond7_fu_607_p2                                                                                                       | n_4_i_reg_480[8]_i_1      |                4 |              9 |
|  ap_clk      | tmp_22_reg_11980                                                                                                          |                           |                6 |              9 |
|  ap_clk      | p_52_in                                                                                                                   |                           |                5 |             13 |
|  ap_clk      | p_55_in                                                                                                                   |                           |                5 |             15 |
|  ap_clk      | ap_reg_ppiten_pp4_it1                                                                                                     | ap_rst                    |                4 |             16 |
|  ap_clk      | n_4_i5_reg_562[29]_i_1                                                                                                    | ap_reg_ppiten_pp4_it00    |                7 |             17 |
|  ap_clk      | tmp_10_reg_12790                                                                                                          |                           |                8 |             18 |
|  ap_clk      |                                                                                                                           | ap_rst                    |                9 |             18 |
|  ap_clk      | ap_reg_ppiten_pp5_it0                                                                                                     |                           |                8 |             30 |
|  ap_clk      | indvar1_reg_5850                                                                                                          | ap_reg_ppiten_pp5_it0     |                8 |             30 |
|  ap_clk      | distortion_out1data_reg0                                                                                                  | ap_rst                    |               12 |             32 |
|  ap_clk      | i5_reg_5622                                                                                                               |                           |               11 |             32 |
|  ap_clk      | n_4_indvar_reg_515[5]_i_1                                                                                                 |                           |                8 |             32 |
|  ap_clk      | n_4_total_distortion_1_reg_573[31]_i_1                                                                                    |                           |               11 |             32 |
|  ap_clk      | master_portA_rsp_read                                                                                                     |                           |               10 |             32 |
|  ap_clk      | centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/centre_buffer_count_address01                      |                           |                8 |             32 |
|  ap_clk      | n_4_ap_reg_ppstg_tmp_10_reg_1279_pp4_it18[9]_i_1                                                                          |                           |               11 |             33 |
|  ap_clk      |                                                                                                                           | ap_reg_ppiten_pp4_it00    |               23 |             47 |
|  ap_clk      | n_4_b2_reg_503[31]_i_2                                                                                                    | n_4_b2_reg_503[31]_i_1    |               13 |             59 |
|  ap_clk      | ap_reg_ppiten_pp2_it0                                                                                                     |                           |               19 |             64 |
|  ap_clk      | count_reg_12950                                                                                                           |                           |               18 |             64 |
|  ap_clk      | distortion_out1data_reg1                                                                                                  | ap_rst                    |               41 |            149 |
|  ap_clk      |                                                                                                                           |                           |              176 |            519 |
|  ap_clk      | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/O1 |                           |             1721 |           5955 |
+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------+----------------+


