$version Generated by VerilatedVcd $end
$date Wed Jan 18 19:49:14 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  8 & D [7:0] $end
  $var wire  8 ' Q [7:0] $end
  $var wire  1 # clk $end
  $var wire  1 $ inp $end
  $var wire  3 % sel [2:0] $end
  $scope module MultiFunctionShiftRegister_NegEdge_8Bit $end
   $var wire  8 & D [7:0] $end
   $var wire  8 ' Q [7:0] $end
   $var wire  1 # clk $end
   $var wire  1 $ inp $end
   $var wire  3 % sel [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
b000 %
b00000000 &
b00000000 '
#2
1#
#3
0#
b001 %
b10100101 &
b10100101 '
#4
1#
#5
0#
b010 %
b01010010 '
#6
1#
#7
0#
b011 %
b10100100 '
#8
1#
#9
0#
b100 %
b11010010 '
#10
1#
#11
0#
b101 %
b01101001 '
#12
1#
#13
0#
1$
b10110100 '
#14
1#
#15
0#
0$
b110 %
b01011010 '
#16
1#
#17
0#
b111 %
b10110100 '
#18
1#
#19
