Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 16:09:27 2023
| Host         : LAPTOP-S2JGJMUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_wrap_timing_summary_routed.rpt -pb Top_wrap_timing_summary_routed.pb -rpx Top_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_wrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       219         
HPDR-1     Warning           Port pin direction inconsistency                                  8           
HPDR-2     Warning           Port pin INOUT inconsistency                                      8           
TIMING-20  Warning           Non-clocked latch                                                 10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53899)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (571)
5. checking no_input_delay (14)
6. checking no_output_delay (46)
7. checking multiple_clock (1522)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53899)
----------------------------
 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[32]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[33]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[34]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[35]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[36]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[37]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[38]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[39]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[40]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[41]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[42]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[43]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[44]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[45]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[46]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[50]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[51]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[52]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[53]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[54]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[55]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[56]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/aquire_f.lock_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: divider_100Hz_clk/clk_out_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: divider_10Hz_clk/clk_out_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: divider_2Hz_clk/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: divider_7seg_disp_clk/clk_out_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[9]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[9]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (571)
--------------------------------------------------
 There are 571 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1522)
---------------------------------
 There are 1522 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.189        0.000                      0                 2308        0.032        0.000                      0                 2308        3.000        0.000                       0                  1528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_100MHz                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz    {0.000 5.000}        10.000          100.000         
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz         91.189        0.000                      0                 2308        0.149        0.000                      0                 2308       49.500        0.000                       0                  1524  
  clkfbout_clk_wiz_10MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz_1       91.193        0.000                      0                 2308        0.149        0.000                      0                 2308       49.500        0.000                       0                  1524  
  clkfbout_clk_wiz_10MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_10MHz_1  clk_out1_clk_wiz_10MHz         91.189        0.000                      0                 2308        0.032        0.000                      0                 2308  
clk_out1_clk_wiz_10MHz    clk_out1_clk_wiz_10MHz_1       91.189        0.000                      0                 2308        0.032        0.000                      0                 2308  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk_out1_clk_wiz_10MHz                              
(none)                    clk_out1_clk_wiz_10MHz_1                            
(none)                    clkfbout_clk_wiz_10MHz                              
(none)                    clkfbout_clk_wiz_10MHz_1                            
(none)                                              clk_out1_clk_wiz_10MHz    
(none)                                              clk_out1_clk_wiz_10MHz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       91.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.516ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.118    98.835    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.199    BTC_Debounce/speed_ctrl.count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.199    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.516    

Slack (MET) :             91.516ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.118    98.835    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.199    BTC_Debounce/speed_ctrl.count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.199    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.371ns (67.798%)  route 0.176ns (32.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.052 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.052    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.412ns (80.546%)  route 0.100ns (19.454%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y99         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/Q
                         net (fo=3, routed)           0.099    -0.352    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.049    -0.303 r  switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7/O
                         net (fo=1, routed)           0.000    -0.303    switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.184 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5/CO[3]
                         net (fo=1, routed)           0.001    -0.184    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.145    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.081 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5/CO[2]
                         net (fo=40, routed)          0.000    -0.081    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5_n_1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.327    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.091    -0.236    switch_debounce[5].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[0]
                         net (fo=1, routed)           0.000    -0.068    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_7
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.064    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_7
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.384ns (68.545%)  route 0.176ns (31.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.039 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.039    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    -0.057    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_5
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.053    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_5
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.315ns (57.629%)  route 0.232ns (42.371%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.232    -0.229    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.042    -0.187 r  switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11/O
                         net (fo=1, routed)           0.000    -0.187    switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132    -0.055 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9/CO[2]
                         net (fo=40, routed)          0.000    -0.055    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9_n_1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091    -0.232    switch_debounce[1].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 switch_debounce[4].SW_Debounce/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[4].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.503%)  route 0.155ns (45.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X35Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[4].SW_Debounce/trigger_reg/Q
                         net (fo=56, routed)          0.155    -0.305    switch_debounce[4].SW_Debounce/trigger
    SLICE_X38Y108        LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  switch_debounce[4].SW_Debounce/memory[36]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.260    switch_debounce[4].SW_Debounce/memory[36]_i_1__8_n_0
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.833    -0.840    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.121    -0.444    switch_debounce[4].SW_Debounce/memory_reg[36]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.785%)  route 0.176ns (30.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.016 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    -0.016    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_6
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y120    BTC_Debounce/memory_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  clkfbout_clk_wiz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.193ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.114    98.840    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.204    BTC_Debounce/speed_ctrl.count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.204    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.193    

Slack (MET) :             91.193ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.114    98.840    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.204    BTC_Debounce/speed_ctrl.count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.204    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.193    

Slack (MET) :             91.193ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.114    98.840    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.204    BTC_Debounce/speed_ctrl.count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.204    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.193    

Slack (MET) :             91.193ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.114    98.840    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.204    BTC_Debounce/speed_ctrl.count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.204    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.193    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.114    98.834    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.198    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.114    98.834    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.198    BTC_Debounce/speed_ctrl.count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.114    98.834    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.198    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.114    98.834    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.198    BTC_Debounce/speed_ctrl.count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.520ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.114    98.839    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.203    BTC_Debounce/speed_ctrl.count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.203    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.520    

Slack (MET) :             91.520ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.114    98.839    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.203    BTC_Debounce/speed_ctrl.count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.203    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.371ns (67.798%)  route 0.176ns (32.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.052 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.052    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.412ns (80.546%)  route 0.100ns (19.454%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y99         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/Q
                         net (fo=3, routed)           0.099    -0.352    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.049    -0.303 r  switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7/O
                         net (fo=1, routed)           0.000    -0.303    switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.184 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5/CO[3]
                         net (fo=1, routed)           0.001    -0.184    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.145    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.081 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5/CO[2]
                         net (fo=40, routed)          0.000    -0.081    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5_n_1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.327    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.091    -0.236    switch_debounce[5].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[0]
                         net (fo=1, routed)           0.000    -0.068    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_7
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.064    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_7
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.384ns (68.545%)  route 0.176ns (31.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.039 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.039    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    -0.057    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_5
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.053    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_5
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.315ns (57.629%)  route 0.232ns (42.371%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.232    -0.229    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.042    -0.187 r  switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11/O
                         net (fo=1, routed)           0.000    -0.187    switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132    -0.055 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9/CO[2]
                         net (fo=40, routed)          0.000    -0.055    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9_n_1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091    -0.232    switch_debounce[1].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 switch_debounce[4].SW_Debounce/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[4].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.503%)  route 0.155ns (45.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X35Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[4].SW_Debounce/trigger_reg/Q
                         net (fo=56, routed)          0.155    -0.305    switch_debounce[4].SW_Debounce/trigger
    SLICE_X38Y108        LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  switch_debounce[4].SW_Debounce/memory[36]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.260    switch_debounce[4].SW_Debounce/memory[36]_i_1__8_n_0
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.833    -0.840    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.121    -0.444    switch_debounce[4].SW_Debounce/memory_reg[36]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.785%)  route 0.176ns (30.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.016 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    -0.016    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_6
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y117    BTC_Debounce/index_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y120    BTC_Debounce/memory_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y117    BTC_Debounce/index_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  clkfbout_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       91.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.516ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.118    98.835    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.199    BTC_Debounce/speed_ctrl.count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.199    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.516    

Slack (MET) :             91.516ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.118    98.835    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.199    BTC_Debounce/speed_ctrl.count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.199    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.371ns (67.798%)  route 0.176ns (32.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.052 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.052    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.412ns (80.546%)  route 0.100ns (19.454%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y99         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/Q
                         net (fo=3, routed)           0.099    -0.352    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.049    -0.303 r  switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7/O
                         net (fo=1, routed)           0.000    -0.303    switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.184 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5/CO[3]
                         net (fo=1, routed)           0.001    -0.184    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.145    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.081 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5/CO[2]
                         net (fo=40, routed)          0.000    -0.081    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5_n_1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.118    -0.210    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.091    -0.119    switch_debounce[5].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[0]
                         net (fo=1, routed)           0.000    -0.068    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_7
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.107    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.064    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_7
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.118    -0.210    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.105    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.384ns (68.545%)  route 0.176ns (31.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.039 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.039    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    -0.057    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_5
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.107    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.053    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_5
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.118    -0.210    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.105    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.315ns (57.629%)  route 0.232ns (42.371%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.232    -0.229    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.042    -0.187 r  switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11/O
                         net (fo=1, routed)           0.000    -0.187    switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132    -0.055 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9/CO[2]
                         net (fo=40, routed)          0.000    -0.055    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9_n_1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.118    -0.206    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091    -0.115    switch_debounce[1].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 switch_debounce[4].SW_Debounce/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[4].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.503%)  route 0.155ns (45.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X35Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[4].SW_Debounce/trigger_reg/Q
                         net (fo=56, routed)          0.155    -0.305    switch_debounce[4].SW_Debounce/trigger
    SLICE_X38Y108        LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  switch_debounce[4].SW_Debounce/memory[36]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.260    switch_debounce[4].SW_Debounce/memory[36]_i_1__8_n_0
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.833    -0.840    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.118    -0.448    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.121    -0.327    switch_debounce[4].SW_Debounce/memory_reg[36]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.785%)  route 0.176ns (30.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.016 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    -0.016    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_6
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[0]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[1]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[2]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.189ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.163ns (27.334%)  route 5.750ns (72.666%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          1.163     7.011    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.494    98.473    BTC_Debounce/clk_out1
    SLICE_X44Y113        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[3]/C
                         clock pessimism              0.480    98.954    
                         clock uncertainty           -0.118    98.836    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.636    98.200    BTC_Debounce/speed_ctrl.count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 91.189    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[29]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.379ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.163ns (28.027%)  route 5.555ns (71.973%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.967     6.815    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.488    98.467    BTC_Debounce/clk_out1
    SLICE_X44Y120        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[31]/C
                         clock pessimism              0.480    98.948    
                         clock uncertainty           -0.118    98.830    
    SLICE_X44Y120        FDRE (Setup_fdre_C_R)       -0.636    98.194    BTC_Debounce/speed_ctrl.count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.194    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 91.379    

Slack (MET) :             91.516ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[10]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.118    98.835    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.199    BTC_Debounce/speed_ctrl.count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.199    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.516    

Slack (MET) :             91.516ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.163ns (28.514%)  route 5.423ns (71.486%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.761     5.490    BTC_Debounce/btn_deb_o
    SLICE_X46Y117        LUT2 (Prop_lut2_I1_O)        0.358     5.848 r  BTC_Debounce/speed_ctrl.count[0]_i_1/O
                         net (fo=32, routed)          0.835     6.683    BTC_Debounce/speed_ctrl.count[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    98.472    BTC_Debounce/clk_out1
    SLICE_X44Y115        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[11]/C
                         clock pessimism              0.480    98.953    
                         clock uncertainty           -0.118    98.835    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.636    98.199    BTC_Debounce/speed_ctrl.count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.199    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 91.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.371ns (67.798%)  route 0.176ns (32.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.052 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.052    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.412ns (80.546%)  route 0.100ns (19.454%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y99         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]/Q
                         net (fo=3, routed)           0.099    -0.352    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.049    -0.303 r  switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7/O
                         net (fo=1, routed)           0.000    -0.303    switch_debounce[5].SW_Debounce/speed_ctrl.count[0]_i_23__7_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.184 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5/CO[3]
                         net (fo=1, routed)           0.001    -0.184    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_11__5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.145    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_3__7_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.081 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5/CO[2]
                         net (fo=40, routed)          0.000    -0.081    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[0]_i_1__5_n_1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X33Y101        FDRE                                         r  switch_debounce[5].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.118    -0.210    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.091    -0.119    switch_debounce[5].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[0]
                         net (fo=1, routed)           0.000    -0.068    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_7
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.107    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.064    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_7
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.118    -0.210    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.105    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.384ns (68.545%)  route 0.176ns (31.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.039 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.039    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.569    -0.595    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y98         FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]/Q
                         net (fo=3, routed)           0.133    -0.321    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[18]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.161 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    -0.161    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[16]_i_1__11_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001    -0.122    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[20]_i_1__11_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    -0.057    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[24]_i_1__11_n_5
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.835    -0.838    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.107    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.572    -0.592    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y98         FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.318    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.158 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.158    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[8]_i_1__7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.118    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[12]_i_1__7_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.053    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[16]_i_1__7_n_5
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.837    -0.836    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X32Y100        FDRE                                         r  switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.118    -0.210    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105    -0.105    switch_debounce[5].SW_Debounce/speed_ctrl.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[1].SW_Debounce/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.315ns (57.629%)  route 0.232ns (42.371%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X40Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.232    -0.229    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[27]
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.042    -0.187 r  switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11/O
                         net (fo=1, routed)           0.000    -0.187    switch_debounce[1].SW_Debounce/speed_ctrl.count[0]_i_6__11_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132    -0.055 r  switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9/CO[2]
                         net (fo=40, routed)          0.000    -0.055    switch_debounce[1].SW_Debounce/speed_ctrl.count_reg[0]_i_1__9_n_1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X41Y99         FDRE                                         r  switch_debounce[1].SW_Debounce/trigger_reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.118    -0.206    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091    -0.115    switch_debounce[1].SW_Debounce/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 switch_debounce[4].SW_Debounce/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[4].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.503%)  route 0.155ns (45.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.563    -0.601    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X35Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  switch_debounce[4].SW_Debounce/trigger_reg/Q
                         net (fo=56, routed)          0.155    -0.305    switch_debounce[4].SW_Debounce/trigger
    SLICE_X38Y108        LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  switch_debounce[4].SW_Debounce/memory[36]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.260    switch_debounce[4].SW_Debounce/memory[36]_i_1__8_n_0
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.833    -0.840    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X38Y108        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[36]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.118    -0.448    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.121    -0.327    switch_debounce[4].SW_Debounce/memory_reg[36]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.785%)  route 0.176ns (30.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.565    -0.599    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y99         FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]/Q
                         net (fo=3, routed)           0.176    -0.260    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[23]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.106 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.105    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[20]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.016 r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    -0.016    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[24]_i_1__6_n_6
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.828    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[6].SW_Debounce/speed_ctrl.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.068    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           422 Endpoints
Min Delay           422 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.686ns  (logic 6.271ns (45.820%)  route 7.415ns (54.180%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.140     3.594    Top_inst/Kontroler_0/Bus_mem[7]
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     3.718 f  Top_inst/Kontroler_0/BUS_o[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.612     4.330    Top_inst/Kontroler_0/BUS_o[7]_INST_0_i_2_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  Top_inst/Kontroler_0/BUS_o[7]_INST_0_i_1/O
                         net (fo=22, routed)          5.663    10.117    LEDs_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.686 r  LEDs_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.686    LEDs[15]
    V11                                                               r  LEDs[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.033ns  (logic 6.256ns (48.001%)  route 6.777ns (51.999%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.621     4.075    Top_inst/Kontroler_0/Bus_mem[5]
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.124     4.199 f  Top_inst/Kontroler_0/BUS_o[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     4.462    Top_inst/Kontroler_0/BUS_o[5]_INST_0_i_2_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  Top_inst/Kontroler_0/BUS_o[5]_INST_0_i_1/O
                         net (fo=27, routed)          4.894     9.479    LEDs_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.033 r  LEDs_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.033    LEDs[13]
    V14                                                               r  LEDs[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.768ns  (logic 6.254ns (48.986%)  route 6.513ns (51.014%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.575     4.029    Top_inst/Kontroler_0/Bus_mem[2]
    SLICE_X31Y113        LUT5 (Prop_lut5_I1_O)        0.124     4.153 f  Top_inst/Kontroler_0/BUS_o[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     4.416    Top_inst/Kontroler_0/BUS_o[2]_INST_0_i_2_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124     4.540 r  Top_inst/Kontroler_0/BUS_o[2]_INST_0_i_1/O
                         net (fo=27, routed)          4.675     9.215    LEDs_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.768 r  LEDs_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.768    LEDs[10]
    U14                                                               r  LEDs[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.689ns  (logic 6.233ns (49.122%)  route 6.456ns (50.878%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.816     4.270    Top_inst/Kontroler_0/Bus_mem[3]
    SLICE_X34Y114        LUT6 (Prop_lut6_I5_O)        0.124     4.394 r  Top_inst/Kontroler_0/BUS_o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.301     4.695    Top_inst/Kontroler_0/BUS_o[3]_INST_0_i_1_n_0
    SLICE_X35Y113        LUT6 (Prop_lut6_I5_O)        0.124     4.819 r  Top_inst/Kontroler_0/BUS_o[3]_INST_0/O
                         net (fo=25, routed)          4.339     9.158    LEDs_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.689 r  LEDs_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.689    LEDs[11]
    T16                                                               r  LEDs[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.644ns  (logic 6.256ns (49.480%)  route 6.388ns (50.520%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.566     4.020    Top_inst/Kontroler_0/Bus_mem[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.124     4.144 f  Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.752     4.897    Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_2_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124     5.021 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1/O
                         net (fo=22, routed)          4.069     9.090    LEDs_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.644 r  LEDs_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.644    LEDs[9]
    T15                                                               r  LEDs[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.526ns  (logic 6.272ns (50.076%)  route 6.253ns (49.924%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.258     3.712    Top_inst/Kontroler_0/Bus_mem[6]
    SLICE_X30Y114        LUT5 (Prop_lut5_I1_O)        0.124     3.836 f  Top_inst/Kontroler_0/BUS_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.656     4.492    Top_inst/Kontroler_0/BUS_o[6]_INST_0_i_2_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124     4.616 r  Top_inst/Kontroler_0/BUS_o[6]_INST_0_i_1/O
                         net (fo=25, routed)          4.340     8.955    LEDs_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.526 r  LEDs_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.526    LEDs[14]
    V12                                                               r  LEDs[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.384ns  (logic 6.254ns (50.498%)  route 6.130ns (49.502%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           1.385     3.839    Top_inst/Kontroler_0/Bus_mem[4]
    SLICE_X32Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.963 f  Top_inst/Kontroler_0/BUS_o[4]_INST_0_i_2/O
                         net (fo=2, routed)           0.582     4.545    Top_inst/Kontroler_0/BUS_o[4]_INST_0_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  Top_inst/Kontroler_0/BUS_o[4]_INST_0_i_1/O
                         net (fo=21, routed)          4.163     8.832    LEDs_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.384 r  LEDs_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.384    LEDs[12]
    V15                                                               r  LEDs[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 6.250ns (54.561%)  route 5.205ns (45.439%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           1.141     3.595    Top_inst/Kontroler_0/Bus_mem[0]
    SLICE_X30Y112        LUT6 (Prop_lut6_I4_O)        0.124     3.719 f  Top_inst/Kontroler_0/BUS_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.591     4.310    Top_inst/Kontroler_0/BUS_o[0]_INST_0_i_2_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124     4.434 r  Top_inst/Kontroler_0/BUS_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          3.473     7.907    LEDs_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.454 r  LEDs_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.454    LEDs[8]
    V16                                                               r  LEDs[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_sys_inst/counter_inst/memory/storage_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.079ns  (logic 4.489ns (40.522%)  route 6.590ns (59.478%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE                         0.000     0.000 r  seg7_sys_inst/counter_inst/memory/storage_reg[2]/C
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_sys_inst/counter_inst/memory/storage_reg[2]/Q
                         net (fo=19, routed)          1.153     1.609    seg7_sys_inst/counter_inst/memory/storage[2]
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     1.733 r  seg7_sys_inst/counter_inst/memory/CA_INST_0_i_3/O
                         net (fo=7, routed)           1.202     2.934    seg7_sys_inst/counter_inst/memory/Decode_7seg_inst/chosen__14[1]
    SLICE_X14Y113        LUT5 (Prop_lut5_I1_O)        0.150     3.084 r  seg7_sys_inst/counter_inst/memory/CB_INST_0/O
                         net (fo=1, routed)           4.235     7.320    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.759    11.079 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    11.079    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_sys_inst/counter_inst/memory/storage_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.865ns  (logic 4.281ns (39.403%)  route 6.584ns (60.597%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE                         0.000     0.000 r  seg7_sys_inst/counter_inst/memory/storage_reg[2]/C
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_sys_inst/counter_inst/memory/storage_reg[2]/Q
                         net (fo=19, routed)          1.153     1.609    seg7_sys_inst/counter_inst/memory/storage[2]
    SLICE_X34Y115        LUT5 (Prop_lut5_I0_O)        0.124     1.733 r  seg7_sys_inst/counter_inst/memory/CA_INST_0_i_3/O
                         net (fo=7, routed)           1.202     2.934    seg7_sys_inst/counter_inst/memory/Decode_7seg_inst/chosen__14[1]
    SLICE_X14Y113        LUT5 (Prop_lut5_I3_O)        0.124     3.058 r  seg7_sys_inst/counter_inst/memory/CA_INST_0/O
                         net (fo=1, routed)           4.229     7.288    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.865 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    10.865    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[0]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[0]/C
    SLICE_X29Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Top_inst/IO_logic_0/write_read_reg[0]/Q
                         net (fo=4, routed)           0.069     0.210    Top_inst/Kontroler_0/IO_ports[7]_INST_0_i_1_0[0]
    SLICE_X28Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.255 r  Top_inst/Kontroler_0/IO_ports[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.255    Top_inst/Kontroler_0_n_92
    SLICE_X28Y117        FDRE                                         r  Top_inst/IO_ports[0]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.146ns (53.610%)  route 0.126ns (46.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=14, routed)          0.126     0.272    Top_inst/Register_inst/E[0]
    SLICE_X40Y115        FDRE                                         r  Top_inst/Register_inst/storage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[1]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[1]/C
    SLICE_X31Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Top_inst/IO_logic_0/write_read_reg[1]/Q
                         net (fo=4, routed)           0.088     0.229    Top_inst/Kontroler_0/IO_ports[7]_INST_0_i_1_0[1]
    SLICE_X30Y118        LUT5 (Prop_lut5_I4_O)        0.045     0.274 r  Top_inst/Kontroler_0/IO_ports[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.274    Top_inst/Kontroler_0_n_91
    SLICE_X30Y118        FDRE                                         r  Top_inst/IO_ports[1]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/enabled_pr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[3]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/enabled_pr_reg[3]/C
    SLICE_X28Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/enabled_pr_reg[3]/Q
                         net (fo=4, routed)           0.121     0.262    Top_inst/Kontroler_0/IO_ports[7]_INST_0_i_1[3]
    SLICE_X29Y118        LUT5 (Prop_lut5_I0_O)        0.045     0.307 r  Top_inst/Kontroler_0/IO_ports[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.307    Top_inst/Kontroler_0_n_89
    SLICE_X29Y118        FDRE                                         r  Top_inst/IO_ports[3]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE                         0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.075     0.223    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X8Y112         LUT2 (Prop_lut2_I0_O)        0.098     0.321 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     0.321    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0
    SLICE_X8Y112         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/ALU_proc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/ALU_inst/flags_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.963%)  route 0.179ns (55.037%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/ALU_proc_reg/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Top_inst/Kontroler_0/ALU_proc_reg/Q
                         net (fo=13, routed)          0.179     0.325    Top_inst/ALU_inst/E[0]
    SLICE_X34Y115        FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/ALU_proc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/ALU_inst/flags_reg[2]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.963%)  route 0.179ns (55.037%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/ALU_proc_reg/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Top_inst/Kontroler_0/ALU_proc_reg/Q
                         net (fo=13, routed)          0.179     0.325    Top_inst/ALU_inst/E[0]
    SLICE_X34Y115        FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/ALU_proc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/ALU_inst/result_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.963%)  route 0.179ns (55.037%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/ALU_proc_reg/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Top_inst/Kontroler_0/ALU_proc_reg/Q
                         net (fo=13, routed)          0.179     0.325    Top_inst/ALU_inst/E[0]
    SLICE_X34Y115        FDRE                                         r  Top_inst/ALU_inst/result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_logic_0/result_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.380%)  route 0.144ns (43.620%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[4]/C
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/write_read_reg[4]/Q
                         net (fo=4, routed)           0.144     0.285    Top_inst/Kontroler_0/IO_ports[7]_INST_0_i_1_0[4]
    SLICE_X29Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.330 r  Top_inst/Kontroler_0/result_val[4]_i_1/O
                         net (fo=1, routed)           0.000     0.330    Top_inst/IO_logic_0/result_val_reg[7]_0[4]
    SLICE_X29Y117        FDCE                                         r  Top_inst/IO_logic_0/result_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/counter_step/memory/storage_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/counter_step/memory/storage_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.981%)  route 0.146ns (44.019%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE                         0.000     0.000 r  Top_inst/counter_step/memory/storage_reg[0]/C
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Top_inst/counter_step/memory/storage_reg[0]/Q
                         net (fo=67, routed)          0.146     0.287    Top_inst/counter_step/memory/storage_reg[0]_1
    SLICE_X43Y113        LUT5 (Prop_lut5_I0_O)        0.045     0.332 r  Top_inst/counter_step/memory/storage[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    Top_inst/counter_step/memory/storage[0]_i_1_n_0
    SLICE_X43Y113        FDRE                                         r  Top_inst/counter_step/memory/storage_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_debounce[13].SW_Debounce/memory_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.775ns  (logic 5.723ns (44.799%)  route 7.052ns (55.201%))
  Logic Levels:           11  (BUFG=1 CARRY4=6 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.597    -0.943    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X58Y122        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y122        FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  switch_debounce[13].SW_Debounce/memory_reg[55]/Q
                         net (fo=2, routed)           0.987     0.562    switch_debounce[13].SW_Debounce/memory[55]
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     0.686 r  switch_debounce[13].SW_Debounce/Top_inst_i_347/O
                         net (fo=1, routed)           0.000     0.686    switch_debounce[13].SW_Debounce/Top_inst_i_347_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.084 r  switch_debounce[13].SW_Debounce/Top_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000     1.084    switch_debounce[13].SW_Debounce/Top_inst_i_328_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  switch_debounce[13].SW_Debounce/Top_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     1.198    switch_debounce[13].SW_Debounce/Top_inst_i_272_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  switch_debounce[13].SW_Debounce/Top_inst_i_207/CO[3]
                         net (fo=1, routed)           0.000     1.312    switch_debounce[13].SW_Debounce/Top_inst_i_207_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  switch_debounce[13].SW_Debounce/Top_inst_i_142/CO[3]
                         net (fo=1, routed)           0.009     1.435    switch_debounce[13].SW_Debounce/Top_inst_i_142_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  switch_debounce[13].SW_Debounce/Top_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000     1.549    switch_debounce[13].SW_Debounce/Top_inst_i_83_n_0
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  switch_debounce[13].SW_Debounce/Top_inst_i_32/CO[1]
                         net (fo=1, routed)           1.099     2.805    divider_10Hz_clk/CLK_pick[0]
    SLICE_X49Y126        LUT6 (Prop_lut6_I3_O)        0.329     3.134 r  divider_10Hz_clk/Top_inst_i_11/O
                         net (fo=1, routed)           1.362     4.495    divider_10Hz_clk/p_0_in
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.619 r  divider_10Hz_clk/Top_inst_i_1/O
                         net (fo=1, routed)           0.580     5.200    divider_10Hz_clk/clka
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.296 r  divider_10Hz_clk/clka_BUFG_inst/O
                         net (fo=207, routed)         3.015     8.311    RGB1_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.832 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.832    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/counter_step/memory/storage_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.421ns  (logic 2.258ns (30.427%)  route 5.163ns (69.573%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.207     4.936    Top_inst/counter_step/memory/Rst
    SLICE_X40Y116        LUT5 (Prop_lut5_I0_O)        0.329     5.265 f  Top_inst/counter_step/memory/storage[1]_i_2/O
                         net (fo=2, routed)           1.129     6.394    Top_inst/counter_step/memory/reset
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.518 r  Top_inst/counter_step/memory/storage[1]_i_1/O
                         net (fo=1, routed)           0.000     6.518    Top_inst/counter_step/memory/storage[1]_i_1_n_0
    SLICE_X43Y113        FDRE                                         r  Top_inst/counter_step/memory/storage_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Kontroler_0/target_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 1.805ns (25.130%)  route 5.378ns (74.870%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         4.551     6.280    Top_inst/Kontroler_0/Rst
    SLICE_X40Y118        FDSE                                         r  Top_inst/Kontroler_0/target_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/counter_step/memory/storage_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 2.258ns (32.072%)  route 4.782ns (67.928%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.207     4.936    Top_inst/counter_step/memory/Rst
    SLICE_X40Y116        LUT5 (Prop_lut5_I0_O)        0.329     5.265 f  Top_inst/counter_step/memory/storage[1]_i_2/O
                         net (fo=2, routed)           0.748     6.014    Top_inst/counter_step/memory/reset
    SLICE_X43Y113        LUT5 (Prop_lut5_I4_O)        0.124     6.138 r  Top_inst/counter_step/memory/storage[0]_i_1/O
                         net (fo=1, routed)           0.000     6.138    Top_inst/counter_step/memory/storage[0]_i_1_n_0
    SLICE_X43Y113        FDRE                                         r  Top_inst/counter_step/memory/storage_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 2.134ns (32.196%)  route 4.494ns (67.804%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.155     4.884    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    SLICE_X8Y112         LUT2 (Prop_lut2_I0_O)        0.329     5.213 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.512     5.725    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a
    RAMB18_X0Y44         RAMB18E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_inst/storage_reg[5]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.805ns (27.311%)  route 4.804ns (72.689%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.977     5.706    Top_inst/Register_inst/Rst
    SLICE_X8Y100         FDRE                                         r  Top_inst/Register_inst/storage_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_inst/storage_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.805ns (27.311%)  route 4.804ns (72.689%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.977     5.706    Top_inst/Register_inst/Rst
    SLICE_X8Y100         FDRE                                         r  Top_inst/Register_inst/storage_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_inst/storage_reg[7]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.805ns (27.311%)  route 4.804ns (72.689%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.977     5.706    Top_inst/Register_inst/Rst
    SLICE_X8Y100         FDRE                                         r  Top_inst/Register_inst/storage_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_addr/storage_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 1.805ns (28.127%)  route 4.612ns (71.873%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.786     5.515    Top_inst/Register_addr/Rst
    SLICE_X10Y111        FDRE                                         r  Top_inst/Register_addr/storage_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_addr/storage_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 1.805ns (28.127%)  route 4.612ns (71.873%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.786     5.515    Top_inst/Register_addr/Rst
    SLICE_X10Y111        FDRE                                         r  Top_inst/Register_addr/storage_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/aquire_f.lock_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.815ns (84.668%)  route 0.148ns (15.332%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    -1.528    BTD_Debounce/clk_out1
    SLICE_X49Y112        FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.367    -1.161 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.148    -1.013    BTD_Debounce/memory[2]
    SLICE_X48Y112        LUT3 (Prop_lut3_I2_O)        0.100    -0.913 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.913    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.565 r  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.000    -0.565    Top_inst/input_logic_0/enter_bt
    SLICE_X48Y112        LDCE                                         r  Top_inst/input_logic_0/aquire_f.lock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[4].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.815ns (84.668%)  route 0.148ns (15.332%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.499    -1.522    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X41Y111        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  switch_debounce[4].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.148    -1.007    switch_debounce[4].SW_Debounce/memory[2]
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.100    -0.907 r  switch_debounce[4].SW_Debounce/Top_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.907    switch_debounce[4].SW_Debounce/Top_inst_i_22_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.559 r  switch_debounce[4].SW_Debounce/Top_inst_i_6/CO[1]
                         net (fo=1, routed)           0.000    -0.559    Top_inst/input_logic_0/Inputs[4]
    SLICE_X40Y111        LDCE                                         r  Top_inst/input_logic_0/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[7].SW_Debounce/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.006ns  (logic 0.866ns (86.066%)  route 0.140ns (13.934%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.486    -1.535    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X54Y110        FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.418    -1.117 r  switch_debounce[7].SW_Debounce/memory_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.977    switch_debounce[7].SW_Debounce/memory[3]
    SLICE_X55Y110        LUT3 (Prop_lut3_I0_O)        0.100    -0.877 r  switch_debounce[7].SW_Debounce/Top_inst_i_16/O
                         net (fo=1, routed)           0.000    -0.877    switch_debounce[7].SW_Debounce/Top_inst_i_16_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.529 r  switch_debounce[7].SW_Debounce/Top_inst_i_3/CO[1]
                         net (fo=1, routed)           0.000    -0.529    Top_inst/input_logic_0/Inputs[7]
    SLICE_X55Y110        LDCE                                         r  Top_inst/input_logic_0/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[5].SW_Debounce/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.006ns  (logic 0.866ns (86.066%)  route 0.140ns (13.934%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.504    -1.517    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X30Y103        FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.418    -1.099 r  switch_debounce[5].SW_Debounce/memory_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.959    switch_debounce[5].SW_Debounce/memory[3]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.100    -0.859 r  switch_debounce[5].SW_Debounce/Top_inst_i_20/O
                         net (fo=1, routed)           0.000    -0.859    switch_debounce[5].SW_Debounce/Top_inst_i_20_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.511 r  switch_debounce[5].SW_Debounce/Top_inst_i_5/CO[1]
                         net (fo=1, routed)           0.000    -0.511    Top_inst/input_logic_0/Inputs[5]
    SLICE_X31Y103        LDCE                                         r  Top_inst/input_logic_0/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[6].SW_Debounce/memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.022ns  (logic 0.879ns (85.990%)  route 0.143ns (14.010%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.490    -1.531    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X57Y102        FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.367    -1.164 r  switch_debounce[6].SW_Debounce/memory_reg[4]/Q
                         net (fo=2, routed)           0.143    -1.021    switch_debounce[6].SW_Debounce/memory[4]
    SLICE_X56Y102        LUT3 (Prop_lut3_I1_O)        0.100    -0.921 r  switch_debounce[6].SW_Debounce/Top_inst_i_47/O
                         net (fo=1, routed)           0.000    -0.921    switch_debounce[6].SW_Debounce/Top_inst_i_47_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.634 r  switch_debounce[6].SW_Debounce/Top_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.634    switch_debounce[6].SW_Debounce/Top_inst_i_17_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.509 r  switch_debounce[6].SW_Debounce/Top_inst_i_4/CO[1]
                         net (fo=1, routed)           0.000    -0.509    Top_inst/input_logic_0/Inputs[6]
    SLICE_X56Y103        LDCE                                         r  Top_inst/input_logic_0/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[1].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.086ns  (logic 0.816ns (75.172%)  route 0.270ns (24.829%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.500    -1.521    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X43Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.367    -1.154 r  switch_debounce[1].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.270    -0.884    switch_debounce[1].SW_Debounce/memory[1]
    SLICE_X42Y102        LUT3 (Prop_lut3_I1_O)        0.100    -0.784 r  switch_debounce[1].SW_Debounce/Top_inst_i_28/O
                         net (fo=1, routed)           0.000    -0.784    switch_debounce[1].SW_Debounce/Top_inst_i_28_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.435 r  switch_debounce[1].SW_Debounce/Top_inst_i_9/CO[1]
                         net (fo=1, routed)           0.000    -0.435    Top_inst/input_logic_0/Inputs[1]
    SLICE_X42Y102        LDCE                                         r  Top_inst/input_logic_0/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[2].SW_Debounce/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.816ns (74.920%)  route 0.273ns (25.080%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.502    -1.519    switch_debounce[2].SW_Debounce/clk_out1
    SLICE_X29Y111        FDRE                                         r  switch_debounce[2].SW_Debounce/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.367    -1.152 r  switch_debounce[2].SW_Debounce/memory_reg[3]/Q
                         net (fo=2, routed)           0.273    -0.879    switch_debounce[2].SW_Debounce/memory[3]
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.100    -0.779 r  switch_debounce[2].SW_Debounce/Top_inst_i_26/O
                         net (fo=1, routed)           0.000    -0.779    switch_debounce[2].SW_Debounce/Top_inst_i_26_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.430 r  switch_debounce[2].SW_Debounce/Top_inst_i_8/CO[1]
                         net (fo=1, routed)           0.000    -0.430    Top_inst/input_logic_0/Inputs[2]
    SLICE_X30Y111        LDCE                                         r  Top_inst/input_logic_0/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[3].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.093ns  (logic 0.866ns (79.216%)  route 0.227ns (20.784%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.510    -1.511    switch_debounce[3].SW_Debounce/clk_out1
    SLICE_X10Y108        FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.418    -1.093 r  switch_debounce[3].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.227    -0.866    switch_debounce[3].SW_Debounce/memory[1]
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.100    -0.766 r  switch_debounce[3].SW_Debounce/Top_inst_i_24/O
                         net (fo=1, routed)           0.000    -0.766    switch_debounce[3].SW_Debounce/Top_inst_i_24_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.418 r  switch_debounce[3].SW_Debounce/Top_inst_i_7/CO[1]
                         net (fo=1, routed)           0.000    -0.418    Top_inst/input_logic_0/Inputs[3]
    SLICE_X11Y108        LDCE                                         r  Top_inst/input_logic_0/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[0].SW_Debounce/memory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.125ns  (logic 0.882ns (78.386%)  route 0.243ns (21.614%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.497    -1.524    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X47Y106        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.367    -1.157 r  switch_debounce[0].SW_Debounce/memory_reg[9]/Q
                         net (fo=2, routed)           0.243    -0.914    switch_debounce[0].SW_Debounce/memory[9]
    SLICE_X46Y106        LUT3 (Prop_lut3_I0_O)        0.100    -0.814 r  switch_debounce[0].SW_Debounce/Top_inst_i_78/O
                         net (fo=1, routed)           0.000    -0.814    switch_debounce[0].SW_Debounce/Top_inst_i_78_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.290    -0.524 r  switch_debounce[0].SW_Debounce/Top_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.524    switch_debounce[0].SW_Debounce/Top_inst_i_29_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.399 r  switch_debounce[0].SW_Debounce/Top_inst_i_10/CO[1]
                         net (fo=1, routed)           0.000    -0.399    Top_inst/input_logic_0/Inputs[0]
    SLICE_X46Y107        LDCE                                         r  Top_inst/input_logic_0/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.428ns (63.299%)  route 0.248ns (36.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.557    -0.607    BTD_Debounce/clk_out1
    SLICE_X49Y112        FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.070    -0.397    BTD_Debounce/memory[2]
    SLICE_X48Y112        LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.352    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.224 f  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.179    -0.045    Top_inst/input_logic_0/enter_bt
    SLICE_X44Y112        LUT2 (Prop_lut2_I1_O)        0.114     0.069 r  Top_inst/input_logic_0/ready_i_1/O
                         net (fo=1, routed)           0.000     0.069    Top_inst/input_logic_0/ready_i_1_n_0
    SLICE_X44Y112        FDRE                                         r  Top_inst/input_logic_0/ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_debounce[13].SW_Debounce/memory_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.775ns  (logic 5.723ns (44.799%)  route 7.052ns (55.201%))
  Logic Levels:           11  (BUFG=1 CARRY4=6 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.597    -0.943    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X58Y122        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y122        FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  switch_debounce[13].SW_Debounce/memory_reg[55]/Q
                         net (fo=2, routed)           0.987     0.562    switch_debounce[13].SW_Debounce/memory[55]
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     0.686 r  switch_debounce[13].SW_Debounce/Top_inst_i_347/O
                         net (fo=1, routed)           0.000     0.686    switch_debounce[13].SW_Debounce/Top_inst_i_347_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.084 r  switch_debounce[13].SW_Debounce/Top_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000     1.084    switch_debounce[13].SW_Debounce/Top_inst_i_328_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  switch_debounce[13].SW_Debounce/Top_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     1.198    switch_debounce[13].SW_Debounce/Top_inst_i_272_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  switch_debounce[13].SW_Debounce/Top_inst_i_207/CO[3]
                         net (fo=1, routed)           0.000     1.312    switch_debounce[13].SW_Debounce/Top_inst_i_207_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  switch_debounce[13].SW_Debounce/Top_inst_i_142/CO[3]
                         net (fo=1, routed)           0.009     1.435    switch_debounce[13].SW_Debounce/Top_inst_i_142_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  switch_debounce[13].SW_Debounce/Top_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000     1.549    switch_debounce[13].SW_Debounce/Top_inst_i_83_n_0
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  switch_debounce[13].SW_Debounce/Top_inst_i_32/CO[1]
                         net (fo=1, routed)           1.099     2.805    divider_10Hz_clk/CLK_pick[0]
    SLICE_X49Y126        LUT6 (Prop_lut6_I3_O)        0.329     3.134 r  divider_10Hz_clk/Top_inst_i_11/O
                         net (fo=1, routed)           1.362     4.495    divider_10Hz_clk/p_0_in
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.619 r  divider_10Hz_clk/Top_inst_i_1/O
                         net (fo=1, routed)           0.580     5.200    divider_10Hz_clk/clka
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.296 r  divider_10Hz_clk/clka_BUFG_inst/O
                         net (fo=207, routed)         3.015     8.311    RGB1_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.832 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.832    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/counter_step/memory/storage_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.421ns  (logic 2.258ns (30.427%)  route 5.163ns (69.573%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.207     4.936    Top_inst/counter_step/memory/Rst
    SLICE_X40Y116        LUT5 (Prop_lut5_I0_O)        0.329     5.265 f  Top_inst/counter_step/memory/storage[1]_i_2/O
                         net (fo=2, routed)           1.129     6.394    Top_inst/counter_step/memory/reset
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.518 r  Top_inst/counter_step/memory/storage[1]_i_1/O
                         net (fo=1, routed)           0.000     6.518    Top_inst/counter_step/memory/storage[1]_i_1_n_0
    SLICE_X43Y113        FDRE                                         r  Top_inst/counter_step/memory/storage_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Kontroler_0/target_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 1.805ns (25.130%)  route 5.378ns (74.870%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         4.551     6.280    Top_inst/Kontroler_0/Rst
    SLICE_X40Y118        FDSE                                         r  Top_inst/Kontroler_0/target_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/counter_step/memory/storage_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 2.258ns (32.072%)  route 4.782ns (67.928%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.207     4.936    Top_inst/counter_step/memory/Rst
    SLICE_X40Y116        LUT5 (Prop_lut5_I0_O)        0.329     5.265 f  Top_inst/counter_step/memory/storage[1]_i_2/O
                         net (fo=2, routed)           0.748     6.014    Top_inst/counter_step/memory/reset
    SLICE_X43Y113        LUT5 (Prop_lut5_I4_O)        0.124     6.138 r  Top_inst/counter_step/memory/storage[0]_i_1/O
                         net (fo=1, routed)           0.000     6.138    Top_inst/counter_step/memory/storage[0]_i_1_n_0
    SLICE_X43Y113        FDRE                                         r  Top_inst/counter_step/memory/storage_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 2.134ns (32.196%)  route 4.494ns (67.804%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.155     4.884    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    SLICE_X8Y112         LUT2 (Prop_lut2_I0_O)        0.329     5.213 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.512     5.725    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a
    RAMB18_X0Y44         RAMB18E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_inst/storage_reg[5]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.805ns (27.311%)  route 4.804ns (72.689%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.977     5.706    Top_inst/Register_inst/Rst
    SLICE_X8Y100         FDRE                                         r  Top_inst/Register_inst/storage_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_inst/storage_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.805ns (27.311%)  route 4.804ns (72.689%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.977     5.706    Top_inst/Register_inst/Rst
    SLICE_X8Y100         FDRE                                         r  Top_inst/Register_inst/storage_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_inst/storage_reg[7]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 1.805ns (27.311%)  route 4.804ns (72.689%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.977     5.706    Top_inst/Register_inst/Rst
    SLICE_X8Y100         FDRE                                         r  Top_inst/Register_inst/storage_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_addr/storage_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 1.805ns (28.127%)  route 4.612ns (71.873%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.786     5.515    Top_inst/Register_addr/Rst
    SLICE_X10Y111        FDRE                                         r  Top_inst/Register_addr/storage_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/Register_addr/storage_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 1.805ns (28.127%)  route 4.612ns (71.873%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.637    -0.903    BTU_Debounce/clk_out1
    SLICE_X34Y88         FDRE                                         r  BTU_Debounce/memory_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  BTU_Debounce/memory_reg[58]/Q
                         net (fo=2, routed)           0.827     0.442    BTU_Debounce/memory[58]
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.566 r  BTU_Debounce/memory[0]_i_28/O
                         net (fo=1, routed)           0.000     0.566    BTU_Debounce/memory[0]_i_28_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.116 r  BTU_Debounce/memory_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.116    BTU_Debounce/memory_reg[0]_i_21_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.230    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.344    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.458 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.458    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.729 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=311, routed)         3.786     5.515    Top_inst/Register_addr/Rst
    SLICE_X10Y111        FDRE                                         r  Top_inst/Register_addr/storage_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/aquire_f.lock_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.815ns (84.668%)  route 0.148ns (15.332%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.493    -1.528    BTD_Debounce/clk_out1
    SLICE_X49Y112        FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.367    -1.161 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.148    -1.013    BTD_Debounce/memory[2]
    SLICE_X48Y112        LUT3 (Prop_lut3_I2_O)        0.100    -0.913 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.913    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.565 r  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.000    -0.565    Top_inst/input_logic_0/enter_bt
    SLICE_X48Y112        LDCE                                         r  Top_inst/input_logic_0/aquire_f.lock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[4].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.815ns (84.668%)  route 0.148ns (15.332%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.499    -1.522    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X41Y111        FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  switch_debounce[4].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.148    -1.007    switch_debounce[4].SW_Debounce/memory[2]
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.100    -0.907 r  switch_debounce[4].SW_Debounce/Top_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.907    switch_debounce[4].SW_Debounce/Top_inst_i_22_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.559 r  switch_debounce[4].SW_Debounce/Top_inst_i_6/CO[1]
                         net (fo=1, routed)           0.000    -0.559    Top_inst/input_logic_0/Inputs[4]
    SLICE_X40Y111        LDCE                                         r  Top_inst/input_logic_0/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[7].SW_Debounce/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.006ns  (logic 0.866ns (86.066%)  route 0.140ns (13.934%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.486    -1.535    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X54Y110        FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.418    -1.117 r  switch_debounce[7].SW_Debounce/memory_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.977    switch_debounce[7].SW_Debounce/memory[3]
    SLICE_X55Y110        LUT3 (Prop_lut3_I0_O)        0.100    -0.877 r  switch_debounce[7].SW_Debounce/Top_inst_i_16/O
                         net (fo=1, routed)           0.000    -0.877    switch_debounce[7].SW_Debounce/Top_inst_i_16_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.529 r  switch_debounce[7].SW_Debounce/Top_inst_i_3/CO[1]
                         net (fo=1, routed)           0.000    -0.529    Top_inst/input_logic_0/Inputs[7]
    SLICE_X55Y110        LDCE                                         r  Top_inst/input_logic_0/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[5].SW_Debounce/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.006ns  (logic 0.866ns (86.066%)  route 0.140ns (13.934%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.504    -1.517    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X30Y103        FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.418    -1.099 r  switch_debounce[5].SW_Debounce/memory_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.959    switch_debounce[5].SW_Debounce/memory[3]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.100    -0.859 r  switch_debounce[5].SW_Debounce/Top_inst_i_20/O
                         net (fo=1, routed)           0.000    -0.859    switch_debounce[5].SW_Debounce/Top_inst_i_20_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.511 r  switch_debounce[5].SW_Debounce/Top_inst_i_5/CO[1]
                         net (fo=1, routed)           0.000    -0.511    Top_inst/input_logic_0/Inputs[5]
    SLICE_X31Y103        LDCE                                         r  Top_inst/input_logic_0/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[6].SW_Debounce/memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.022ns  (logic 0.879ns (85.990%)  route 0.143ns (14.010%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.490    -1.531    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X57Y102        FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.367    -1.164 r  switch_debounce[6].SW_Debounce/memory_reg[4]/Q
                         net (fo=2, routed)           0.143    -1.021    switch_debounce[6].SW_Debounce/memory[4]
    SLICE_X56Y102        LUT3 (Prop_lut3_I1_O)        0.100    -0.921 r  switch_debounce[6].SW_Debounce/Top_inst_i_47/O
                         net (fo=1, routed)           0.000    -0.921    switch_debounce[6].SW_Debounce/Top_inst_i_47_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.634 r  switch_debounce[6].SW_Debounce/Top_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.634    switch_debounce[6].SW_Debounce/Top_inst_i_17_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.509 r  switch_debounce[6].SW_Debounce/Top_inst_i_4/CO[1]
                         net (fo=1, routed)           0.000    -0.509    Top_inst/input_logic_0/Inputs[6]
    SLICE_X56Y103        LDCE                                         r  Top_inst/input_logic_0/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[1].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.086ns  (logic 0.816ns (75.172%)  route 0.270ns (24.829%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.500    -1.521    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X43Y100        FDRE                                         r  switch_debounce[1].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.367    -1.154 r  switch_debounce[1].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.270    -0.884    switch_debounce[1].SW_Debounce/memory[1]
    SLICE_X42Y102        LUT3 (Prop_lut3_I1_O)        0.100    -0.784 r  switch_debounce[1].SW_Debounce/Top_inst_i_28/O
                         net (fo=1, routed)           0.000    -0.784    switch_debounce[1].SW_Debounce/Top_inst_i_28_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.435 r  switch_debounce[1].SW_Debounce/Top_inst_i_9/CO[1]
                         net (fo=1, routed)           0.000    -0.435    Top_inst/input_logic_0/Inputs[1]
    SLICE_X42Y102        LDCE                                         r  Top_inst/input_logic_0/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[2].SW_Debounce/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.816ns (74.920%)  route 0.273ns (25.080%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.502    -1.519    switch_debounce[2].SW_Debounce/clk_out1
    SLICE_X29Y111        FDRE                                         r  switch_debounce[2].SW_Debounce/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.367    -1.152 r  switch_debounce[2].SW_Debounce/memory_reg[3]/Q
                         net (fo=2, routed)           0.273    -0.879    switch_debounce[2].SW_Debounce/memory[3]
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.100    -0.779 r  switch_debounce[2].SW_Debounce/Top_inst_i_26/O
                         net (fo=1, routed)           0.000    -0.779    switch_debounce[2].SW_Debounce/Top_inst_i_26_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.430 r  switch_debounce[2].SW_Debounce/Top_inst_i_8/CO[1]
                         net (fo=1, routed)           0.000    -0.430    Top_inst/input_logic_0/Inputs[2]
    SLICE_X30Y111        LDCE                                         r  Top_inst/input_logic_0/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[3].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.093ns  (logic 0.866ns (79.216%)  route 0.227ns (20.784%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.510    -1.511    switch_debounce[3].SW_Debounce/clk_out1
    SLICE_X10Y108        FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.418    -1.093 r  switch_debounce[3].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.227    -0.866    switch_debounce[3].SW_Debounce/memory[1]
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.100    -0.766 r  switch_debounce[3].SW_Debounce/Top_inst_i_24/O
                         net (fo=1, routed)           0.000    -0.766    switch_debounce[3].SW_Debounce/Top_inst_i_24_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.418 r  switch_debounce[3].SW_Debounce/Top_inst_i_7/CO[1]
                         net (fo=1, routed)           0.000    -0.418    Top_inst/input_logic_0/Inputs[3]
    SLICE_X11Y108        LDCE                                         r  Top_inst/input_logic_0/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[0].SW_Debounce/memory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.125ns  (logic 0.882ns (78.386%)  route 0.243ns (21.614%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.497    -1.524    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X47Y106        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.367    -1.157 r  switch_debounce[0].SW_Debounce/memory_reg[9]/Q
                         net (fo=2, routed)           0.243    -0.914    switch_debounce[0].SW_Debounce/memory[9]
    SLICE_X46Y106        LUT3 (Prop_lut3_I0_O)        0.100    -0.814 r  switch_debounce[0].SW_Debounce/Top_inst_i_78/O
                         net (fo=1, routed)           0.000    -0.814    switch_debounce[0].SW_Debounce/Top_inst_i_78_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.290    -0.524 r  switch_debounce[0].SW_Debounce/Top_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.524    switch_debounce[0].SW_Debounce/Top_inst_i_29_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.399 r  switch_debounce[0].SW_Debounce/Top_inst_i_10/CO[1]
                         net (fo=1, routed)           0.000    -0.399    Top_inst/input_logic_0/Inputs[0]
    SLICE_X46Y107        LDCE                                         r  Top_inst/input_logic_0/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.428ns (63.299%)  route 0.248ns (36.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.557    -0.607    BTD_Debounce/clk_out1
    SLICE_X49Y112        FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.070    -0.397    BTD_Debounce/memory[2]
    SLICE_X48Y112        LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.352    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.224 f  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.179    -0.045    Top_inst/input_logic_0/enter_bt
    SLICE_X44Y112        LUT2 (Prop_lut2_I1_O)        0.114     0.069 r  Top_inst/input_logic_0/ready_i_1/O
                         net (fo=1, routed)           0.000     0.069    Top_inst/input_logic_0/ready_i_1_n_0
    SLICE_X44Y112        FDRE                                         r  Top_inst/input_logic_0/ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_10MHz

Max Delay           896 Endpoints
Min Delay           896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.728ns  (logic 1.647ns (21.318%)  route 6.080ns (78.682%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          6.080     7.604    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.728 r  switch_debounce[13].SW_Debounce/memory[1]_i_1__4/O
                         net (fo=1, routed)           0.000     7.728    switch_debounce[13].SW_Debounce/memory[1]_i_1__4_n_0
    SLICE_X57Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[1]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.578ns  (logic 1.647ns (21.740%)  route 5.930ns (78.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.930     7.454    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  switch_debounce[13].SW_Debounce/memory[4]_i_1__4/O
                         net (fo=1, routed)           0.000     7.578    switch_debounce[13].SW_Debounce/memory[4]_i_1__4_n_0
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[4]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.647ns (21.861%)  route 5.888ns (78.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.888     7.412    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  switch_debounce[13].SW_Debounce/memory[22]_i_1__4/O
                         net (fo=1, routed)           0.000     7.536    switch_debounce[13].SW_Debounce/memory[22]_i_1__4_n_0
    SLICE_X57Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[22]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.527ns  (logic 1.647ns (21.887%)  route 5.879ns (78.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.879     7.403    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.527 r  switch_debounce[13].SW_Debounce/memory[5]_i_1__4/O
                         net (fo=1, routed)           0.000     7.527    switch_debounce[13].SW_Debounce/memory[5]_i_1__4_n_0
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[5]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.498ns  (logic 1.647ns (21.971%)  route 5.851ns (78.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.851     7.374    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.498 r  switch_debounce[13].SW_Debounce/memory[2]_i_1__4/O
                         net (fo=1, routed)           0.000     7.498    switch_debounce[13].SW_Debounce/memory[2]_i_1__4_n_0
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[2]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.408ns  (logic 1.648ns (22.248%)  route 5.760ns (77.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          5.760     7.284    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  switch_debounce[15].SW_Debounce/memory[44]_i_1__2/O
                         net (fo=1, routed)           0.000     7.408    switch_debounce[15].SW_Debounce/memory[44]_i_1__2_n_0
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.486    -1.535    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[44]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.648ns (22.308%)  route 5.740ns (77.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          5.740     7.264    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  switch_debounce[15].SW_Debounce/memory[47]_i_1__2/O
                         net (fo=1, routed)           0.000     7.388    switch_debounce[15].SW_Debounce/memory[47]_i_1__2_n_0
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.486    -1.535    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[47]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.647ns (22.312%)  route 5.736ns (77.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.736     7.259    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.383 r  switch_debounce[13].SW_Debounce/memory[36]_i_1__4/O
                         net (fo=1, routed)           0.000     7.383    switch_debounce[13].SW_Debounce/memory[36]_i_1__4_n_0
    SLICE_X56Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[36]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.647ns (22.354%)  route 5.722ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.722     7.245    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  switch_debounce[13].SW_Debounce/memory[8]_i_1__4/O
                         net (fo=1, routed)           0.000     7.369    switch_debounce[13].SW_Debounce/memory[8]_i_1__4_n_0
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[8]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.647ns (22.450%)  route 5.691ns (77.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.691     7.214    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  switch_debounce[13].SW_Debounce/memory[9]_i_1__4/O
                         net (fo=1, routed)           0.000     7.338    switch_debounce[13].SW_Debounce/memory[9]_i_1__4_n_0
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.299ns (25.605%)  route 0.868ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.868     1.121    BTU_Debounce/BTU_IBUF
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.166 r  BTU_Debounce/memory[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.166    BTU_Debounce/memory[17]_i_1__1_n_0
    SLICE_X35Y91         FDRE                                         r  BTU_Debounce/memory_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.840    -0.833    BTU_Debounce/clk_out1
    SLICE_X35Y91         FDRE                                         r  BTU_Debounce/memory_reg[17]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.290ns (24.224%)  route 0.909ns (75.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          0.909     1.154    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.199 r  switch_debounce[0].SW_Debounce/memory[20]_i_1__12/O
                         net (fo=1, routed)           0.000     1.199    switch_debounce[0].SW_Debounce/memory[20]_i_1__12_n_0
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.831    -0.841    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[20]/C

Slack:                    inf
  Source:                 SWs[5]
                            (input port)
  Destination:            switch_debounce[5].SW_Debounce/memory_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.310ns (25.562%)  route 0.903ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWs[5] (IN)
                         net (fo=0)                   0.000     0.000    SWs[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWs_IBUF[5]_inst/O
                         net (fo=64, routed)          0.903     1.168    switch_debounce[5].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.213 r  switch_debounce[5].SW_Debounce/memory[28]_i_1__7/O
                         net (fo=1, routed)           0.000     1.213    switch_debounce[5].SW_Debounce/memory[28]_i_1__7_n_0
    SLICE_X31Y97         FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.843    -0.830    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X31Y97         FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[28]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.290ns (23.720%)  route 0.934ns (76.280%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          0.934     1.179    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.224 r  switch_debounce[0].SW_Debounce/memory[16]_i_1__12/O
                         net (fo=1, routed)           0.000     1.224    switch_debounce[0].SW_Debounce/memory[16]_i_1__12_n_0
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.831    -0.841    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.299ns (24.380%)  route 0.926ns (75.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.926     1.180    BTU_Debounce/BTU_IBUF
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.225 r  BTU_Debounce/memory[46]_i_1__1/O
                         net (fo=1, routed)           0.000     1.225    BTU_Debounce/memory[46]_i_1__1_n_0
    SLICE_X30Y89         FDRE                                         r  BTU_Debounce/memory_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.840    -0.833    BTU_Debounce/clk_out1
    SLICE_X30Y89         FDRE                                         r  BTU_Debounce/memory_reg[46]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.299ns (24.048%)  route 0.943ns (75.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.943     1.197    BTU_Debounce/BTU_IBUF
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.242 r  BTU_Debounce/memory[39]_i_1__1/O
                         net (fo=1, routed)           0.000     1.242    BTU_Debounce/memory[39]_i_1__1_n_0
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[39]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.299ns (23.961%)  route 0.948ns (76.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.948     1.201    BTU_Debounce/BTU_IBUF
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.246 r  BTU_Debounce/memory[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.246    BTU_Debounce/memory[19]_i_1__1_n_0
    SLICE_X34Y91         FDRE                                         r  BTU_Debounce/memory_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.840    -0.833    BTU_Debounce/clk_out1
    SLICE_X34Y91         FDRE                                         r  BTU_Debounce/memory_reg[19]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.299ns (23.942%)  route 0.949ns (76.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.949     1.202    BTU_Debounce/BTU_IBUF
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.247 r  BTU_Debounce/memory[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.247    BTU_Debounce/memory[29]_i_1__1_n_0
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[29]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.299ns (23.833%)  route 0.954ns (76.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.954     1.208    BTU_Debounce/BTU_IBUF
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.253 r  BTU_Debounce/memory[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.253    BTU_Debounce/memory[1]_i_1__1_n_0
    SLICE_X35Y93         FDRE                                         r  BTU_Debounce/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X35Y93         FDRE                                         r  BTU_Debounce/memory_reg[1]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.299ns (23.619%)  route 0.966ns (76.381%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.966     1.219    BTU_Debounce/BTU_IBUF
    SLICE_X29Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.264 r  BTU_Debounce/memory[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.264    BTU_Debounce/memory[30]_i_1__1_n_0
    SLICE_X29Y90         FDRE                                         r  BTU_Debounce/memory_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X29Y90         FDRE                                         r  BTU_Debounce/memory_reg[30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_10MHz_1

Max Delay           896 Endpoints
Min Delay           896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.728ns  (logic 1.647ns (21.318%)  route 6.080ns (78.682%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          6.080     7.604    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.728 r  switch_debounce[13].SW_Debounce/memory[1]_i_1__4/O
                         net (fo=1, routed)           0.000     7.728    switch_debounce[13].SW_Debounce/memory[1]_i_1__4_n_0
    SLICE_X57Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[1]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.578ns  (logic 1.647ns (21.740%)  route 5.930ns (78.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.930     7.454    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  switch_debounce[13].SW_Debounce/memory[4]_i_1__4/O
                         net (fo=1, routed)           0.000     7.578    switch_debounce[13].SW_Debounce/memory[4]_i_1__4_n_0
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[4]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.647ns (21.861%)  route 5.888ns (78.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.888     7.412    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  switch_debounce[13].SW_Debounce/memory[22]_i_1__4/O
                         net (fo=1, routed)           0.000     7.536    switch_debounce[13].SW_Debounce/memory[22]_i_1__4_n_0
    SLICE_X57Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[22]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.527ns  (logic 1.647ns (21.887%)  route 5.879ns (78.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.879     7.403    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.527 r  switch_debounce[13].SW_Debounce/memory[5]_i_1__4/O
                         net (fo=1, routed)           0.000     7.527    switch_debounce[13].SW_Debounce/memory[5]_i_1__4_n_0
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[5]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.498ns  (logic 1.647ns (21.971%)  route 5.851ns (78.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.851     7.374    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y126        LUT6 (Prop_lut6_I0_O)        0.124     7.498 r  switch_debounce[13].SW_Debounce/memory[2]_i_1__4/O
                         net (fo=1, routed)           0.000     7.498    switch_debounce[13].SW_Debounce/memory[2]_i_1__4_n_0
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.474    -1.547    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y126        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[2]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.408ns  (logic 1.648ns (22.248%)  route 5.760ns (77.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          5.760     7.284    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  switch_debounce[15].SW_Debounce/memory[44]_i_1__2/O
                         net (fo=1, routed)           0.000     7.408    switch_debounce[15].SW_Debounce/memory[44]_i_1__2_n_0
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.486    -1.535    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[44]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.648ns (22.308%)  route 5.740ns (77.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          5.740     7.264    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  switch_debounce[15].SW_Debounce/memory[47]_i_1__2/O
                         net (fo=1, routed)           0.000     7.388    switch_debounce[15].SW_Debounce/memory[47]_i_1__2_n_0
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.486    -1.535    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X58Y116        FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[47]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.647ns (22.312%)  route 5.736ns (77.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.736     7.259    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X56Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.383 r  switch_debounce[13].SW_Debounce/memory[36]_i_1__4/O
                         net (fo=1, routed)           0.000     7.383    switch_debounce[13].SW_Debounce/memory[36]_i_1__4_n_0
    SLICE_X56Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y124        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[36]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.647ns (22.354%)  route 5.722ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.722     7.245    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  switch_debounce[13].SW_Debounce/memory[8]_i_1__4/O
                         net (fo=1, routed)           0.000     7.369    switch_debounce[13].SW_Debounce/memory[8]_i_1__4_n_0
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[8]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.647ns (22.450%)  route 5.691ns (77.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          5.691     7.214    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  switch_debounce[13].SW_Debounce/memory[9]_i_1__4/O
                         net (fo=1, routed)           0.000     7.338    switch_debounce[13].SW_Debounce/memory[9]_i_1__4_n_0
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        1.472    -1.549    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y125        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.299ns (25.605%)  route 0.868ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.868     1.121    BTU_Debounce/BTU_IBUF
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.166 r  BTU_Debounce/memory[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.166    BTU_Debounce/memory[17]_i_1__1_n_0
    SLICE_X35Y91         FDRE                                         r  BTU_Debounce/memory_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.840    -0.833    BTU_Debounce/clk_out1
    SLICE_X35Y91         FDRE                                         r  BTU_Debounce/memory_reg[17]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.290ns (24.224%)  route 0.909ns (75.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          0.909     1.154    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.199 r  switch_debounce[0].SW_Debounce/memory[20]_i_1__12/O
                         net (fo=1, routed)           0.000     1.199    switch_debounce[0].SW_Debounce/memory[20]_i_1__12_n_0
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.831    -0.841    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[20]/C

Slack:                    inf
  Source:                 SWs[5]
                            (input port)
  Destination:            switch_debounce[5].SW_Debounce/memory_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.310ns (25.562%)  route 0.903ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWs[5] (IN)
                         net (fo=0)                   0.000     0.000    SWs[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWs_IBUF[5]_inst/O
                         net (fo=64, routed)          0.903     1.168    switch_debounce[5].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.213 r  switch_debounce[5].SW_Debounce/memory[28]_i_1__7/O
                         net (fo=1, routed)           0.000     1.213    switch_debounce[5].SW_Debounce/memory[28]_i_1__7_n_0
    SLICE_X31Y97         FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.843    -0.830    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X31Y97         FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[28]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.290ns (23.720%)  route 0.934ns (76.280%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          0.934     1.179    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.224 r  switch_debounce[0].SW_Debounce/memory[16]_i_1__12/O
                         net (fo=1, routed)           0.000     1.224    switch_debounce[0].SW_Debounce/memory[16]_i_1__12_n_0
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.831    -0.841    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X42Y105        FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.299ns (24.380%)  route 0.926ns (75.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.926     1.180    BTU_Debounce/BTU_IBUF
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.225 r  BTU_Debounce/memory[46]_i_1__1/O
                         net (fo=1, routed)           0.000     1.225    BTU_Debounce/memory[46]_i_1__1_n_0
    SLICE_X30Y89         FDRE                                         r  BTU_Debounce/memory_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.840    -0.833    BTU_Debounce/clk_out1
    SLICE_X30Y89         FDRE                                         r  BTU_Debounce/memory_reg[46]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.299ns (24.048%)  route 0.943ns (75.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.943     1.197    BTU_Debounce/BTU_IBUF
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.242 r  BTU_Debounce/memory[39]_i_1__1/O
                         net (fo=1, routed)           0.000     1.242    BTU_Debounce/memory[39]_i_1__1_n_0
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[39]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.299ns (23.961%)  route 0.948ns (76.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.948     1.201    BTU_Debounce/BTU_IBUF
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.246 r  BTU_Debounce/memory[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.246    BTU_Debounce/memory[19]_i_1__1_n_0
    SLICE_X34Y91         FDRE                                         r  BTU_Debounce/memory_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.840    -0.833    BTU_Debounce/clk_out1
    SLICE_X34Y91         FDRE                                         r  BTU_Debounce/memory_reg[19]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.299ns (23.942%)  route 0.949ns (76.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.949     1.202    BTU_Debounce/BTU_IBUF
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.247 r  BTU_Debounce/memory[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.247    BTU_Debounce/memory[29]_i_1__1_n_0
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X30Y90         FDRE                                         r  BTU_Debounce/memory_reg[29]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.299ns (23.833%)  route 0.954ns (76.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.954     1.208    BTU_Debounce/BTU_IBUF
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.253 r  BTU_Debounce/memory[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.253    BTU_Debounce/memory[1]_i_1__1_n_0
    SLICE_X35Y93         FDRE                                         r  BTU_Debounce/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X35Y93         FDRE                                         r  BTU_Debounce/memory_reg[1]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            BTU_Debounce/memory_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.299ns (23.619%)  route 0.966ns (76.381%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=64, routed)          0.966     1.219    BTU_Debounce/BTU_IBUF
    SLICE_X29Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.264 r  BTU_Debounce/memory[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.264    BTU_Debounce/memory[30]_i_1__1_n_0
    SLICE_X29Y90         FDRE                                         r  BTU_Debounce/memory_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1522, routed)        0.841    -0.832    BTU_Debounce/clk_out1
    SLICE_X29Y90         FDRE                                         r  BTU_Debounce/memory_reg[30]/C





