verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../project_v0.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_v0.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../project_v0.gen/sources_1/bd/design_1/ipshared/c2c6" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ipshared/34d2/clockbuffer.v" \
"../../../bd/design_1/ip/design_1_clockbuffer_0_0/sim/design_1_clockbuffer_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/212f/src/LUT_TDC.v" \
"../../../bd/design_1/ipshared/212f/src/aes128_table_ecb.v" \
"../../../bd/design_1/ipshared/212f/src/uartTX.v" \
"../../../bd/design_1/ipshared/212f/src/uartrx.v" \
"../../../bd/design_1/ipshared/212f/src/top.v" \
"../../../bd/design_1/ip/design_1_top_0_1/sim/design_1_top_0_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
