INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/add_8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Column_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/fs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/hs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/mul_8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_8_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/sub_8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_8_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/vedic_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarth/Downloads/vedic_alu2/vedic_alu2.srcs/sim_1/new/vedic_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic_alu_tb
