[{"name": "\u6881\u6587\u8000", "email": "wyliang@ntut.edu.tw", "latestUpdate": "2009-02-25 10:40:27", "objective": "\u672c\u8ab2\u7a0b\u4ecb\u7d39ARM CPU \u53ca\u4ee5ARM CPU\u70ba\u6838\u5fc3\u4e4b\u5fae\u7b97\u6a5f\u7cfb\u7d71\u3002\u5167\u5bb9\u5305\u542b\uff1aARM CPU\u4ecb\u7d39\uff0cARM CPU\u6307\u4ee4\u96c6\uff0cSRAM\u3001DRAM\u3001\u53caFlash Memory\u4e4b\u4ecb\u7d39\uff0c\u6642\u5e8f\u5716\u4e4b\u95b1\u8b80\uff0c\u8a18\u61b6\u9ad4\u53caI/O\u89e3\u78bc\uff0c\u4e32\u5217I/O\u53ca\u4e26\u5217I/O\u4e4b\u4ecb\u7d39\uff0c\u8a08\u6642\u53ca\u8a08\u6578\u5668\u4e4b\u4f7f\u7528\uff0c\u9707\u76ea\u5668\u4ecb\u7d39\uff0cA/D\u53caD/A\u8f49\u63db\uff0c\u4e2d\u65b7\u4e4b\u4f7f\u7528\uff0c\u53ca\u61c9\u7528\u5be6\u4f8b\u4e4b\u4ecb\u7d39\u3002", "schedule": "Review of Processor Organizations (W1)\r\nThe Pipeline Architecture (W2-W3)\r\nThe ARM and Xscale Architecture (W4)\r\nThe ARM Instruction Set (W5-6)\r\nThe ARM Assembly and C Language (W7-8)\r\nMid-term Exam (W9)\r\nMemory Hierarchy - Cache Memory (W10-11)\r\nMemory Hierarchy - Virtual Memory (W12-13)\r\nInput and Output (W14-15)\r\nI/O Programming (W16-17)\r\nFinal Exam (W18)", "scorePolicy": "Homework, Quiz, and others: 30%\r\nMid-term Exam: 35%\r\nFinal Exam: 35%", "materials": "\u81ea\u7de8\u6559\u6750\r\nComputer Organization and Design: The Hardware & Software Interface,3rd ed., D. Patterson and J. Hennessy, 2005\r\n\u4ecb\u9762\u8a2d\u8a08\uff0c\u6559\u80b2\u90e8\u9867\u554f\u5ba4\u5d4c\u5165\u5f0f\u8edf\u9ad4\u806f\u76df\r\n\u5fae\u8655\u7406\u6a5f\u7a0b\u5f0f\u8a2d\u8a08\uff0c\u6559\u80b2\u90e8\u9867\u554f\u5ba4\u5d4c\u5165\u5f0f\u8edf\u9ad4\u806f\u76df\r\nARM System on chip Architecture, Steve Furber, Second Edition, Addison Wesley\r\nARM System Developer's Guide", "foreignLanguageTextbooks": false}]