Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 21 14:52:33 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.022     -108.752                     88                  560        0.105        0.000                      0                  560        3.000        0.000                       0                   156  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.022     -108.752                     88                  560        0.105        0.000                      0                  560        7.192        0.000                       0                   152  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           88  Failing Endpoints,  Worst Slack       -2.022ns,  Total Violation     -108.752ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.510ns  (logic 9.444ns (57.202%)  route 7.066ns (42.798%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.507 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=9, routed)           1.168    15.675    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.604    13.968    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.528    
                         clock uncertainty           -0.130    14.397    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.652    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -15.675    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.503ns  (logic 9.439ns (57.195%)  route 7.064ns (42.805%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.502 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=10, routed)          1.166    15.668    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.604    13.968    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.528    
                         clock uncertainty           -0.130    14.397    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.649    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -15.668    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 9.439ns (57.425%)  route 6.998ns (42.575%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.502 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=10, routed)          1.100    15.602    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.633    13.997    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.477    
                         clock uncertainty           -0.130    14.347    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.599    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                 -2.003    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 9.366ns (56.995%)  route 7.067ns (43.005%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.429 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=10, routed)          1.169    15.598    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.633    13.997    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.477    
                         clock uncertainty           -0.130    14.347    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.603    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.978ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.419ns  (logic 9.332ns (56.836%)  route 7.087ns (43.164%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.395 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=9, routed)           1.189    15.584    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.633    13.997    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.477    
                         clock uncertainty           -0.130    14.347    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.606    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.456ns  (logic 9.366ns (56.916%)  route 7.090ns (43.084%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.429 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=10, routed)          1.192    15.621    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.604    13.968    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.528    
                         clock uncertainty           -0.130    14.397    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.653    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.451ns  (logic 9.439ns (57.375%)  route 7.012ns (42.625%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.502 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=10, routed)          1.114    15.616    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y22         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.610    13.974    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.534    
                         clock uncertainty           -0.130    14.403    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.655    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.367ns  (logic 9.439ns (57.671%)  route 6.928ns (42.329%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.502 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=10, routed)          1.030    15.532    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y22         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.526    13.890    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.450    
                         clock uncertainty           -0.130    14.319    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.571    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.358ns  (logic 9.444ns (57.733%)  route 6.914ns (42.267%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.507 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=9, routed)           1.016    15.523    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.633    13.997    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.477    
                         clock uncertainty           -0.130    14.347    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.602    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.411ns  (logic 9.332ns (56.864%)  route 7.079ns (43.136%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.705    -0.835    xvga1/CLK
    SLICE_X78Y105        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.478    -0.357 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.705     0.348    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X79Y105        LUT3 (Prop_lut3_I1_O)        0.326     0.674 r  xvga1/tile_status1_carry__0_i_3/O
                         net (fo=4, routed)           0.485     1.159    xvga1/vcount_out_reg[7]_0[1]
    SLICE_X79Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.485 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.485    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X79Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.035 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X79Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.348 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=13, routed)          0.895     3.243    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X80Y106        LUT4 (Prop_lut4_I0_O)        0.335     3.578 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.257    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.331     4.588 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.588    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.964 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.964    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.121 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=6, routed)           0.640     5.761    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X78Y110        LUT5 (Prop_lut5_I3_O)        0.332     6.093 r  minesweeper/td/image_addr_i_31/O
                         net (fo=2, routed)           0.667     6.760    minesweeper/td/B[3]
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  minesweeper/td/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.884    xvga1/image_addr_0[1]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.434    xvga1/image_addr_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.773     8.429    minesweeper/td/A[11]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.445 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           1.054    13.499    minesweeper/td/image_addr__0[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    13.623 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.623    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.173 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.173    minesweeper/td/image_addr_carry_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.395 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=9, routed)           1.181    15.576    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         1.604    13.968    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.528    
                         clock uncertainty           -0.130    14.397    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.656    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 -1.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.082 r  display/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    display/counter_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.189ns (38.409%)  route 0.303ns (61.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.599    -0.565    display/clk_out1
    SLICE_X0Y102         FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/counter_reg[15]/Q
                         net (fo=8, routed)           0.303    -0.121    display/p_0_in__0[2]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.048    -0.073 r  display/strobe_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    display/strobe_out[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  display/strobe_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.878    -0.795    display/clk_out1
    SLICE_X1Y99          FDRE                                         r  display/strobe_out_reg[5]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.107    -0.179    display/strobe_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.071 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.071    display/counter_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.031%)  route 0.303ns (61.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.599    -0.565    display/clk_out1
    SLICE_X0Y102         FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/counter_reg[15]/Q
                         net (fo=8, routed)           0.303    -0.121    display/p_0_in__0[2]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.045    -0.076 r  display/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    display/strobe_out[4]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  display/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.878    -0.795    display/clk_out1
    SLICE_X1Y99          FDRE                                         r  display/strobe_out_reg[4]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091    -0.195    display/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.046 r  display/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.046    display/counter_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[5]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.046 r  display/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.046    display/counter_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[7]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    display/counter_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.043 r  display/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    display/counter_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    display/counter_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.032 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.032    display/counter_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.578    -0.586    minesweeper/td/clk_out1
    SLICE_X74Y125        FDRE                                         r  minesweeper/td/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  minesweeper/td/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.323    ms_pixel[0]
    SLICE_X77Y126        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.849    -0.824    clk_65mhz
    SLICE_X77Y126        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X77Y126        FDRE (Hold_fdre_C_D)         0.070    -0.502    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.605    -0.559    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    display/counter_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    display/counter_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    display/counter_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.007 r  display/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.007    display/counter_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=151, routed)         0.872    -0.801    display/clk_out1
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    display/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y53     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y53     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y52     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y52     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y19     minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y19     minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y46     minesweeper/td/four_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y46     minesweeper/td/four_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y122    b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y101     display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y122    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y122    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y107    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y106    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



