
AES_trans_batt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046b4  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800483c  0800483c  0000583c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800497c  0800497c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800497c  0800497c  0000597c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004984  08004984  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004984  08004984  00005984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004988  08004988  00005988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800498c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000988  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000994  20000994  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008e16  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dc0  00000000  00000000  0000ee52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000868  00000000  00000000  00010c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000063f  00000000  00000000  00011480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020922  00000000  00000000  00011abf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009625  00000000  00000000  000323e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c433e  00000000  00000000  0003ba06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ffd44  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000021f0  00000000  00000000  000ffd88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00101f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004824 	.word	0x08004824

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004824 	.word	0x08004824

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 f9e8 	bl	80008cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f80c 	bl	8000518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f8aa 	bl	8000658 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000504:	f000 f872 	bl	80005ec <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  can_init(&hcan1);
 8000508:	4802      	ldr	r0, [pc, #8]	@ (8000514 <main+0x20>)
 800050a:	f002 f9b5 	bl	8002878 <can_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  can_handle();
 800050e:	f002 f9ed 	bl	80028ec <can_handle>
 8000512:	e7fc      	b.n	800050e <main+0x1a>
 8000514:	20000028 	.word	0x20000028

08000518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b094      	sub	sp, #80	@ 0x50
 800051c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051e:	f107 0320 	add.w	r3, r7, #32
 8000522:	2230      	movs	r2, #48	@ 0x30
 8000524:	2100      	movs	r1, #0
 8000526:	4618      	mov	r0, r3
 8000528:	f004 f942 	bl	80047b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800052c:	f107 030c 	add.w	r3, r7, #12
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	605a      	str	r2, [r3, #4]
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	60da      	str	r2, [r3, #12]
 800053a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800053c:	2300      	movs	r3, #0
 800053e:	60bb      	str	r3, [r7, #8]
 8000540:	4b28      	ldr	r3, [pc, #160]	@ (80005e4 <SystemClock_Config+0xcc>)
 8000542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000544:	4a27      	ldr	r2, [pc, #156]	@ (80005e4 <SystemClock_Config+0xcc>)
 8000546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054a:	6413      	str	r3, [r2, #64]	@ 0x40
 800054c:	4b25      	ldr	r3, [pc, #148]	@ (80005e4 <SystemClock_Config+0xcc>)
 800054e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000558:	2300      	movs	r3, #0
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	4b22      	ldr	r3, [pc, #136]	@ (80005e8 <SystemClock_Config+0xd0>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a21      	ldr	r2, [pc, #132]	@ (80005e8 <SystemClock_Config+0xd0>)
 8000562:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000566:	6013      	str	r3, [r2, #0]
 8000568:	4b1f      	ldr	r3, [pc, #124]	@ (80005e8 <SystemClock_Config+0xd0>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000570:	607b      	str	r3, [r7, #4]
 8000572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000574:	2301      	movs	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000578:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800057c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000582:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000588:	2304      	movs	r3, #4
 800058a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800058c:	23a8      	movs	r3, #168	@ 0xa8
 800058e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000590:	2302      	movs	r3, #2
 8000592:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000594:	2304      	movs	r3, #4
 8000596:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000598:	f107 0320 	add.w	r3, r7, #32
 800059c:	4618      	mov	r0, r3
 800059e:	f001 fb73 	bl	8001c88 <HAL_RCC_OscConfig>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005a8:	f000 f88c 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ac:	230f      	movs	r3, #15
 80005ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b0:	2302      	movs	r3, #2
 80005b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b4:	2300      	movs	r3, #0
 80005b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c4:	f107 030c 	add.w	r3, r7, #12
 80005c8:	2105      	movs	r1, #5
 80005ca:	4618      	mov	r0, r3
 80005cc:	f001 fdd4 	bl	8002178 <HAL_RCC_ClockConfig>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005d6:	f000 f875 	bl	80006c4 <Error_Handler>
  }
}
 80005da:	bf00      	nop
 80005dc:	3750      	adds	r7, #80	@ 0x50
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40007000 	.word	0x40007000

080005ec <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005f0:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <MX_CAN1_Init+0x64>)
 80005f2:	4a18      	ldr	r2, [pc, #96]	@ (8000654 <MX_CAN1_Init+0x68>)
 80005f4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80005f6:	4b16      	ldr	r3, [pc, #88]	@ (8000650 <MX_CAN1_Init+0x64>)
 80005f8:	2203      	movs	r2, #3
 80005fa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005fc:	4b14      	ldr	r3, [pc, #80]	@ (8000650 <MX_CAN1_Init+0x64>)
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000602:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <MX_CAN1_Init+0x64>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <MX_CAN1_Init+0x64>)
 800060a:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 800060e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000610:	4b0f      	ldr	r3, [pc, #60]	@ (8000650 <MX_CAN1_Init+0x64>)
 8000612:	2200      	movs	r2, #0
 8000614:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000616:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <MX_CAN1_Init+0x64>)
 8000618:	2200      	movs	r2, #0
 800061a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800061c:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <MX_CAN1_Init+0x64>)
 800061e:	2200      	movs	r2, #0
 8000620:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000622:	4b0b      	ldr	r3, [pc, #44]	@ (8000650 <MX_CAN1_Init+0x64>)
 8000624:	2200      	movs	r2, #0
 8000626:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000628:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <MX_CAN1_Init+0x64>)
 800062a:	2200      	movs	r2, #0
 800062c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800062e:	4b08      	ldr	r3, [pc, #32]	@ (8000650 <MX_CAN1_Init+0x64>)
 8000630:	2200      	movs	r2, #0
 8000632:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <MX_CAN1_Init+0x64>)
 8000636:	2200      	movs	r2, #0
 8000638:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800063a:	4805      	ldr	r0, [pc, #20]	@ (8000650 <MX_CAN1_Init+0x64>)
 800063c:	f000 f9dc 	bl	80009f8 <HAL_CAN_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000646:	f000 f83d 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000028 	.word	0x20000028
 8000654:	40006400 	.word	0x40006400

08000658 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	4b17      	ldr	r3, [pc, #92]	@ (80006c0 <MX_GPIO_Init+0x68>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4a16      	ldr	r2, [pc, #88]	@ (80006c0 <MX_GPIO_Init+0x68>)
 8000668:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_GPIO_Init+0x68>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	4b10      	ldr	r3, [pc, #64]	@ (80006c0 <MX_GPIO_Init+0x68>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	4a0f      	ldr	r2, [pc, #60]	@ (80006c0 <MX_GPIO_Init+0x68>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	6313      	str	r3, [r2, #48]	@ 0x30
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <MX_GPIO_Init+0x68>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <MX_GPIO_Init+0x68>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a08      	ldr	r2, [pc, #32]	@ (80006c0 <MX_GPIO_Init+0x68>)
 80006a0:	f043 0308 	orr.w	r3, r3, #8
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a6:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <MX_GPIO_Init+0x68>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	f003 0308 	and.w	r3, r3, #8
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006b2:	bf00      	nop
 80006b4:	3714      	adds	r7, #20
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40023800 	.word	0x40023800

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <Error_Handler+0x8>

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <HAL_MspInit+0x4c>)
 80006dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006de:	4a0f      	ldr	r2, [pc, #60]	@ (800071c <HAL_MspInit+0x4c>)
 80006e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80006e6:	4b0d      	ldr	r3, [pc, #52]	@ (800071c <HAL_MspInit+0x4c>)
 80006e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	603b      	str	r3, [r7, #0]
 80006f6:	4b09      	ldr	r3, [pc, #36]	@ (800071c <HAL_MspInit+0x4c>)
 80006f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006fa:	4a08      	ldr	r2, [pc, #32]	@ (800071c <HAL_MspInit+0x4c>)
 80006fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000700:	6413      	str	r3, [r2, #64]	@ 0x40
 8000702:	4b06      	ldr	r3, [pc, #24]	@ (800071c <HAL_MspInit+0x4c>)
 8000704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800

08000720 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b08a      	sub	sp, #40	@ 0x28
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a25      	ldr	r2, [pc, #148]	@ (80007d4 <HAL_CAN_MspInit+0xb4>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d143      	bne.n	80007ca <HAL_CAN_MspInit+0xaa>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
 8000746:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <HAL_CAN_MspInit+0xb8>)
 8000748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800074a:	4a23      	ldr	r2, [pc, #140]	@ (80007d8 <HAL_CAN_MspInit+0xb8>)
 800074c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000750:	6413      	str	r3, [r2, #64]	@ 0x40
 8000752:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <HAL_CAN_MspInit+0xb8>)
 8000754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800075a:	613b      	str	r3, [r7, #16]
 800075c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	4b1d      	ldr	r3, [pc, #116]	@ (80007d8 <HAL_CAN_MspInit+0xb8>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a1c      	ldr	r2, [pc, #112]	@ (80007d8 <HAL_CAN_MspInit+0xb8>)
 8000768:	f043 0308 	orr.w	r3, r3, #8
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <HAL_CAN_MspInit+0xb8>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0308 	and.w	r3, r3, #8
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800077a:	2301      	movs	r3, #1
 800077c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077e:	2302      	movs	r3, #2
 8000780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000782:	2301      	movs	r3, #1
 8000784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000786:	2303      	movs	r3, #3
 8000788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800078a:	2309      	movs	r3, #9
 800078c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	4619      	mov	r1, r3
 8000794:	4811      	ldr	r0, [pc, #68]	@ (80007dc <HAL_CAN_MspInit+0xbc>)
 8000796:	f001 f8db 	bl	8001950 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800079a:	2302      	movs	r3, #2
 800079c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079e:	2302      	movs	r3, #2
 80007a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a6:	2303      	movs	r3, #3
 80007a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80007aa:	2309      	movs	r3, #9
 80007ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	4619      	mov	r1, r3
 80007b4:	4809      	ldr	r0, [pc, #36]	@ (80007dc <HAL_CAN_MspInit+0xbc>)
 80007b6:	f001 f8cb 	bl	8001950 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2100      	movs	r1, #0
 80007be:	2014      	movs	r0, #20
 80007c0:	f001 f88f 	bl	80018e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80007c4:	2014      	movs	r0, #20
 80007c6:	f001 f8a8 	bl	800191a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80007ca:	bf00      	nop
 80007cc:	3728      	adds	r7, #40	@ 0x28
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40006400 	.word	0x40006400
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40020c00 	.word	0x40020c00

080007e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <NMI_Handler+0x4>

080007e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <HardFault_Handler+0x4>

080007f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f4:	bf00      	nop
 80007f6:	e7fd      	b.n	80007f4 <MemManage_Handler+0x4>

080007f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <BusFault_Handler+0x4>

08000800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <UsageFault_Handler+0x4>

08000808 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr

08000816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000836:	f000 f89b 	bl	8000970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
	...

08000840 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000844:	4802      	ldr	r0, [pc, #8]	@ (8000850 <CAN1_RX0_IRQHandler+0x10>)
 8000846:	f000 fd42 	bl	80012ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000028 	.word	0x20000028

08000854 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000858:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <SystemInit+0x20>)
 800085a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800085e:	4a05      	ldr	r2, [pc, #20]	@ (8000874 <SystemInit+0x20>)
 8000860:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000864:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	e000ed00 	.word	0xe000ed00

08000878 <Reset_Handler>:
 8000878:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008b0 <LoopFillZerobss+0xe>
 800087c:	f7ff ffea 	bl	8000854 <SystemInit>
 8000880:	480c      	ldr	r0, [pc, #48]	@ (80008b4 <LoopFillZerobss+0x12>)
 8000882:	490d      	ldr	r1, [pc, #52]	@ (80008b8 <LoopFillZerobss+0x16>)
 8000884:	4a0d      	ldr	r2, [pc, #52]	@ (80008bc <LoopFillZerobss+0x1a>)
 8000886:	2300      	movs	r3, #0
 8000888:	e002      	b.n	8000890 <LoopCopyDataInit>

0800088a <CopyDataInit>:
 800088a:	58d4      	ldr	r4, [r2, r3]
 800088c:	50c4      	str	r4, [r0, r3]
 800088e:	3304      	adds	r3, #4

08000890 <LoopCopyDataInit>:
 8000890:	18c4      	adds	r4, r0, r3
 8000892:	428c      	cmp	r4, r1
 8000894:	d3f9      	bcc.n	800088a <CopyDataInit>
 8000896:	4a0a      	ldr	r2, [pc, #40]	@ (80008c0 <LoopFillZerobss+0x1e>)
 8000898:	4c0a      	ldr	r4, [pc, #40]	@ (80008c4 <LoopFillZerobss+0x22>)
 800089a:	2300      	movs	r3, #0
 800089c:	e001      	b.n	80008a2 <LoopFillZerobss>

0800089e <FillZerobss>:
 800089e:	6013      	str	r3, [r2, #0]
 80008a0:	3204      	adds	r2, #4

080008a2 <LoopFillZerobss>:
 80008a2:	42a2      	cmp	r2, r4
 80008a4:	d3fb      	bcc.n	800089e <FillZerobss>
 80008a6:	f003 ff8b 	bl	80047c0 <__libc_init_array>
 80008aa:	f7ff fe23 	bl	80004f4 <main>
 80008ae:	4770      	bx	lr
 80008b0:	20020000 	.word	0x20020000
 80008b4:	20000000 	.word	0x20000000
 80008b8:	2000000c 	.word	0x2000000c
 80008bc:	0800498c 	.word	0x0800498c
 80008c0:	2000000c 	.word	0x2000000c
 80008c4:	20000994 	.word	0x20000994

080008c8 <ADC_IRQHandler>:
 80008c8:	e7fe      	b.n	80008c8 <ADC_IRQHandler>
	...

080008cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80008d0:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <HAL_Init+0x40>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a0d      	ldr	r2, [pc, #52]	@ (800090c <HAL_Init+0x40>)
 80008d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80008dc:	4b0b      	ldr	r3, [pc, #44]	@ (800090c <HAL_Init+0x40>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <HAL_Init+0x40>)
 80008e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008e8:	4b08      	ldr	r3, [pc, #32]	@ (800090c <HAL_Init+0x40>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a07      	ldr	r2, [pc, #28]	@ (800090c <HAL_Init+0x40>)
 80008ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008f4:	2003      	movs	r0, #3
 80008f6:	f000 ffe9 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008fa:	200f      	movs	r0, #15
 80008fc:	f000 f808 	bl	8000910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000900:	f7ff fee6 	bl	80006d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40023c00 	.word	0x40023c00

08000910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <HAL_InitTick+0x54>)
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <HAL_InitTick+0x58>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	4619      	mov	r1, r3
 8000922:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000926:	fbb3 f3f1 	udiv	r3, r3, r1
 800092a:	fbb2 f3f3 	udiv	r3, r2, r3
 800092e:	4618      	mov	r0, r3
 8000930:	f001 f801 	bl	8001936 <HAL_SYSTICK_Config>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800093a:	2301      	movs	r3, #1
 800093c:	e00e      	b.n	800095c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2b0f      	cmp	r3, #15
 8000942:	d80a      	bhi.n	800095a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000944:	2200      	movs	r2, #0
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800094c:	f000 ffc9 	bl	80018e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000950:	4a06      	ldr	r2, [pc, #24]	@ (800096c <HAL_InitTick+0x5c>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000956:	2300      	movs	r3, #0
 8000958:	e000      	b.n	800095c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800095a:	2301      	movs	r3, #1
}
 800095c:	4618      	mov	r0, r3
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000000 	.word	0x20000000
 8000968:	20000008 	.word	0x20000008
 800096c:	20000004 	.word	0x20000004

08000970 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <HAL_IncTick+0x20>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	461a      	mov	r2, r3
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <HAL_IncTick+0x24>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4413      	add	r3, r2
 8000980:	4a04      	ldr	r2, [pc, #16]	@ (8000994 <HAL_IncTick+0x24>)
 8000982:	6013      	str	r3, [r2, #0]
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	20000008 	.word	0x20000008
 8000994:	20000050 	.word	0x20000050

08000998 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  return uwTick;
 800099c:	4b03      	ldr	r3, [pc, #12]	@ (80009ac <HAL_GetTick+0x14>)
 800099e:	681b      	ldr	r3, [r3, #0]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	20000050 	.word	0x20000050

080009b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009b8:	f7ff ffee 	bl	8000998 <HAL_GetTick>
 80009bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80009c8:	d005      	beq.n	80009d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ca:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <HAL_Delay+0x44>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	461a      	mov	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	4413      	add	r3, r2
 80009d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009d6:	bf00      	nop
 80009d8:	f7ff ffde 	bl	8000998 <HAL_GetTick>
 80009dc:	4602      	mov	r2, r0
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d8f7      	bhi.n	80009d8 <HAL_Delay+0x28>
  {
  }
}
 80009e8:	bf00      	nop
 80009ea:	bf00      	nop
 80009ec:	3710      	adds	r7, #16
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000008 	.word	0x20000008

080009f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d101      	bne.n	8000a0a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a06:	2301      	movs	r3, #1
 8000a08:	e0ed      	b.n	8000be6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d102      	bne.n	8000a1c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000a16:	6878      	ldr	r0, [r7, #4]
 8000a18:	f7ff fe82 	bl	8000720 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 0201 	orr.w	r2, r2, #1
 8000a2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a2c:	f7ff ffb4 	bl	8000998 <HAL_GetTick>
 8000a30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a32:	e012      	b.n	8000a5a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a34:	f7ff ffb0 	bl	8000998 <HAL_GetTick>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	2b0a      	cmp	r3, #10
 8000a40:	d90b      	bls.n	8000a5a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2205      	movs	r2, #5
 8000a52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e0c5      	b.n	8000be6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f003 0301 	and.w	r3, r3, #1
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d0e5      	beq.n	8000a34 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f022 0202 	bic.w	r2, r2, #2
 8000a76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a78:	f7ff ff8e 	bl	8000998 <HAL_GetTick>
 8000a7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a7e:	e012      	b.n	8000aa6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a80:	f7ff ff8a 	bl	8000998 <HAL_GetTick>
 8000a84:	4602      	mov	r2, r0
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	2b0a      	cmp	r3, #10
 8000a8c:	d90b      	bls.n	8000aa6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2205      	movs	r2, #5
 8000a9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e09f      	b.n	8000be6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	f003 0302 	and.w	r3, r3, #2
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d1e5      	bne.n	8000a80 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	7e1b      	ldrb	r3, [r3, #24]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d108      	bne.n	8000ace <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	e007      	b.n	8000ade <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000adc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	7e5b      	ldrb	r3, [r3, #25]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d108      	bne.n	8000af8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	e007      	b.n	8000b08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000b06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	7e9b      	ldrb	r3, [r3, #26]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d108      	bne.n	8000b22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f042 0220 	orr.w	r2, r2, #32
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	e007      	b.n	8000b32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f022 0220 	bic.w	r2, r2, #32
 8000b30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	7edb      	ldrb	r3, [r3, #27]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d108      	bne.n	8000b4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f022 0210 	bic.w	r2, r2, #16
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	e007      	b.n	8000b5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f042 0210 	orr.w	r2, r2, #16
 8000b5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	7f1b      	ldrb	r3, [r3, #28]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d108      	bne.n	8000b76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f042 0208 	orr.w	r2, r2, #8
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	e007      	b.n	8000b86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f022 0208 	bic.w	r2, r2, #8
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	7f5b      	ldrb	r3, [r3, #29]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d108      	bne.n	8000ba0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f042 0204 	orr.w	r2, r2, #4
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	e007      	b.n	8000bb0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f022 0204 	bic.w	r2, r2, #4
 8000bae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	689a      	ldr	r2, [r3, #8]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	431a      	orrs	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	691b      	ldr	r3, [r3, #16]
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	695b      	ldr	r3, [r3, #20]
 8000bc4:	ea42 0103 	orr.w	r1, r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	1e5a      	subs	r2, r3, #1
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2201      	movs	r2, #1
 8000be0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3710      	adds	r7, #16
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b087      	sub	sp, #28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c00:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8000c02:	7dfb      	ldrb	r3, [r7, #23]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d003      	beq.n	8000c10 <HAL_CAN_ConfigFilter+0x20>
 8000c08:	7dfb      	ldrb	r3, [r7, #23]
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	f040 80be 	bne.w	8000d8c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000c10:	4b65      	ldr	r3, [pc, #404]	@ (8000da8 <HAL_CAN_ConfigFilter+0x1b8>)
 8000c12:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c1a:	f043 0201 	orr.w	r2, r3, #1
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c2a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c3e:	021b      	lsls	r3, r3, #8
 8000c40:	431a      	orrs	r2, r3
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	695b      	ldr	r3, [r3, #20]
 8000c4c:	f003 031f 	and.w	r3, r3, #31
 8000c50:	2201      	movs	r2, #1
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	401a      	ands	r2, r3
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	69db      	ldr	r3, [r3, #28]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d123      	bne.n	8000cba <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	401a      	ands	r2, r3
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c90:	683a      	ldr	r2, [r7, #0]
 8000c92:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c94:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	3248      	adds	r2, #72	@ 0x48
 8000c9a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cb0:	6939      	ldr	r1, [r7, #16]
 8000cb2:	3348      	adds	r3, #72	@ 0x48
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	440b      	add	r3, r1
 8000cb8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d122      	bne.n	8000d08 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cde:	683a      	ldr	r2, [r7, #0]
 8000ce0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ce2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	3248      	adds	r2, #72	@ 0x48
 8000ce8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cfc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cfe:	6939      	ldr	r1, [r7, #16]
 8000d00:	3348      	adds	r3, #72	@ 0x48
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	440b      	add	r3, r1
 8000d06:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d109      	bne.n	8000d24 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	43db      	mvns	r3, r3
 8000d1a:	401a      	ands	r2, r3
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000d22:	e007      	b.n	8000d34 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	431a      	orrs	r2, r3
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	691b      	ldr	r3, [r3, #16]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d109      	bne.n	8000d50 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	43db      	mvns	r3, r3
 8000d46:	401a      	ands	r2, r3
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000d4e:	e007      	b.n	8000d60 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	431a      	orrs	r2, r3
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	6a1b      	ldr	r3, [r3, #32]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d107      	bne.n	8000d78 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	431a      	orrs	r2, r3
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d7e:	f023 0201 	bic.w	r2, r3, #1
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e006      	b.n	8000d9a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d90:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
  }
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	371c      	adds	r7, #28
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	40006400 	.word	0x40006400

08000dac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d12e      	bne.n	8000e1e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 0201 	bic.w	r2, r2, #1
 8000dd6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000dd8:	f7ff fdde 	bl	8000998 <HAL_GetTick>
 8000ddc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000dde:	e012      	b.n	8000e06 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000de0:	f7ff fdda 	bl	8000998 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	2b0a      	cmp	r3, #10
 8000dec:	d90b      	bls.n	8000e06 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2205      	movs	r2, #5
 8000dfe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	e012      	b.n	8000e2c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f003 0301 	and.w	r3, r3, #1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1e5      	bne.n	8000de0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	e006      	b.n	8000e2c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e22:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
  }
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b089      	sub	sp, #36	@ 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
 8000e40:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e48:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e52:	7ffb      	ldrb	r3, [r7, #31]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d003      	beq.n	8000e60 <HAL_CAN_AddTxMessage+0x2c>
 8000e58:	7ffb      	ldrb	r3, [r7, #31]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	f040 80ad 	bne.w	8000fba <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10a      	bne.n	8000e80 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d105      	bne.n	8000e80 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 8095 	beq.w	8000faa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	0e1b      	lsrs	r3, r3, #24
 8000e84:	f003 0303 	and.w	r3, r3, #3
 8000e88:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d10d      	bne.n	8000eb8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000ea6:	68f9      	ldr	r1, [r7, #12]
 8000ea8:	6809      	ldr	r1, [r1, #0]
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3318      	adds	r3, #24
 8000eb0:	011b      	lsls	r3, r3, #4
 8000eb2:	440b      	add	r3, r1
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	e00f      	b.n	8000ed8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ec2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ec8:	68f9      	ldr	r1, [r7, #12]
 8000eca:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000ecc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	3318      	adds	r3, #24
 8000ed2:	011b      	lsls	r3, r3, #4
 8000ed4:	440b      	add	r3, r1
 8000ed6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6819      	ldr	r1, [r3, #0]
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	691a      	ldr	r2, [r3, #16]
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3318      	adds	r3, #24
 8000ee4:	011b      	lsls	r3, r3, #4
 8000ee6:	440b      	add	r3, r1
 8000ee8:	3304      	adds	r3, #4
 8000eea:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	7d1b      	ldrb	r3, [r3, #20]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d111      	bne.n	8000f18 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	3318      	adds	r3, #24
 8000efc:	011b      	lsls	r3, r3, #4
 8000efe:	4413      	add	r3, r2
 8000f00:	3304      	adds	r3, #4
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68fa      	ldr	r2, [r7, #12]
 8000f06:	6811      	ldr	r1, [r2, #0]
 8000f08:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	3318      	adds	r3, #24
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	440b      	add	r3, r1
 8000f14:	3304      	adds	r3, #4
 8000f16:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3307      	adds	r3, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	061a      	lsls	r2, r3, #24
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	3306      	adds	r3, #6
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	041b      	lsls	r3, r3, #16
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3305      	adds	r3, #5
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	4313      	orrs	r3, r2
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	3204      	adds	r2, #4
 8000f38:	7812      	ldrb	r2, [r2, #0]
 8000f3a:	4610      	mov	r0, r2
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	6811      	ldr	r1, [r2, #0]
 8000f40:	ea43 0200 	orr.w	r2, r3, r0
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	440b      	add	r3, r1
 8000f4a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000f4e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3303      	adds	r3, #3
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	061a      	lsls	r2, r3, #24
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	041b      	lsls	r3, r3, #16
 8000f60:	431a      	orrs	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3301      	adds	r3, #1
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	021b      	lsls	r3, r3, #8
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	7812      	ldrb	r2, [r2, #0]
 8000f70:	4610      	mov	r0, r2
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	6811      	ldr	r1, [r2, #0]
 8000f76:	ea43 0200 	orr.w	r2, r3, r0
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	011b      	lsls	r3, r3, #4
 8000f7e:	440b      	add	r3, r1
 8000f80:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000f84:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	3318      	adds	r3, #24
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	4413      	add	r3, r2
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68fa      	ldr	r2, [r7, #12]
 8000f96:	6811      	ldr	r1, [r2, #0]
 8000f98:	f043 0201 	orr.w	r2, r3, #1
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3318      	adds	r3, #24
 8000fa0:	011b      	lsls	r3, r3, #4
 8000fa2:	440b      	add	r3, r1
 8000fa4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e00e      	b.n	8000fc8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e006      	b.n	8000fc8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fbe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
  }
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3724      	adds	r7, #36	@ 0x24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fe6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8000fe8:	7afb      	ldrb	r3, [r7, #11]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d002      	beq.n	8000ff4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8000fee:	7afb      	ldrb	r3, [r7, #11]
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d11d      	bne.n	8001030 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d002      	beq.n	8001008 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3301      	adds	r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	3301      	adds	r3, #1
 800101a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d002      	beq.n	8001030 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	3301      	adds	r3, #1
 800102e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001030:	68fb      	ldr	r3, [r7, #12]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800103e:	b480      	push	{r7}
 8001040:	b087      	sub	sp, #28
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
 800104a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001052:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001054:	7dfb      	ldrb	r3, [r7, #23]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d003      	beq.n	8001062 <HAL_CAN_GetRxMessage+0x24>
 800105a:	7dfb      	ldrb	r3, [r7, #23]
 800105c:	2b02      	cmp	r3, #2
 800105e:	f040 8103 	bne.w	8001268 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d10e      	bne.n	8001086 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	f003 0303 	and.w	r3, r3, #3
 8001072:	2b00      	cmp	r3, #0
 8001074:	d116      	bne.n	80010a4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e0f7      	b.n	8001276 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	2b00      	cmp	r3, #0
 8001092:	d107      	bne.n	80010a4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001098:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e0e8      	b.n	8001276 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	331b      	adds	r3, #27
 80010ac:	011b      	lsls	r3, r3, #4
 80010ae:	4413      	add	r3, r2
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 0204 	and.w	r2, r3, #4
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d10c      	bne.n	80010dc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	331b      	adds	r3, #27
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	4413      	add	r3, r2
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	0d5b      	lsrs	r3, r3, #21
 80010d2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	e00b      	b.n	80010f4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	331b      	adds	r3, #27
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	4413      	add	r3, r2
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	08db      	lsrs	r3, r3, #3
 80010ec:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	331b      	adds	r3, #27
 80010fc:	011b      	lsls	r3, r3, #4
 80010fe:	4413      	add	r3, r2
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0202 	and.w	r2, r3, #2
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	331b      	adds	r3, #27
 8001112:	011b      	lsls	r3, r3, #4
 8001114:	4413      	add	r3, r2
 8001116:	3304      	adds	r3, #4
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0308 	and.w	r3, r3, #8
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2208      	movs	r2, #8
 8001126:	611a      	str	r2, [r3, #16]
 8001128:	e00b      	b.n	8001142 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	331b      	adds	r3, #27
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	4413      	add	r3, r2
 8001136:	3304      	adds	r3, #4
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 020f 	and.w	r2, r3, #15
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	331b      	adds	r3, #27
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	4413      	add	r3, r2
 800114e:	3304      	adds	r3, #4
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	0a1b      	lsrs	r3, r3, #8
 8001154:	b2da      	uxtb	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	331b      	adds	r3, #27
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	4413      	add	r3, r2
 8001166:	3304      	adds	r3, #4
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	0c1b      	lsrs	r3, r3, #16
 800116c:	b29a      	uxth	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	011b      	lsls	r3, r3, #4
 800117a:	4413      	add	r3, r2
 800117c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	b2da      	uxtb	r2, r3
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	4413      	add	r3, r2
 8001192:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	0a1a      	lsrs	r2, r3, #8
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	3301      	adds	r3, #1
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	4413      	add	r3, r2
 80011ac:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	0c1a      	lsrs	r2, r3, #16
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	3302      	adds	r3, #2
 80011b8:	b2d2      	uxtb	r2, r2
 80011ba:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	4413      	add	r3, r2
 80011c6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	0e1a      	lsrs	r2, r3, #24
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	3303      	adds	r3, #3
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	4413      	add	r3, r2
 80011e0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3304      	adds	r3, #4
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	4413      	add	r3, r2
 80011f8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	0a1a      	lsrs	r2, r3, #8
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	3305      	adds	r3, #5
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4413      	add	r3, r2
 8001212:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	0c1a      	lsrs	r2, r3, #16
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	3306      	adds	r3, #6
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	4413      	add	r3, r2
 800122c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	0e1a      	lsrs	r2, r3, #24
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	3307      	adds	r3, #7
 8001238:	b2d2      	uxtb	r2, r2
 800123a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d108      	bne.n	8001254 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68da      	ldr	r2, [r3, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f042 0220 	orr.w	r2, r2, #32
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	e007      	b.n	8001264 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	691a      	ldr	r2, [r3, #16]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f042 0220 	orr.w	r2, r2, #32
 8001262:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001264:	2300      	movs	r3, #0
 8001266:	e006      	b.n	8001276 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800126c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
  }
}
 8001276:	4618      	mov	r0, r3
 8001278:	371c      	adds	r7, #28
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001282:	b480      	push	{r7}
 8001284:	b085      	sub	sp, #20
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
 800128a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001292:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d002      	beq.n	80012a0 <HAL_CAN_ActivateNotification+0x1e>
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	2b02      	cmp	r3, #2
 800129e:	d109      	bne.n	80012b4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	6959      	ldr	r1, [r3, #20]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	683a      	ldr	r2, [r7, #0]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e006      	b.n	80012c2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
  }
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b08a      	sub	sp, #40	@ 0x28
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	695b      	ldr	r3, [r3, #20]
 80012e0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	2b00      	cmp	r3, #0
 8001312:	d07c      	beq.n	800140e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	2b00      	cmp	r3, #0
 800131c:	d023      	beq.n	8001366 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2201      	movs	r2, #1
 8001324:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 f983 	bl	800163c <HAL_CAN_TxMailbox0CompleteCallback>
 8001336:	e016      	b.n	8001366 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	2b00      	cmp	r3, #0
 8001340:	d004      	beq.n	800134c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001344:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001348:	627b      	str	r3, [r7, #36]	@ 0x24
 800134a:	e00c      	b.n	8001366 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	f003 0308 	and.w	r3, r3, #8
 8001352:	2b00      	cmp	r3, #0
 8001354:	d004      	beq.n	8001360 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001358:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
 800135e:	e002      	b.n	8001366 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f989 	bl	8001678 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800136c:	2b00      	cmp	r3, #0
 800136e:	d024      	beq.n	80013ba <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001378:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f000 f963 	bl	8001650 <HAL_CAN_TxMailbox1CompleteCallback>
 800138a:	e016      	b.n	80013ba <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001392:	2b00      	cmp	r3, #0
 8001394:	d004      	beq.n	80013a0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001398:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
 800139e:	e00c      	b.n	80013ba <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d004      	beq.n	80013b4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80013aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013b2:	e002      	b.n	80013ba <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 f969 	bl	800168c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d024      	beq.n	800140e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d003      	beq.n	80013e0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f000 f943 	bl	8001664 <HAL_CAN_TxMailbox2CompleteCallback>
 80013de:	e016      	b.n	800140e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d004      	beq.n	80013f4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80013ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013f2:	e00c      	b.n	800140e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d004      	beq.n	8001408 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80013fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
 8001406:	e002      	b.n	800140e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f000 f949 	bl	80016a0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800140e:	6a3b      	ldr	r3, [r7, #32]
 8001410:	f003 0308 	and.w	r3, r3, #8
 8001414:	2b00      	cmp	r3, #0
 8001416:	d00c      	beq.n	8001432 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	f003 0310 	and.w	r3, r3, #16
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2210      	movs	r2, #16
 8001430:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001432:	6a3b      	ldr	r3, [r7, #32]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00b      	beq.n	8001454 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	d006      	beq.n	8001454 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2208      	movs	r2, #8
 800144c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 f930 	bl	80016b4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001454:	6a3b      	ldr	r3, [r7, #32]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d009      	beq.n	8001472 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	2b00      	cmp	r3, #0
 800146a:	d002      	beq.n	8001472 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f001 f86f 	bl	8002550 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001472:	6a3b      	ldr	r3, [r7, #32]
 8001474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001478:	2b00      	cmp	r3, #0
 800147a:	d00c      	beq.n	8001496 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	f003 0310 	and.w	r3, r3, #16
 8001482:	2b00      	cmp	r3, #0
 8001484:	d007      	beq.n	8001496 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001488:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2210      	movs	r2, #16
 8001494:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001496:	6a3b      	ldr	r3, [r7, #32]
 8001498:	f003 0320 	and.w	r3, r3, #32
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00b      	beq.n	80014b8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d006      	beq.n	80014b8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2208      	movs	r2, #8
 80014b0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 f912 	bl	80016dc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80014b8:	6a3b      	ldr	r3, [r7, #32]
 80014ba:	f003 0310 	and.w	r3, r3, #16
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d009      	beq.n	80014d6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	f003 0303 	and.w	r3, r3, #3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 f8f9 	bl	80016c8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80014d6:	6a3b      	ldr	r3, [r7, #32]
 80014d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00b      	beq.n	80014f8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	f003 0310 	and.w	r3, r3, #16
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d006      	beq.n	80014f8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2210      	movs	r2, #16
 80014f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f8fc 	bl	80016f0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80014f8:	6a3b      	ldr	r3, [r7, #32]
 80014fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d00b      	beq.n	800151a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	f003 0308 	and.w	r3, r3, #8
 8001508:	2b00      	cmp	r3, #0
 800150a:	d006      	beq.n	800151a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2208      	movs	r2, #8
 8001512:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 f8f5 	bl	8001704 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800151a:	6a3b      	ldr	r3, [r7, #32]
 800151c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d07b      	beq.n	800161c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	2b00      	cmp	r3, #0
 800152c:	d072      	beq.n	8001614 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800152e:	6a3b      	ldr	r3, [r7, #32]
 8001530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001534:	2b00      	cmp	r3, #0
 8001536:	d008      	beq.n	800154a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800154a:	6a3b      	ldr	r3, [r7, #32]
 800154c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001550:	2b00      	cmp	r3, #0
 8001552:	d008      	beq.n	8001566 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	f043 0302 	orr.w	r3, r3, #2
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001576:	2b00      	cmp	r3, #0
 8001578:	d003      	beq.n	8001582 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800157a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001582:	6a3b      	ldr	r3, [r7, #32]
 8001584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001588:	2b00      	cmp	r3, #0
 800158a:	d043      	beq.n	8001614 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001592:	2b00      	cmp	r3, #0
 8001594:	d03e      	beq.n	8001614 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800159c:	2b60      	cmp	r3, #96	@ 0x60
 800159e:	d02b      	beq.n	80015f8 <HAL_CAN_IRQHandler+0x32a>
 80015a0:	2b60      	cmp	r3, #96	@ 0x60
 80015a2:	d82e      	bhi.n	8001602 <HAL_CAN_IRQHandler+0x334>
 80015a4:	2b50      	cmp	r3, #80	@ 0x50
 80015a6:	d022      	beq.n	80015ee <HAL_CAN_IRQHandler+0x320>
 80015a8:	2b50      	cmp	r3, #80	@ 0x50
 80015aa:	d82a      	bhi.n	8001602 <HAL_CAN_IRQHandler+0x334>
 80015ac:	2b40      	cmp	r3, #64	@ 0x40
 80015ae:	d019      	beq.n	80015e4 <HAL_CAN_IRQHandler+0x316>
 80015b0:	2b40      	cmp	r3, #64	@ 0x40
 80015b2:	d826      	bhi.n	8001602 <HAL_CAN_IRQHandler+0x334>
 80015b4:	2b30      	cmp	r3, #48	@ 0x30
 80015b6:	d010      	beq.n	80015da <HAL_CAN_IRQHandler+0x30c>
 80015b8:	2b30      	cmp	r3, #48	@ 0x30
 80015ba:	d822      	bhi.n	8001602 <HAL_CAN_IRQHandler+0x334>
 80015bc:	2b10      	cmp	r3, #16
 80015be:	d002      	beq.n	80015c6 <HAL_CAN_IRQHandler+0x2f8>
 80015c0:	2b20      	cmp	r3, #32
 80015c2:	d005      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80015c4:	e01d      	b.n	8001602 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80015c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c8:	f043 0308 	orr.w	r3, r3, #8
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015ce:	e019      	b.n	8001604 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80015d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d2:	f043 0310 	orr.w	r3, r3, #16
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015d8:	e014      	b.n	8001604 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80015da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015dc:	f043 0320 	orr.w	r3, r3, #32
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015e2:	e00f      	b.n	8001604 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80015e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015ec:	e00a      	b.n	8001604 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80015ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015f6:	e005      	b.n	8001604 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80015f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015fe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001600:	e000      	b.n	8001604 <HAL_CAN_IRQHandler+0x336>
            break;
 8001602:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	699a      	ldr	r2, [r3, #24]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001612:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2204      	movs	r2, #4
 800161a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161e:	2b00      	cmp	r3, #0
 8001620:	d008      	beq.n	8001634 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f872 	bl	8001718 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001634:	bf00      	nop
 8001636:	3728      	adds	r7, #40	@ 0x28
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800173c:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <__NVIC_SetPriorityGrouping+0x44>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001748:	4013      	ands	r3, r2
 800174a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001754:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800175c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800175e:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <__NVIC_SetPriorityGrouping+0x44>)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	60d3      	str	r3, [r2, #12]
}
 8001764:	bf00      	nop
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001778:	4b04      	ldr	r3, [pc, #16]	@ (800178c <__NVIC_GetPriorityGrouping+0x18>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	f003 0307 	and.w	r3, r3, #7
}
 8001782:	4618      	mov	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800179a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	db0b      	blt.n	80017ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	f003 021f 	and.w	r2, r3, #31
 80017a8:	4907      	ldr	r1, [pc, #28]	@ (80017c8 <__NVIC_EnableIRQ+0x38>)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	095b      	lsrs	r3, r3, #5
 80017b0:	2001      	movs	r0, #1
 80017b2:	fa00 f202 	lsl.w	r2, r0, r2
 80017b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000e100 	.word	0xe000e100

080017cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	6039      	str	r1, [r7, #0]
 80017d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	db0a      	blt.n	80017f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	490c      	ldr	r1, [pc, #48]	@ (8001818 <__NVIC_SetPriority+0x4c>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	0112      	lsls	r2, r2, #4
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	440b      	add	r3, r1
 80017f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f4:	e00a      	b.n	800180c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4908      	ldr	r1, [pc, #32]	@ (800181c <__NVIC_SetPriority+0x50>)
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	3b04      	subs	r3, #4
 8001804:	0112      	lsls	r2, r2, #4
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	440b      	add	r3, r1
 800180a:	761a      	strb	r2, [r3, #24]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000e100 	.word	0xe000e100
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001820:	b480      	push	{r7}
 8001822:	b089      	sub	sp, #36	@ 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f1c3 0307 	rsb	r3, r3, #7
 800183a:	2b04      	cmp	r3, #4
 800183c:	bf28      	it	cs
 800183e:	2304      	movcs	r3, #4
 8001840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3304      	adds	r3, #4
 8001846:	2b06      	cmp	r3, #6
 8001848:	d902      	bls.n	8001850 <NVIC_EncodePriority+0x30>
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3b03      	subs	r3, #3
 800184e:	e000      	b.n	8001852 <NVIC_EncodePriority+0x32>
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43da      	mvns	r2, r3
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	401a      	ands	r2, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001868:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	fa01 f303 	lsl.w	r3, r1, r3
 8001872:	43d9      	mvns	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	4313      	orrs	r3, r2
         );
}
 800187a:	4618      	mov	r0, r3
 800187c:	3724      	adds	r7, #36	@ 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018ac:	f7ff ff8e 	bl	80017cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff29 	bl	800172c <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f4:	f7ff ff3e 	bl	8001774 <__NVIC_GetPriorityGrouping>
 80018f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7ff ff8e 	bl	8001820 <NVIC_EncodePriority>
 8001904:	4602      	mov	r2, r0
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4611      	mov	r1, r2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff5d 	bl	80017cc <__NVIC_SetPriority>
}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff31 	bl	8001790 <__NVIC_EnableIRQ>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffa2 	bl	8001888 <SysTick_Config>
 8001944:	4603      	mov	r3, r0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001950:	b480      	push	{r7}
 8001952:	b089      	sub	sp, #36	@ 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001962:	2300      	movs	r3, #0
 8001964:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	e16b      	b.n	8001c44 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800196c:	2201      	movs	r2, #1
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	4013      	ands	r3, r2
 800197e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	429a      	cmp	r2, r3
 8001986:	f040 815a 	bne.w	8001c3e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	2b01      	cmp	r3, #1
 8001994:	d005      	beq.n	80019a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d130      	bne.n	8001a04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4013      	ands	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d8:	2201      	movs	r2, #1
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	43db      	mvns	r3, r3
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4013      	ands	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	091b      	lsrs	r3, r3, #4
 80019ee:	f003 0201 	and.w	r2, r3, #1
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	2b03      	cmp	r3, #3
 8001a0e:	d017      	beq.n	8001a40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 0303 	and.w	r3, r3, #3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d123      	bne.n	8001a94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	08da      	lsrs	r2, r3, #3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3208      	adds	r2, #8
 8001a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	220f      	movs	r2, #15
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	08da      	lsrs	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3208      	adds	r2, #8
 8001a8e:	69b9      	ldr	r1, [r7, #24]
 8001a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0203 	and.w	r2, r3, #3
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 80b4 	beq.w	8001c3e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b60      	ldr	r3, [pc, #384]	@ (8001c5c <HAL_GPIO_Init+0x30c>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	4a5f      	ldr	r2, [pc, #380]	@ (8001c5c <HAL_GPIO_Init+0x30c>)
 8001ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c5c <HAL_GPIO_Init+0x30c>)
 8001ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001af2:	4a5b      	ldr	r2, [pc, #364]	@ (8001c60 <HAL_GPIO_Init+0x310>)
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	089b      	lsrs	r3, r3, #2
 8001af8:	3302      	adds	r3, #2
 8001afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	220f      	movs	r2, #15
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4013      	ands	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a52      	ldr	r2, [pc, #328]	@ (8001c64 <HAL_GPIO_Init+0x314>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d02b      	beq.n	8001b76 <HAL_GPIO_Init+0x226>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a51      	ldr	r2, [pc, #324]	@ (8001c68 <HAL_GPIO_Init+0x318>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d025      	beq.n	8001b72 <HAL_GPIO_Init+0x222>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a50      	ldr	r2, [pc, #320]	@ (8001c6c <HAL_GPIO_Init+0x31c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d01f      	beq.n	8001b6e <HAL_GPIO_Init+0x21e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4f      	ldr	r2, [pc, #316]	@ (8001c70 <HAL_GPIO_Init+0x320>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d019      	beq.n	8001b6a <HAL_GPIO_Init+0x21a>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a4e      	ldr	r2, [pc, #312]	@ (8001c74 <HAL_GPIO_Init+0x324>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0x216>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4d      	ldr	r2, [pc, #308]	@ (8001c78 <HAL_GPIO_Init+0x328>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00d      	beq.n	8001b62 <HAL_GPIO_Init+0x212>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4c      	ldr	r2, [pc, #304]	@ (8001c7c <HAL_GPIO_Init+0x32c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_GPIO_Init+0x20e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4b      	ldr	r2, [pc, #300]	@ (8001c80 <HAL_GPIO_Init+0x330>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d101      	bne.n	8001b5a <HAL_GPIO_Init+0x20a>
 8001b56:	2307      	movs	r3, #7
 8001b58:	e00e      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b5a:	2308      	movs	r3, #8
 8001b5c:	e00c      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b5e:	2306      	movs	r3, #6
 8001b60:	e00a      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b62:	2305      	movs	r3, #5
 8001b64:	e008      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b66:	2304      	movs	r3, #4
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e004      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e002      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b76:	2300      	movs	r3, #0
 8001b78:	69fa      	ldr	r2, [r7, #28]
 8001b7a:	f002 0203 	and.w	r2, r2, #3
 8001b7e:	0092      	lsls	r2, r2, #2
 8001b80:	4093      	lsls	r3, r2
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b88:	4935      	ldr	r1, [pc, #212]	@ (8001c60 <HAL_GPIO_Init+0x310>)
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	3302      	adds	r3, #2
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b96:	4b3b      	ldr	r3, [pc, #236]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bba:	4a32      	ldr	r2, [pc, #200]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bc0:	4b30      	ldr	r3, [pc, #192]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d003      	beq.n	8001be4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001be4:	4a27      	ldr	r2, [pc, #156]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bea:	4b26      	ldr	r3, [pc, #152]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c38:	4a12      	ldr	r2, [pc, #72]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3301      	adds	r3, #1
 8001c42:	61fb      	str	r3, [r7, #28]
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	2b0f      	cmp	r3, #15
 8001c48:	f67f ae90 	bls.w	800196c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	3724      	adds	r7, #36	@ 0x24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40013800 	.word	0x40013800
 8001c64:	40020000 	.word	0x40020000
 8001c68:	40020400 	.word	0x40020400
 8001c6c:	40020800 	.word	0x40020800
 8001c70:	40020c00 	.word	0x40020c00
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40021400 	.word	0x40021400
 8001c7c:	40021800 	.word	0x40021800
 8001c80:	40021c00 	.word	0x40021c00
 8001c84:	40013c00 	.word	0x40013c00

08001c88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e267      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d075      	beq.n	8001d92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ca6:	4b88      	ldr	r3, [pc, #544]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 030c 	and.w	r3, r3, #12
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d00c      	beq.n	8001ccc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cb2:	4b85      	ldr	r3, [pc, #532]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d112      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cbe:	4b82      	ldr	r3, [pc, #520]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cca:	d10b      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ccc:	4b7e      	ldr	r3, [pc, #504]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d05b      	beq.n	8001d90 <HAL_RCC_OscConfig+0x108>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d157      	bne.n	8001d90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e242      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cec:	d106      	bne.n	8001cfc <HAL_RCC_OscConfig+0x74>
 8001cee:	4b76      	ldr	r3, [pc, #472]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a75      	ldr	r2, [pc, #468]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	e01d      	b.n	8001d38 <HAL_RCC_OscConfig+0xb0>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d04:	d10c      	bne.n	8001d20 <HAL_RCC_OscConfig+0x98>
 8001d06:	4b70      	ldr	r3, [pc, #448]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	4b6d      	ldr	r3, [pc, #436]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a6c      	ldr	r2, [pc, #432]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	e00b      	b.n	8001d38 <HAL_RCC_OscConfig+0xb0>
 8001d20:	4b69      	ldr	r3, [pc, #420]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a68      	ldr	r2, [pc, #416]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b66      	ldr	r3, [pc, #408]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a65      	ldr	r2, [pc, #404]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d013      	beq.n	8001d68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d40:	f7fe fe2a 	bl	8000998 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7fe fe26 	bl	8000998 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e207      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0xc0>
 8001d66:	e014      	b.n	8001d92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7fe fe16 	bl	8000998 <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d70:	f7fe fe12 	bl	8000998 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b64      	cmp	r3, #100	@ 0x64
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e1f3      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d82:	4b51      	ldr	r3, [pc, #324]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f0      	bne.n	8001d70 <HAL_RCC_OscConfig+0xe8>
 8001d8e:	e000      	b.n	8001d92 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d063      	beq.n	8001e66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 030c 	and.w	r3, r3, #12
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00b      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001daa:	4b47      	ldr	r3, [pc, #284]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d11c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001db6:	4b44      	ldr	r3, [pc, #272]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d116      	bne.n	8001df0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc2:	4b41      	ldr	r3, [pc, #260]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <HAL_RCC_OscConfig+0x152>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d001      	beq.n	8001dda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e1c7      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dda:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	4937      	ldr	r1, [pc, #220]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dee:	e03a      	b.n	8001e66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d020      	beq.n	8001e3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001df8:	4b34      	ldr	r3, [pc, #208]	@ (8001ecc <HAL_RCC_OscConfig+0x244>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfe:	f7fe fdcb 	bl	8000998 <HAL_GetTick>
 8001e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e06:	f7fe fdc7 	bl	8000998 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e1a8      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e18:	4b2b      	ldr	r3, [pc, #172]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0f0      	beq.n	8001e06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e24:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	4925      	ldr	r1, [pc, #148]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	600b      	str	r3, [r1, #0]
 8001e38:	e015      	b.n	8001e66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e3a:	4b24      	ldr	r3, [pc, #144]	@ (8001ecc <HAL_RCC_OscConfig+0x244>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e40:	f7fe fdaa 	bl	8000998 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e48:	f7fe fda6 	bl	8000998 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e187      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1f0      	bne.n	8001e48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0308 	and.w	r3, r3, #8
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d036      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d016      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_RCC_OscConfig+0x248>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e80:	f7fe fd8a 	bl	8000998 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e88:	f7fe fd86 	bl	8000998 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e167      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0f0      	beq.n	8001e88 <HAL_RCC_OscConfig+0x200>
 8001ea6:	e01b      	b.n	8001ee0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ea8:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <HAL_RCC_OscConfig+0x248>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eae:	f7fe fd73 	bl	8000998 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eb4:	e00e      	b.n	8001ed4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eb6:	f7fe fd6f 	bl	8000998 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d907      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e150      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	42470000 	.word	0x42470000
 8001ed0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed4:	4b88      	ldr	r3, [pc, #544]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1ea      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 8097 	beq.w	800201c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef2:	4b81      	ldr	r3, [pc, #516]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d10f      	bne.n	8001f1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	4b7d      	ldr	r3, [pc, #500]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	4a7c      	ldr	r2, [pc, #496]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0e:	4b7a      	ldr	r3, [pc, #488]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1e:	4b77      	ldr	r3, [pc, #476]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d118      	bne.n	8001f5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f2a:	4b74      	ldr	r3, [pc, #464]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a73      	ldr	r2, [pc, #460]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f36:	f7fe fd2f 	bl	8000998 <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3e:	f7fe fd2b 	bl	8000998 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e10c      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f50:	4b6a      	ldr	r3, [pc, #424]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f0      	beq.n	8001f3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d106      	bne.n	8001f72 <HAL_RCC_OscConfig+0x2ea>
 8001f64:	4b64      	ldr	r3, [pc, #400]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f68:	4a63      	ldr	r2, [pc, #396]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f70:	e01c      	b.n	8001fac <HAL_RCC_OscConfig+0x324>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b05      	cmp	r3, #5
 8001f78:	d10c      	bne.n	8001f94 <HAL_RCC_OscConfig+0x30c>
 8001f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7e:	4a5e      	ldr	r2, [pc, #376]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f86:	4b5c      	ldr	r3, [pc, #368]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8a:	4a5b      	ldr	r2, [pc, #364]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f92:	e00b      	b.n	8001fac <HAL_RCC_OscConfig+0x324>
 8001f94:	4b58      	ldr	r3, [pc, #352]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f98:	4a57      	ldr	r2, [pc, #348]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f9a:	f023 0301 	bic.w	r3, r3, #1
 8001f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa0:	4b55      	ldr	r3, [pc, #340]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fa4:	4a54      	ldr	r2, [pc, #336]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001fa6:	f023 0304 	bic.w	r3, r3, #4
 8001faa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d015      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb4:	f7fe fcf0 	bl	8000998 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fba:	e00a      	b.n	8001fd2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fbc:	f7fe fcec 	bl	8000998 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e0cb      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd2:	4b49      	ldr	r3, [pc, #292]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0ee      	beq.n	8001fbc <HAL_RCC_OscConfig+0x334>
 8001fde:	e014      	b.n	800200a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe0:	f7fe fcda 	bl	8000998 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f7fe fcd6 	bl	8000998 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e0b5      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffe:	4b3e      	ldr	r3, [pc, #248]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1ee      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800200a:	7dfb      	ldrb	r3, [r7, #23]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d105      	bne.n	800201c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002010:	4b39      	ldr	r3, [pc, #228]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002014:	4a38      	ldr	r2, [pc, #224]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800201a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 80a1 	beq.w	8002168 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002026:	4b34      	ldr	r3, [pc, #208]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 030c 	and.w	r3, r3, #12
 800202e:	2b08      	cmp	r3, #8
 8002030:	d05c      	beq.n	80020ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d141      	bne.n	80020be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203a:	4b31      	ldr	r3, [pc, #196]	@ (8002100 <HAL_RCC_OscConfig+0x478>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002040:	f7fe fcaa 	bl	8000998 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002048:	f7fe fca6 	bl	8000998 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e087      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205a:	4b27      	ldr	r3, [pc, #156]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f0      	bne.n	8002048 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69da      	ldr	r2, [r3, #28]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	431a      	orrs	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207c:	085b      	lsrs	r3, r3, #1
 800207e:	3b01      	subs	r3, #1
 8002080:	041b      	lsls	r3, r3, #16
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002088:	061b      	lsls	r3, r3, #24
 800208a:	491b      	ldr	r1, [pc, #108]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002090:	4b1b      	ldr	r3, [pc, #108]	@ (8002100 <HAL_RCC_OscConfig+0x478>)
 8002092:	2201      	movs	r2, #1
 8002094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002096:	f7fe fc7f 	bl	8000998 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209e:	f7fe fc7b 	bl	8000998 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e05c      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b0:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x416>
 80020bc:	e054      	b.n	8002168 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020be:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <HAL_RCC_OscConfig+0x478>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7fe fc68 	bl	8000998 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020cc:	f7fe fc64 	bl	8000998 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e045      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x444>
 80020ea:	e03d      	b.n	8002168 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d107      	bne.n	8002104 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e038      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
 80020f8:	40023800 	.word	0x40023800
 80020fc:	40007000 	.word	0x40007000
 8002100:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002104:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <HAL_RCC_OscConfig+0x4ec>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d028      	beq.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800211c:	429a      	cmp	r2, r3
 800211e:	d121      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212a:	429a      	cmp	r2, r3
 800212c:	d11a      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002134:	4013      	ands	r3, r2
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800213a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800213c:	4293      	cmp	r3, r2
 800213e:	d111      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	3b01      	subs	r3, #1
 800214e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002150:	429a      	cmp	r2, r3
 8002152:	d107      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800

08002178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e0cc      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800218c:	4b68      	ldr	r3, [pc, #416]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d90c      	bls.n	80021b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b65      	ldr	r3, [pc, #404]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a2:	4b63      	ldr	r3, [pc, #396]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0b8      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021cc:	4b59      	ldr	r3, [pc, #356]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	4a58      	ldr	r2, [pc, #352]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80021d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0308 	and.w	r3, r3, #8
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d005      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021e4:	4b53      	ldr	r3, [pc, #332]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	4a52      	ldr	r2, [pc, #328]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f0:	4b50      	ldr	r3, [pc, #320]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	494d      	ldr	r1, [pc, #308]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d044      	beq.n	8002298 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d107      	bne.n	8002226 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002216:	4b47      	ldr	r3, [pc, #284]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d119      	bne.n	8002256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e07f      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d003      	beq.n	8002236 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002232:	2b03      	cmp	r3, #3
 8002234:	d107      	bne.n	8002246 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002236:	4b3f      	ldr	r3, [pc, #252]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d109      	bne.n	8002256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e06f      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002246:	4b3b      	ldr	r3, [pc, #236]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e067      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002256:	4b37      	ldr	r3, [pc, #220]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f023 0203 	bic.w	r2, r3, #3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	4934      	ldr	r1, [pc, #208]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002264:	4313      	orrs	r3, r2
 8002266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002268:	f7fe fb96 	bl	8000998 <HAL_GetTick>
 800226c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800226e:	e00a      	b.n	8002286 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002270:	f7fe fb92 	bl	8000998 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227e:	4293      	cmp	r3, r2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e04f      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002286:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 020c 	and.w	r2, r3, #12
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	429a      	cmp	r2, r3
 8002296:	d1eb      	bne.n	8002270 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002298:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d20c      	bcs.n	80022c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a6:	4b22      	ldr	r3, [pc, #136]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	b2d2      	uxtb	r2, r2
 80022ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d001      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e032      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d008      	beq.n	80022de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022cc:	4b19      	ldr	r3, [pc, #100]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	4916      	ldr	r1, [pc, #88]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d009      	beq.n	80022fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022ea:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	490e      	ldr	r1, [pc, #56]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022fe:	f000 f821 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 8002302:	4602      	mov	r2, r0
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	490a      	ldr	r1, [pc, #40]	@ (8002338 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	5ccb      	ldrb	r3, [r1, r3]
 8002312:	fa22 f303 	lsr.w	r3, r2, r3
 8002316:	4a09      	ldr	r2, [pc, #36]	@ (800233c <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800231a:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <HAL_RCC_ClockConfig+0x1c8>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe faf6 	bl	8000910 <HAL_InitTick>

  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40023c00 	.word	0x40023c00
 8002334:	40023800 	.word	0x40023800
 8002338:	0800484c 	.word	0x0800484c
 800233c:	20000000 	.word	0x20000000
 8002340:	20000004 	.word	0x20000004

08002344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002348:	b094      	sub	sp, #80	@ 0x50
 800234a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002350:	2300      	movs	r3, #0
 8002352:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800235c:	4b79      	ldr	r3, [pc, #484]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 030c 	and.w	r3, r3, #12
 8002364:	2b08      	cmp	r3, #8
 8002366:	d00d      	beq.n	8002384 <HAL_RCC_GetSysClockFreq+0x40>
 8002368:	2b08      	cmp	r3, #8
 800236a:	f200 80e1 	bhi.w	8002530 <HAL_RCC_GetSysClockFreq+0x1ec>
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <HAL_RCC_GetSysClockFreq+0x34>
 8002372:	2b04      	cmp	r3, #4
 8002374:	d003      	beq.n	800237e <HAL_RCC_GetSysClockFreq+0x3a>
 8002376:	e0db      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002378:	4b73      	ldr	r3, [pc, #460]	@ (8002548 <HAL_RCC_GetSysClockFreq+0x204>)
 800237a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800237c:	e0db      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800237e:	4b73      	ldr	r3, [pc, #460]	@ (800254c <HAL_RCC_GetSysClockFreq+0x208>)
 8002380:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002382:	e0d8      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002384:	4b6f      	ldr	r3, [pc, #444]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800238c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800238e:	4b6d      	ldr	r3, [pc, #436]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d063      	beq.n	8002462 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800239a:	4b6a      	ldr	r3, [pc, #424]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	099b      	lsrs	r3, r3, #6
 80023a0:	2200      	movs	r2, #0
 80023a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80023a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80023ae:	2300      	movs	r3, #0
 80023b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80023b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80023b6:	4622      	mov	r2, r4
 80023b8:	462b      	mov	r3, r5
 80023ba:	f04f 0000 	mov.w	r0, #0
 80023be:	f04f 0100 	mov.w	r1, #0
 80023c2:	0159      	lsls	r1, r3, #5
 80023c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023c8:	0150      	lsls	r0, r2, #5
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4621      	mov	r1, r4
 80023d0:	1a51      	subs	r1, r2, r1
 80023d2:	6139      	str	r1, [r7, #16]
 80023d4:	4629      	mov	r1, r5
 80023d6:	eb63 0301 	sbc.w	r3, r3, r1
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023e8:	4659      	mov	r1, fp
 80023ea:	018b      	lsls	r3, r1, #6
 80023ec:	4651      	mov	r1, sl
 80023ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023f2:	4651      	mov	r1, sl
 80023f4:	018a      	lsls	r2, r1, #6
 80023f6:	4651      	mov	r1, sl
 80023f8:	ebb2 0801 	subs.w	r8, r2, r1
 80023fc:	4659      	mov	r1, fp
 80023fe:	eb63 0901 	sbc.w	r9, r3, r1
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800240e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002412:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002416:	4690      	mov	r8, r2
 8002418:	4699      	mov	r9, r3
 800241a:	4623      	mov	r3, r4
 800241c:	eb18 0303 	adds.w	r3, r8, r3
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	462b      	mov	r3, r5
 8002424:	eb49 0303 	adc.w	r3, r9, r3
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	f04f 0300 	mov.w	r3, #0
 8002432:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002436:	4629      	mov	r1, r5
 8002438:	024b      	lsls	r3, r1, #9
 800243a:	4621      	mov	r1, r4
 800243c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002440:	4621      	mov	r1, r4
 8002442:	024a      	lsls	r2, r1, #9
 8002444:	4610      	mov	r0, r2
 8002446:	4619      	mov	r1, r3
 8002448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800244a:	2200      	movs	r2, #0
 800244c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800244e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002450:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002454:	f7fd feb8 	bl	80001c8 <__aeabi_uldivmod>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4613      	mov	r3, r2
 800245e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002460:	e058      	b.n	8002514 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002462:	4b38      	ldr	r3, [pc, #224]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	099b      	lsrs	r3, r3, #6
 8002468:	2200      	movs	r2, #0
 800246a:	4618      	mov	r0, r3
 800246c:	4611      	mov	r1, r2
 800246e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002472:	623b      	str	r3, [r7, #32]
 8002474:	2300      	movs	r3, #0
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
 8002478:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800247c:	4642      	mov	r2, r8
 800247e:	464b      	mov	r3, r9
 8002480:	f04f 0000 	mov.w	r0, #0
 8002484:	f04f 0100 	mov.w	r1, #0
 8002488:	0159      	lsls	r1, r3, #5
 800248a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800248e:	0150      	lsls	r0, r2, #5
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4641      	mov	r1, r8
 8002496:	ebb2 0a01 	subs.w	sl, r2, r1
 800249a:	4649      	mov	r1, r9
 800249c:	eb63 0b01 	sbc.w	fp, r3, r1
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024b4:	ebb2 040a 	subs.w	r4, r2, sl
 80024b8:	eb63 050b 	sbc.w	r5, r3, fp
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	00eb      	lsls	r3, r5, #3
 80024c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024ca:	00e2      	lsls	r2, r4, #3
 80024cc:	4614      	mov	r4, r2
 80024ce:	461d      	mov	r5, r3
 80024d0:	4643      	mov	r3, r8
 80024d2:	18e3      	adds	r3, r4, r3
 80024d4:	603b      	str	r3, [r7, #0]
 80024d6:	464b      	mov	r3, r9
 80024d8:	eb45 0303 	adc.w	r3, r5, r3
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	f04f 0200 	mov.w	r2, #0
 80024e2:	f04f 0300 	mov.w	r3, #0
 80024e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024ea:	4629      	mov	r1, r5
 80024ec:	028b      	lsls	r3, r1, #10
 80024ee:	4621      	mov	r1, r4
 80024f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024f4:	4621      	mov	r1, r4
 80024f6:	028a      	lsls	r2, r1, #10
 80024f8:	4610      	mov	r0, r2
 80024fa:	4619      	mov	r1, r3
 80024fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024fe:	2200      	movs	r2, #0
 8002500:	61bb      	str	r3, [r7, #24]
 8002502:	61fa      	str	r2, [r7, #28]
 8002504:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002508:	f7fd fe5e 	bl	80001c8 <__aeabi_uldivmod>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	4613      	mov	r3, r2
 8002512:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	0c1b      	lsrs	r3, r3, #16
 800251a:	f003 0303 	and.w	r3, r3, #3
 800251e:	3301      	adds	r3, #1
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002524:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002528:	fbb2 f3f3 	udiv	r3, r2, r3
 800252c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800252e:	e002      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002530:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <HAL_RCC_GetSysClockFreq+0x204>)
 8002532:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002538:	4618      	mov	r0, r3
 800253a:	3750      	adds	r7, #80	@ 0x50
 800253c:	46bd      	mov	sp, r7
 800253e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800
 8002548:	00f42400 	.word	0x00f42400
 800254c:	007a1200 	.word	0x007a1200

08002550 <HAL_CAN_RxFifo0MsgPendingCallback>:

struct AES_ctx ctx;
struct hyp_msg_BatteryStatus_Hyp batt_transmit;
int ret;
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002554:	b090      	sub	sp, #64	@ 0x40
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 800255a:	f107 031c 	add.w	r3, r7, #28
 800255e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002562:	2100      	movs	r1, #0
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f7fe fd6a 	bl	800103e <HAL_CAN_GetRxMessage>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d14d      	bne.n	800260c <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
        CanardCANFrame frame;
        frame.id = rxHeader.ExtId;
 8002570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002572:	60fb      	str	r3, [r7, #12]
        if (rxHeader.IDE == CAN_ID_EXT)
 8002574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002576:	2b04      	cmp	r3, #4
 8002578:	d103      	bne.n	8002582 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
            frame.id |= (1UL << 31);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002580:	60fb      	str	r3, [r7, #12]

        frame.data_len = rxHeader.DLC;
 8002582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002584:	b2db      	uxtb	r3, r3
 8002586:	763b      	strb	r3, [r7, #24]
        memcpy(frame.data, rxData, rxHeader.DLC);
 8002588:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800258a:	f107 011c 	add.w	r1, r7, #28
 800258e:	f107 030c 	add.w	r3, r7, #12
 8002592:	3304      	adds	r3, #4
 8002594:	4618      	mov	r0, r3
 8002596:	f002 f937 	bl	8004808 <memcpy>
        frame.iface_id = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	767b      	strb	r3, [r7, #25]

        canardHandleRxFrame(&canard, &frame, HAL_GetTick() * 1000ULL);
 800259e:	f7fe f9fb 	bl	8000998 <HAL_GetTick>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2200      	movs	r2, #0
 80025a6:	4698      	mov	r8, r3
 80025a8:	4691      	mov	r9, r2
 80025aa:	4642      	mov	r2, r8
 80025ac:	464b      	mov	r3, r9
 80025ae:	f04f 0000 	mov.w	r0, #0
 80025b2:	f04f 0100 	mov.w	r1, #0
 80025b6:	0159      	lsls	r1, r3, #5
 80025b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025bc:	0150      	lsls	r0, r2, #5
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	ebb2 0408 	subs.w	r4, r2, r8
 80025c6:	eb63 0509 	sbc.w	r5, r3, r9
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	f04f 0300 	mov.w	r3, #0
 80025d2:	00ab      	lsls	r3, r5, #2
 80025d4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80025d8:	00a2      	lsls	r2, r4, #2
 80025da:	4614      	mov	r4, r2
 80025dc:	461d      	mov	r5, r3
 80025de:	eb14 0a08 	adds.w	sl, r4, r8
 80025e2:	eb45 0b09 	adc.w	fp, r5, r9
 80025e6:	f04f 0200 	mov.w	r2, #0
 80025ea:	f04f 0300 	mov.w	r3, #0
 80025ee:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80025f2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80025f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025fa:	4692      	mov	sl, r2
 80025fc:	469b      	mov	fp, r3
 80025fe:	4652      	mov	r2, sl
 8002600:	465b      	mov	r3, fp
 8002602:	f107 010c 	add.w	r1, r7, #12
 8002606:	4804      	ldr	r0, [pc, #16]	@ (8002618 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8002608:	f000 fb12 	bl	8002c30 <canardHandleRxFrame>
    }
}
 800260c:	bf00      	nop
 800260e:	3740      	adds	r7, #64	@ 0x40
 8002610:	46bd      	mov	sp, r7
 8002612:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002616:	bf00      	nop
 8002618:	20000858 	.word	0x20000858

0800261c <tx_frame>:
void tx_frame(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
	CanardCANFrame* txf = NULL;
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
	while ((txf = canardPeekTxQueue(&canard)) != NULL)
 8002626:	e029      	b.n	800267c <tx_frame+0x60>
	{
			if (HAL_CAN_GetTxMailboxesFreeLevel(can) > 0)
 8002628:	4b1d      	ldr	r3, [pc, #116]	@ (80026a0 <tx_frame+0x84>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4618      	mov	r0, r3
 800262e:	f7fe fcd1 	bl	8000fd4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d029      	beq.n	800268c <tx_frame+0x70>
			{
					CAN_TxHeaderTypeDef txHeader;
					memset(&txHeader, 0, sizeof(txHeader));
 8002638:	1d3b      	adds	r3, r7, #4
 800263a:	2218      	movs	r2, #24
 800263c:	2100      	movs	r1, #0
 800263e:	4618      	mov	r0, r3
 8002640:	f002 f8b6 	bl	80047b0 <memset>
					txHeader.IDE = CAN_ID_EXT;
 8002644:	2304      	movs	r3, #4
 8002646:	60fb      	str	r3, [r7, #12]
					txHeader.ExtId = txf->id & 0x1FFFFFFF;
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002650:	60bb      	str	r3, [r7, #8]
					txHeader.RTR = CAN_RTR_DATA;
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
					txHeader.DLC = txf->data_len;
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	7b1b      	ldrb	r3, [r3, #12]
 800265a:	617b      	str	r3, [r7, #20]
					txHeader.TransmitGlobalTime = DISABLE;
 800265c:	2300      	movs	r3, #0
 800265e:	763b      	strb	r3, [r7, #24]

					uint32_t txMailbox;
					if (HAL_CAN_AddTxMessage(can, &txHeader, (uint8_t*)txf->data, &txMailbox) == HAL_OK)
 8002660:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <tx_frame+0x84>)
 8002662:	6818      	ldr	r0, [r3, #0]
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	1d1a      	adds	r2, r3, #4
 8002668:	463b      	mov	r3, r7
 800266a:	1d39      	adds	r1, r7, #4
 800266c:	f7fe fbe2 	bl	8000e34 <HAL_CAN_AddTxMessage>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10c      	bne.n	8002690 <tx_frame+0x74>
					{
							canardPopTxQueue(&canard);
 8002676:	480b      	ldr	r0, [pc, #44]	@ (80026a4 <tx_frame+0x88>)
 8002678:	f000 fac5 	bl	8002c06 <canardPopTxQueue>
	while ((txf = canardPeekTxQueue(&canard)) != NULL)
 800267c:	4809      	ldr	r0, [pc, #36]	@ (80026a4 <tx_frame+0x88>)
 800267e:	f000 faaf 	bl	8002be0 <canardPeekTxQueue>
 8002682:	61f8      	str	r0, [r7, #28]
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1ce      	bne.n	8002628 <tx_frame+0xc>
 800268a:	e002      	b.n	8002692 <tx_frame+0x76>
							break;
					}
			}
			else
			{
					break;
 800268c:	bf00      	nop
 800268e:	e000      	b.n	8002692 <tx_frame+0x76>
							break;
 8002690:	bf00      	nop
			}
	}
	HAL_Delay(1);
 8002692:	2001      	movs	r0, #1
 8002694:	f7fe f98c 	bl	80009b0 <HAL_Delay>
}
 8002698:	bf00      	nop
 800269a:	3720      	adds	r7, #32
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000054 	.word	0x20000054
 80026a4:	20000858 	.word	0x20000858

080026a8 <config_filter>:
static void config_filter(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08a      	sub	sp, #40	@ 0x28
 80026ac:	af00      	add	r7, sp, #0
		//------------filer-------------//
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80026b6:	2301      	movs	r3, #1
 80026b8:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow  = 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow  = 0;
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80026ce:	2301      	movs	r3, #1
 80026d0:	623b      	str	r3, [r7, #32]
	HAL_CAN_ConfigFilter(can, &sFilterConfig);
 80026d2:	4b05      	ldr	r3, [pc, #20]	@ (80026e8 <config_filter+0x40>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	463a      	mov	r2, r7
 80026d8:	4611      	mov	r1, r2
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe fa88 	bl	8000bf0 <HAL_CAN_ConfigFilter>
}
 80026e0:	bf00      	nop
 80026e2:	3728      	adds	r7, #40	@ 0x28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000054 	.word	0x20000054
 80026ec:	00000000 	.word	0x00000000

080026f0 <should_accept>:
static bool should_accept(const CanardInstance *ins, uint64_t *out_data_type_signature,
								uint16_t data_type_id,
                                CanardTransferType transfer_type,
                                uint8_t source_node_id)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	4611      	mov	r1, r2
 80026fc:	461a      	mov	r2, r3
 80026fe:	460b      	mov	r3, r1
 8002700:	80fb      	strh	r3, [r7, #6]
 8002702:	4613      	mov	r3, r2
 8002704:	717b      	strb	r3, [r7, #5]
	if (transfer_type == CanardTransferTypeBroadcast)
 8002706:	797b      	ldrb	r3, [r7, #5]
 8002708:	2b02      	cmp	r3, #2
 800270a:	d10a      	bne.n	8002722 <should_accept+0x32>
	{
		switch (data_type_id)
 800270c:	88fb      	ldrh	r3, [r7, #6]
 800270e:	2b2c      	cmp	r3, #44	@ 0x2c
 8002710:	d107      	bne.n	8002722 <should_accept+0x32>
		{
		 // see if we want to handle a specific broadcast packet
			case HYP_AES_ENCRYPTION_HYP_ID:
			{
				*out_data_type_signature = HYP_AES_ENCRYPTION_HYP_SIGNATURE;
 8002712:	68b9      	ldr	r1, [r7, #8]
 8002714:	a306      	add	r3, pc, #24	@ (adr r3, 8002730 <should_accept+0x40>)
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	e9c1 2300 	strd	r2, r3, [r1]
				return true;
 800271e:	2301      	movs	r3, #1
 8002720:	e000      	b.n	8002724 <should_accept+0x34>
			}
		}
	}
    // we don't want any other messages
    return false;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	7ee308d1 	.word	0x7ee308d1
 8002734:	0b5efee6 	.word	0x0b5efee6

08002738 <on_reception>:
static void on_reception(CanardInstance *ins, CanardRxTransfer *transfer)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
	if (transfer->transfer_type == CanardTransferTypeBroadcast)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	7e1b      	ldrb	r3, [r3, #24]
 8002746:	2b02      	cmp	r3, #2
 8002748:	d104      	bne.n	8002754 <on_reception+0x1c>
	{
		switch (transfer->data_type_id)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	8adb      	ldrh	r3, [r3, #22]
 800274e:	2b2c      	cmp	r3, #44	@ 0x2c
 8002750:	d100      	bne.n	8002754 <on_reception+0x1c>
		{
			case HYP_AES_ENCRYPTION_HYP_ID:
			{
				break;
 8002752:	bf00      	nop
			}
		}
	}
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <send_payload_batt_aes>:

static void send_payload_batt_aes(CanardInstance *ins)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	f5ad 7d1e 	sub.w	sp, sp, #632	@ 0x278
 8002766:	af06      	add	r7, sp, #24
 8002768:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800276c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8002770:	6018      	str	r0, [r3, #0]
	struct hyp_aes_Encryption_Hyp cryp;
	uint8_t data[PADDED_SIZE] = {0};
 8002772:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002776:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800277a:	4618      	mov	r0, r3
 800277c:	2350      	movs	r3, #80	@ 0x50
 800277e:	461a      	mov	r2, r3
 8002780:	2100      	movs	r1, #0
 8002782:	f002 f815 	bl	80047b0 <memset>

	batt_transmit.current = 2;
 8002786:	4b36      	ldr	r3, [pc, #216]	@ (8002860 <send_payload_batt_aes+0x100>)
 8002788:	2202      	movs	r2, #2
 800278a:	80da      	strh	r2, [r3, #6]
	batt_transmit.voltage = 24;
 800278c:	4b34      	ldr	r3, [pc, #208]	@ (8002860 <send_payload_batt_aes+0x100>)
 800278e:	2218      	movs	r2, #24
 8002790:	809a      	strh	r2, [r3, #4]
	batt_transmit.state_of_charge_percent = 77;
 8002792:	4b33      	ldr	r3, [pc, #204]	@ (8002860 <send_payload_batt_aes+0x100>)
 8002794:	224d      	movs	r2, #77	@ 0x4d
 8002796:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	batt_transmit.name.len = strlen("HYPMOTION_PACK1");
 800279a:	4b31      	ldr	r3, [pc, #196]	@ (8002860 <send_payload_batt_aes+0x100>)
 800279c:	220f      	movs	r2, #15
 800279e:	73da      	strb	r2, [r3, #15]
	memcpy(batt_transmit.name.data, "HYPMOTION_PACK1", batt_transmit.name.len);
 80027a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002860 <send_payload_batt_aes+0x100>)
 80027a2:	7bdb      	ldrb	r3, [r3, #15]
 80027a4:	461a      	mov	r2, r3
 80027a6:	492f      	ldr	r1, [pc, #188]	@ (8002864 <send_payload_batt_aes+0x104>)
 80027a8:	482f      	ldr	r0, [pc, #188]	@ (8002868 <send_payload_batt_aes+0x108>)
 80027aa:	f002 f82d 	bl	8004808 <memcpy>
	memcpy(data, &batt_transmit, STRUCT_SIZE);
 80027ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80027b2:	2244      	movs	r2, #68	@ 0x44
 80027b4:	492a      	ldr	r1, [pc, #168]	@ (8002860 <send_payload_batt_aes+0x100>)
 80027b6:	4618      	mov	r0, r3
 80027b8:	f002 f826 	bl	8004808 <memcpy>

	for (int i = 0; i < PADDED_SIZE; i += BLOCK_SIZE)
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 80027c2:	e00d      	b.n	80027e0 <send_payload_batt_aes+0x80>
	{
	    AES_ECB_encrypt(&ctx, data + i);
 80027c4:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80027c8:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80027cc:	4413      	add	r3, r2
 80027ce:	4619      	mov	r1, r3
 80027d0:	4826      	ldr	r0, [pc, #152]	@ (800286c <send_payload_batt_aes+0x10c>)
 80027d2:	f001 ffdf 	bl	8004794 <AES_ECB_encrypt>
	for (int i = 0; i < PADDED_SIZE; i += BLOCK_SIZE)
 80027d6:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80027da:	3310      	adds	r3, #16
 80027dc:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 80027e0:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80027e4:	2b4f      	cmp	r3, #79	@ 0x4f
 80027e6:	dded      	ble.n	80027c4 <send_payload_batt_aes+0x64>
	}
	memcpy(cryp.payload_ciphertext_tiny, data, PADDED_SIZE);
 80027e8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80027ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80027f0:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80027f4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80027f8:	3380      	adds	r3, #128	@ 0x80
 80027fa:	4611      	mov	r1, r2
 80027fc:	2250      	movs	r2, #80	@ 0x50
 80027fe:	4618      	mov	r0, r3
 8002800:	f002 f802 	bl	8004808 <memcpy>
	uint8_t buff[HYP_AES_ENCRYPTION_HYP_MAX_SIZE];
	uint32_t len = hyp_aes_Encryption_Hyp_encode(&cryp, buff);
 8002804:	f107 0208 	add.w	r2, r7, #8
 8002808:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800280c:	4611      	mov	r1, r2
 800280e:	4618      	mov	r0, r3
 8002810:	f001 fd14 	bl	800423c <hyp_aes_Encryption_Hyp_encode>
 8002814:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
	static uint8_t trans_id = 0;
	ret = canardBroadcast(ins,
 8002818:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800281c:	b29b      	uxth	r3, r3
 800281e:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002822:	f5a2 7117 	sub.w	r1, r2, #604	@ 0x25c
 8002826:	9304      	str	r3, [sp, #16]
 8002828:	f107 0308 	add.w	r3, r7, #8
 800282c:	9303      	str	r3, [sp, #12]
 800282e:	2318      	movs	r3, #24
 8002830:	9302      	str	r3, [sp, #8]
 8002832:	4b0f      	ldr	r3, [pc, #60]	@ (8002870 <send_payload_batt_aes+0x110>)
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	232c      	movs	r3, #44	@ 0x2c
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	a307      	add	r3, pc, #28	@ (adr r3, 8002858 <send_payload_batt_aes+0xf8>)
 800283c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002840:	6808      	ldr	r0, [r1, #0]
 8002842:	f000 f8c7 	bl	80029d4 <canardBroadcast>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	4b0a      	ldr	r3, [pc, #40]	@ (8002874 <send_payload_batt_aes+0x114>)
 800284c:	601a      	str	r2, [r3, #0]
					HYP_AES_ENCRYPTION_HYP_ID,
					&trans_id,
					CANARD_TRANSFER_PRIORITY_LOW,
					buff,
					len);
}
 800284e:	bf00      	nop
 8002850:	f507 7718 	add.w	r7, r7, #608	@ 0x260
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	7ee308d1 	.word	0x7ee308d1
 800285c:	0b5efee6 	.word	0x0b5efee6
 8002860:	20000944 	.word	0x20000944
 8002864:	0800483c 	.word	0x0800483c
 8002868:	20000954 	.word	0x20000954
 800286c:	20000884 	.word	0x20000884
 8002870:	2000098c 	.word	0x2000098c
 8002874:	20000988 	.word	0x20000988

08002878 <can_init>:


void can_init(CAN_HandleTypeDef* hcan1)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af02      	add	r7, sp, #8
 800287e:	6078      	str	r0, [r7, #4]
	can = hcan1;
 8002880:	4a13      	ldr	r2, [pc, #76]	@ (80028d0 <can_init+0x58>)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(can);
 8002886:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <can_init+0x58>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f7fe fa8e 	bl	8000dac <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(can, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002890:	4b0f      	ldr	r3, [pc, #60]	@ (80028d0 <can_init+0x58>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2102      	movs	r1, #2
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fcf3 	bl	8001282 <HAL_CAN_ActivateNotification>
	canardInit(&canard,
 800289c:	2300      	movs	r3, #0
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <can_init+0x5c>)
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <can_init+0x60>)
 80028a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028aa:	490c      	ldr	r1, [pc, #48]	@ (80028dc <can_init+0x64>)
 80028ac:	480c      	ldr	r0, [pc, #48]	@ (80028e0 <can_init+0x68>)
 80028ae:	f000 f837 	bl	8002920 <canardInit>
				canard_memory_pool,
				sizeof(canard_memory_pool),
				on_reception,
				should_accept,
				NULL);
	canardSetLocalNodeID(&canard, 15);
 80028b2:	210f      	movs	r1, #15
 80028b4:	480a      	ldr	r0, [pc, #40]	@ (80028e0 <can_init+0x68>)
 80028b6:	f000 f867 	bl	8002988 <canardSetLocalNodeID>
	config_filter();
 80028ba:	f7ff fef5 	bl	80026a8 <config_filter>
	AES_init_ctx(&ctx, key);
 80028be:	4909      	ldr	r1, [pc, #36]	@ (80028e4 <can_init+0x6c>)
 80028c0:	4809      	ldr	r0, [pc, #36]	@ (80028e8 <can_init+0x70>)
 80028c2:	f001 fda7 	bl	8004414 <AES_init_ctx>
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000054 	.word	0x20000054
 80028d4:	080026f1 	.word	0x080026f1
 80028d8:	08002739 	.word	0x08002739
 80028dc:	20000058 	.word	0x20000058
 80028e0:	20000858 	.word	0x20000858
 80028e4:	0800485c 	.word	0x0800485c
 80028e8:	20000884 	.word	0x20000884

080028ec <can_handle>:
void can_handle(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
	static uint32_t last_send = 0;
	if(HAL_GetTick() - last_send > 100)
 80028f0:	f7fe f852 	bl	8000998 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	4b08      	ldr	r3, [pc, #32]	@ (8002918 <can_handle+0x2c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b64      	cmp	r3, #100	@ 0x64
 80028fe:	d907      	bls.n	8002910 <can_handle+0x24>
	{
		send_payload_batt_aes(&canard);
 8002900:	4806      	ldr	r0, [pc, #24]	@ (800291c <can_handle+0x30>)
 8002902:	f7ff ff2d 	bl	8002760 <send_payload_batt_aes>
		last_send = HAL_GetTick();
 8002906:	f7fe f847 	bl	8000998 <HAL_GetTick>
 800290a:	4603      	mov	r3, r0
 800290c:	4a02      	ldr	r2, [pc, #8]	@ (8002918 <can_handle+0x2c>)
 800290e:	6013      	str	r3, [r2, #0]
	}
	tx_frame();
 8002910:	f7ff fe84 	bl	800261c <tx_frame>
}
 8002914:	bf00      	nop
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000990 	.word	0x20000990
 800291c:	20000858 	.word	0x20000858

08002920 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 800292e:	222c      	movs	r2, #44	@ 0x2c
 8002930:	2100      	movs	r1, #0
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f001 ff3c 	bl	80047b0 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a3a      	ldr	r2, [r7, #32]
 8002948:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800295a:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	095b      	lsrs	r3, r3, #5
 8002960:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002968:	d302      	bcc.n	8002970 <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 800296a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800296e:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	330c      	adds	r3, #12
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	b292      	uxth	r2, r2
 8002978:	68b9      	ldr	r1, [r7, #8]
 800297a:	4618      	mov	r0, r3
 800297c:	f001 fba6 	bl	80040cc <initPoolAllocator>
}
 8002980:	bf00      	nop
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d109      	bne.n	80029b0 <canardSetLocalNodeID+0x28>
 800299c:	78fb      	ldrb	r3, [r7, #3]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <canardSetLocalNodeID+0x28>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 80029a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	db02      	blt.n	80029b0 <canardSetLocalNodeID+0x28>
    {
        ins->node_id = self_node_id;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	781b      	ldrb	r3, [r3, #0]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <canardBroadcast>:
#endif
#if CANARD_ENABLE_CANFD
                        ,bool canfd
#endif
)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08e      	sub	sp, #56	@ 0x38
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	e9c7 2300 	strd	r2, r3, [r7]
    // create transfer object
    CanardTxTransfer transfer_object = {
 80029e0:	f107 0310 	add.w	r3, r7, #16
 80029e4:	2228      	movs	r2, #40	@ 0x28
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f001 fee1 	bl	80047b0 <memset>
 80029ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80029f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029fa:	843b      	strh	r3, [r7, #32]
 80029fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a00:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8002a04:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8002a08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a0c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002a10:	863b      	strh	r3, [r7, #48]	@ 0x30
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };

    return canardBroadcastObj(ins, &transfer_object);
 8002a12:	f107 0310 	add.w	r3, r7, #16
 8002a16:	4619      	mov	r1, r3
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 f805 	bl	8002a28 <canardBroadcastObj>
 8002a1e:	4603      	mov	r3, r0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3738      	adds	r7, #56	@ 0x38
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <canardBroadcastObj>:

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8002a28:	b590      	push	{r4, r7, lr}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <canardBroadcastObj+0x20>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	8c1b      	ldrh	r3, [r3, #32]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8002a42:	f06f 0301 	mvn.w	r3, #1
 8002a46:	e070      	b.n	8002b2a <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	7e1b      	ldrb	r3, [r3, #24]
 8002a4c:	2b1f      	cmp	r3, #31
 8002a4e:	d902      	bls.n	8002a56 <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8002a50:	f06f 0301 	mvn.w	r3, #1
 8002a54:	e069      	b.n	8002b2a <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8002a5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a5e:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ffab 	bl	80029bc <canardGetLocalNodeID>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d138      	bne.n	8002ade <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	8c1b      	ldrh	r3, [r3, #32]
 8002a70:	2b07      	cmp	r3, #7
 8002a72:	d902      	bls.n	8002a7a <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8002a74:	f06f 0303 	mvn.w	r3, #3
 8002a78:	e057      	b.n	8002b2a <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	8a1a      	ldrh	r2, [r3, #16]
 8002a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b34 <canardBroadcastObj+0x10c>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	4013      	ands	r3, r2
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	8a1b      	ldrh	r3, [r3, #16]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d002      	beq.n	8002a94 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 8002a8e:	f06f 0301 	mvn.w	r3, #1
 8002a92:	e04a      	b.n	8002b2a <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	69d9      	ldr	r1, [r3, #28]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	8c1b      	ldrh	r3, [r3, #32]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002aa2:	f001 faf6 	bl	8004092 <crcAdd>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 8002aae:	4013      	ands	r3, r2
 8002ab0:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	7e1b      	ldrb	r3, [r3, #24]
 8002ab6:	061a      	lsls	r2, r3, #24
 8002ab8:	8a3b      	ldrh	r3, [r7, #16]
 8002aba:	025b      	lsls	r3, r3, #9
 8002abc:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	8a19      	ldrh	r1, [r3, #16]
 8002ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b34 <canardBroadcastObj+0x10c>)
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	400b      	ands	r3, r1
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8002acc:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f7ff ff73 	bl	80029bc <canardGetLocalNodeID>
 8002ad6:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8002ad8:	4323      	orrs	r3, r4
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	e012      	b.n	8002b04 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	7e1b      	ldrb	r3, [r3, #24]
 8002ae2:	061a      	lsls	r2, r3, #24
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	8a1b      	ldrh	r3, [r3, #16]
 8002ae8:	021b      	lsls	r3, r3, #8
 8002aea:	ea42 0403 	orr.w	r4, r2, r3
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff ff64 	bl	80029bc <canardGetLocalNodeID>
 8002af4:	4603      	mov	r3, r0
 8002af6:	4323      	orrs	r3, r4
 8002af8:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 8002afa:	6838      	ldr	r0, [r7, #0]
 8002afc:	f000 f84c 	bl	8002b98 <calculateCRC>
 8002b00:	4603      	mov	r3, r0
 8002b02:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8002b04:	8a7a      	ldrh	r2, [r7, #18]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	6979      	ldr	r1, [r7, #20]
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 fd7f 	bl	800360e <enqueueTxFrames>
 8002b10:	4603      	mov	r3, r0
 8002b12:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8002b14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	dd04      	ble.n	8002b26 <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	695b      	ldr	r3, [r3, #20]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f000 fcff 	bl	8003524 <incrementTransferID>
    }

    return result;
 8002b26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd90      	pop	{r4, r7, pc}
 8002b32:	bf00      	nop
 8002b34:	0800486c 	.word	0x0800486c

08002b38 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 8002b42:	683b      	ldr	r3, [r7, #0]
#endif
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 8002b5a:	683b      	ldr	r3, [r7, #0]
#endif
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 8002b72:	683b      	ldr	r3, [r7, #0]
#endif
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 8002b8a:	683b      	ldr	r3, [r7, #0]
#endif
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 8002ba0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ba4:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	8c1b      	ldrh	r3, [r3, #32]
 8002baa:	2b07      	cmp	r3, #7
 8002bac:	d913      	bls.n	8002bd6 <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002bb4:	89f9      	ldrh	r1, [r7, #14]
 8002bb6:	4608      	mov	r0, r1
 8002bb8:	f001 fa3c 	bl	8004034 <crcAddSignature>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	69d9      	ldr	r1, [r3, #28]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	8c1b      	ldrh	r3, [r3, #32]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	89fb      	ldrh	r3, [r7, #14]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f001 fa60 	bl	8004092 <crcAdd>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 8002bd6:	89fb      	ldrh	r3, [r7, #14]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <canardPeekTxQueue>:

    return result;
}

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	e002      	b.n	8002bfa <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf8:	3304      	adds	r3, #4
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b084      	sub	sp, #16
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c12:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	330c      	adds	r3, #12
 8002c20:	68f9      	ldr	r1, [r7, #12]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f001 fab2 	bl	800418c <freeBlock>
}
 8002c28:	bf00      	nop
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8002c30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c34:	b09f      	sub	sp, #124	@ 0x7c
 8002c36:	af02      	add	r7, sp, #8
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 ff0c 	bl	8003a62 <extractTransferType>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8002c50:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d007      	beq.n	8002c68 <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8002c60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	e000      	b.n	8002c6a <canardHandleRxFrame+0x3a>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	da0f      	bge.n	8002c96 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d109      	bne.n	8002c96 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d103      	bne.n	8002c96 <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d102      	bne.n	8002c9c <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 8002c96:	f06f 0309 	mvn.w	r3, #9
 8002c9a:	e377      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8002c9c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d00b      	beq.n	8002cbc <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f7ff fe89 	bl	80029bc <canardGetLocalNodeID>
 8002caa:	4603      	mov	r3, r0
 8002cac:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8002cae:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d002      	beq.n	8002cbc <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 8002cb6:	f06f 030a 	mvn.w	r3, #10
 8002cba:	e367      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	0e1b      	lsrs	r3, r3, #24
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	f003 031f 	and.w	r3, r3, #31
 8002cc8:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cd6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 fe9f 	bl	8003a22 <extractDataType>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8002cea:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8002cee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002cf2:	041b      	lsls	r3, r3, #16
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8002cfa:	049b      	lsls	r3, r3, #18
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8002d02:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8002d04:	4313      	orrs	r3, r2
 8002d06:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	7b1b      	ldrb	r3, [r3, #12]
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	4413      	add	r3, r2
 8002d12:	791b      	ldrb	r3, [r3, #4]
 8002d14:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    uint64_t data_type_signature = 0;
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 8002d28:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002d2c:	09db      	lsrs	r3, r3, #7
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d01e      	beq.n	8002d76 <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	685e      	ldr	r6, [r3, #4]
 8002d3c:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8002d40:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8002d44:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002d48:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	4603      	mov	r3, r0
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	47b0      	blx	r6
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 8002d5a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 fea4 	bl	8003aaa <traverseRxStates>
 8002d62:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 8002d64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d127      	bne.n	8002dba <canardHandleRxFrame+0x18a>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8002d6a:	f06f 0302 	mvn.w	r3, #2
 8002d6e:	e30d      	b.n	800338c <canardHandleRxFrame+0x75c>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 8002d70:	f06f 030b 	mvn.w	r3, #11
 8002d74:	e30a      	b.n	800338c <canardHandleRxFrame+0x75c>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 8002d76:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 fec5 	bl	8003b08 <findRxState>
 8002d7e:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 8002d80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d119      	bne.n	8002dba <canardHandleRxFrame+0x18a>
	    // we should return -CANARD_ERROR_RX_NOT_WANTED for
	    // non-start frames where we have rejected the start of
	    // transfer.  doing it here avoids calling the potentially
	    // expensive should_accept() on every frame in messages we
	    // will be accepting
	    if (!ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id)) {
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	685c      	ldr	r4, [r3, #4]
 8002d8a:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8002d8e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8002d92:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002d96:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	47a0      	blx	r4
 8002da2:	4603      	mov	r3, r0
 8002da4:	f083 0301 	eor.w	r3, r3, #1
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <canardHandleRxFrame+0x184>
		return -CANARD_ERROR_RX_NOT_WANTED;
 8002dae:	f06f 030b 	mvn.w	r3, #11
 8002db2:	e2eb      	b.n	800338c <canardHandleRxFrame+0x75c>
	    }
	    return -CANARD_ERROR_RX_MISSED_START;
 8002db4:	f06f 030c 	mvn.w	r3, #12
 8002db8:	e2e8      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8002dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dbc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	bf0c      	ite	eq
 8002dc4:	2301      	moveq	r3, #1
 8002dc6:	2300      	movne	r3, #0
 8002dc8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 8002dcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dce:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002dd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002dd6:	ebb0 0802 	subs.w	r8, r0, r2
 8002dda:	eb61 0903 	sbc.w	r9, r1, r3
 8002dde:	4ba9      	ldr	r3, [pc, #676]	@ (8003084 <canardHandleRxFrame+0x454>)
 8002de0:	4598      	cmp	r8, r3
 8002de2:	f179 0300 	sbcs.w	r3, r9, #0
 8002de6:	bf2c      	ite	cs
 8002de8:	2301      	movcs	r3, #1
 8002dea:	2300      	movcc	r3, #0
 8002dec:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	7b5a      	ldrb	r2, [r3, #13]
 8002df4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002df6:	7e9b      	ldrb	r3, [r3, #26]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	bf0c      	ite	eq
 8002dfc:	2301      	moveq	r3, #1
 8002dfe:	2300      	movne	r3, #0
 8002e00:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8002e04:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002e08:	09db      	lsrs	r3, r3, #7
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf14      	ite	ne
 8002e14:	2301      	movne	r3, #1
 8002e16:	2300      	moveq	r3, #0
 8002e18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8002e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e1e:	7ddb      	ldrb	r3, [r3, #23]
 8002e20:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002e2c:	f003 031f 	and.w	r3, r3, #31
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	4619      	mov	r1, r3
 8002e34:	4610      	mov	r0, r2
 8002e36:	f000 fb56 	bl	80034e6 <computeTransferIDForwardDistance>
 8002e3a:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	bfcc      	ite	gt
 8002e40:	2301      	movgt	r3, #1
 8002e42:	2300      	movle	r3, #0
 8002e44:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 8002e48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e4a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002e4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e52:	1a84      	subs	r4, r0, r2
 8002e54:	eb61 0503 	sbc.w	r5, r1, r3
 8002e58:	4b8b      	ldr	r3, [pc, #556]	@ (8003088 <canardHandleRxFrame+0x458>)
 8002e5a:	429c      	cmp	r4, r3
 8002e5c:	f175 0300 	sbcs.w	r3, r5, #0
 8002e60:	bf2c      	ite	cs
 8002e62:	2301      	movcs	r3, #1
 8002e64:	2300      	movcc	r3, #0
 8002e66:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 8002e6a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002e6e:	f003 031f 	and.w	r3, r3, #31
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e76:	7ddb      	ldrb	r3, [r3, #23]
 8002e78:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4610      	mov	r0, r2
 8002e82:	f000 fb30 	bl	80034e6 <computeTransferIDForwardDistance>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b0f      	cmp	r3, #15
 8002e8a:	bfd4      	ite	le
 8002e8c:	2301      	movle	r3, #1
 8002e8e:	2300      	movgt	r3, #0
 8002e90:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 8002e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	bf14      	ite	ne
 8002e9c:	2301      	movne	r3, #1
 8002e9e:	2300      	moveq	r3, #0
 8002ea0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8002ea4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d11f      	bne.n	8002eec <canardHandleRxFrame+0x2bc>
            (not_initialized) ||
 8002eac:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d11b      	bne.n	8002eec <canardHandleRxFrame+0x2bc>
            (tid_timed_out) ||
 8002eb4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00b      	beq.n	8002ed4 <canardHandleRxFrame+0x2a4>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8002ebc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d007      	beq.n	8002ed4 <canardHandleRxFrame+0x2a4>
 8002ec4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10f      	bne.n	8002eec <canardHandleRxFrame+0x2bc>
 8002ecc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10b      	bne.n	8002eec <canardHandleRxFrame+0x2bc>
 8002ed4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d009      	beq.n	8002ef0 <canardHandleRxFrame+0x2c0>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 8002edc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d005      	beq.n	8002ef0 <canardHandleRxFrame+0x2c0>
 8002ee4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <canardHandleRxFrame+0x2c0>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <canardHandleRxFrame+0x2c2>
 8002ef0:	2300      	movs	r3, #0
    const bool need_restart =
 8002ef2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8002ef6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 8002f02:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d02f      	beq.n	8002f6a <canardHandleRxFrame+0x33a>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 8002f0a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002f0e:	f003 031f 	and.w	r3, r3, #31
 8002f12:	b2d9      	uxtb	r1, r3
 8002f14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f16:	7dd3      	ldrb	r3, [r2, #23]
 8002f18:	f361 0386 	bfi	r3, r1, #2, #5
 8002f1c:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 8002f1e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f20:	7dd3      	ldrb	r3, [r2, #23]
 8002f22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f26:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 8002f28:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 fe56 	bl	8003bdc <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	7b5a      	ldrb	r2, [r3, #13]
 8002f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f36:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 8002f38:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002f3c:	09db      	lsrs	r3, r3, #7
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d110      	bne.n	8002f6a <canardHandleRxFrame+0x33a>
        {
            rx_state->transfer_id++;
 8002f48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f4a:	7ddb      	ldrb	r3, [r3, #23]
 8002f4c:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	b2d9      	uxtb	r1, r3
 8002f5a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f5c:	7dd3      	ldrb	r3, [r2, #23]
 8002f5e:	f361 0386 	bfi	r3, r1, #2, #5
 8002f62:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 8002f64:	f06f 030c 	mvn.w	r3, #12
 8002f68:	e210      	b.n	800338c <canardHandleRxFrame+0x75c>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	7b5a      	ldrb	r2, [r3, #13]
 8002f6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f70:	7e9b      	ldrb	r3, [r3, #26]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d001      	beq.n	8002f7a <canardHandleRxFrame+0x34a>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	e208      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 8002f7a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002f7e:	09db      	lsrs	r3, r3, #7
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d041      	beq.n	800300e <canardHandleRxFrame+0x3de>
 8002f8a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002f8e:	099b      	lsrs	r3, r3, #6
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d039      	beq.n	800300e <canardHandleRxFrame+0x3de>
    {
        rx_state->timestamp_usec = timestamp_usec;
 8002f9a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8002f9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002fa0:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 8002fa4:	f107 0310 	add.w	r3, r7, #16
 8002fa8:	2220      	movs	r2, #32
 8002faa:	2100      	movs	r1, #0
 8002fac:	4618      	mov	r0, r3
 8002fae:	f001 fbff 	bl	80047b0 <memset>
 8002fb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002fb6:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 8002fbe:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	7b1b      	ldrb	r3, [r3, #12]
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8002fc8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8002fca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002fce:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002fd0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002fd4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8002fd8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002fdc:	f003 031f 	and.w	r3, r3, #31
 8002fe0:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8002fe2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002fe6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8002fea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002fee:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8002ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f107 0210 	add.w	r2, r7, #16
 8002ffe:	4611      	mov	r1, r2
 8003000:	68f8      	ldr	r0, [r7, #12]
 8003002:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8003004:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003006:	f000 fcea 	bl	80039de <prepareForNextTransfer>
        return CANARD_OK;
 800300a:	2300      	movs	r3, #0
 800300c:	e1be      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 800300e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003012:	095b      	lsrs	r3, r3, #5
 8003014:	b2db      	uxtb	r3, r3
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	bf14      	ite	ne
 800301e:	2301      	movne	r3, #1
 8003020:	2300      	moveq	r3, #0
 8003022:	b2db      	uxtb	r3, r3
 8003024:	461a      	mov	r2, r3
 8003026:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003028:	7ddb      	ldrb	r3, [r3, #23]
 800302a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800302e:	b2db      	uxtb	r3, r3
 8003030:	429a      	cmp	r2, r3
 8003032:	d002      	beq.n	800303a <canardHandleRxFrame+0x40a>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 8003034:	f06f 030d 	mvn.w	r3, #13
 8003038:	e1a8      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 800303a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800303e:	f003 031f 	and.w	r3, r3, #31
 8003042:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003044:	7dd2      	ldrb	r2, [r2, #23]
 8003046:	f3c2 0284 	ubfx	r2, r2, #2, #5
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	4293      	cmp	r3, r2
 800304e:	d002      	beq.n	8003056 <canardHandleRxFrame+0x426>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 8003050:	f06f 030e 	mvn.w	r3, #14
 8003054:	e19a      	b.n	800338c <canardHandleRxFrame+0x75c>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 8003056:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800305a:	09db      	lsrs	r3, r3, #7
 800305c:	b2db      	uxtb	r3, r3
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d060      	beq.n	8003128 <canardHandleRxFrame+0x4f8>
 8003066:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800306a:	099b      	lsrs	r3, r3, #6
 800306c:	b2db      	uxtb	r3, r3
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d158      	bne.n	8003128 <canardHandleRxFrame+0x4f8>
    {
        if (frame->data_len <= 3)
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	7b1b      	ldrb	r3, [r3, #12]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d806      	bhi.n	800308c <canardHandleRxFrame+0x45c>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 800307e:	f06f 030f 	mvn.w	r3, #15
 8003082:	e183      	b.n	800338c <canardHandleRxFrame+0x75c>
 8003084:	001e8481 	.word	0x001e8481
 8003088:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 800308c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800308e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003092:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 8003096:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003098:	8ad3      	ldrh	r3, [r2, #22]
 800309a:	f36f 0309 	bfc	r3, #0, #10
 800309e:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f103 000c 	add.w	r0, r3, #12
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	3304      	adds	r3, #4
 80030aa:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 80030b0:	3b03      	subs	r3, #3
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80030b6:	f000 fdc5 	bl	8003c44 <bufferBlockPushBytes>
 80030ba:	4603      	mov	r3, r0
 80030bc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 80030c0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da09      	bge.n	80030dc <canardHandleRxFrame+0x4ac>
        {
            releaseStatePayload(ins, rx_state);
 80030c8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f000 fd86 	bl	8003bdc <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 80030d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80030d2:	f000 fc84 	bl	80039de <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80030d6:	f06f 0302 	mvn.w	r3, #2
 80030da:	e157      	b.n	800338c <canardHandleRxFrame+0x75c>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	791b      	ldrb	r3, [r3, #4]
 80030e0:	461a      	mov	r2, r3
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	795b      	ldrb	r3, [r3, #5]
 80030e6:	021b      	lsls	r3, r3, #8
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	4313      	orrs	r3, r2
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030f0:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 80030f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80030f6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80030fa:	f000 ff9b 	bl	8004034 <crcAddSignature>
 80030fe:	4603      	mov	r3, r0
 8003100:	461a      	mov	r2, r3
 8003102:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003104:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8003106:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003108:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 800310e:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	7b1b      	ldrb	r3, [r3, #12]
 8003114:	3b03      	subs	r3, #3
 8003116:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8003118:	461a      	mov	r2, r3
 800311a:	f000 ffba 	bl	8004092 <crcAdd>
 800311e:	4603      	mov	r3, r0
 8003120:	461a      	mov	r2, r3
 8003122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003124:	829a      	strh	r2, [r3, #20]
    {
 8003126:	e124      	b.n	8003372 <canardHandleRxFrame+0x742>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 8003128:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800312c:	09db      	lsrs	r3, r3, #7
 800312e:	b2db      	uxtb	r3, r3
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d133      	bne.n	80031a0 <canardHandleRxFrame+0x570>
 8003138:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800313c:	099b      	lsrs	r3, r3, #6
 800313e:	b2db      	uxtb	r3, r3
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d12b      	bne.n	80031a0 <canardHandleRxFrame+0x570>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f103 000c 	add.w	r0, r3, #12
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8003156:	3b01      	subs	r3, #1
 8003158:	b2db      	uxtb	r3, r3
 800315a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800315c:	f000 fd72 	bl	8003c44 <bufferBlockPushBytes>
 8003160:	4603      	mov	r3, r0
 8003162:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 8003164:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8003168:	2b00      	cmp	r3, #0
 800316a:	da09      	bge.n	8003180 <canardHandleRxFrame+0x550>
        {
            releaseStatePayload(ins, rx_state);
 800316c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 fd34 	bl	8003bdc <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8003174:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003176:	f000 fc32 	bl	80039de <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800317a:	f06f 0302 	mvn.w	r3, #2
 800317e:	e105      	b.n	800338c <canardHandleRxFrame+0x75c>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8003180:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003182:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	1d19      	adds	r1, r3, #4
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	7b1b      	ldrb	r3, [r3, #12]
 800318c:	3b01      	subs	r3, #1
 800318e:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8003190:	461a      	mov	r2, r3
 8003192:	f000 ff7e 	bl	8004092 <crcAdd>
 8003196:	4603      	mov	r3, r0
 8003198:	461a      	mov	r2, r3
 800319a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800319c:	829a      	strh	r2, [r3, #20]
    {
 800319e:	e0e8      	b.n	8003372 <canardHandleRxFrame+0x742>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	7b1b      	ldrb	r3, [r3, #12]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 80031aa:	2300      	movs	r3, #0
 80031ac:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 80031b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031b2:	8adb      	ldrh	r3, [r3, #22]
 80031b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d823      	bhi.n	8003206 <canardHandleRxFrame+0x5d6>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 80031be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031c0:	8adb      	ldrh	r3, [r3, #22]
 80031c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80031ca:	e012      	b.n	80031f2 <canardHandleRxFrame+0x5c2>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 80031cc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	4413      	add	r3, r2
 80031d4:	7919      	ldrb	r1, [r3, #4]
 80031d6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80031d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031da:	4413      	add	r3, r2
 80031dc:	331b      	adds	r3, #27
 80031de:	460a      	mov	r2, r1
 80031e0:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 80031e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031e4:	3301      	adds	r3, #1
 80031e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80031e8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80031ec:	3301      	adds	r3, #1
 80031ee:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 80031f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031f4:	2b04      	cmp	r3, #4
 80031f6:	d848      	bhi.n	800328a <canardHandleRxFrame+0x65a>
 80031f8:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80031fc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003200:	429a      	cmp	r2, r3
 8003202:	d3e3      	bcc.n	80031cc <canardHandleRxFrame+0x59c>
 8003204:	e041      	b.n	800328a <canardHandleRxFrame+0x65a>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f103 020c 	add.w	r2, r3, #12
 800320c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	4619      	mov	r1, r3
 8003212:	4610      	mov	r0, r2
 8003214:	f7ff fc90 	bl	8002b38 <canardBufferFromIdx>
 8003218:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 800321a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800321c:	2b00      	cmp	r3, #0
 800321e:	d034      	beq.n	800328a <canardHandleRxFrame+0x65a>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8003220:	2305      	movs	r3, #5
 8003222:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8003224:	e005      	b.n	8003232 <canardHandleRxFrame+0x602>
                {
                    block = block->next;
 8003226:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 800322c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800322e:	331c      	adds	r3, #28
 8003230:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8003232:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f5      	bne.n	8003226 <canardHandleRxFrame+0x5f6>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 800323a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800323c:	8adb      	ldrh	r3, [r3, #22]
 800323e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003242:	b29b      	uxth	r3, r3
 8003244:	461a      	mov	r2, r3
 8003246:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 800324c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800324e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003250:	e012      	b.n	8003278 <canardHandleRxFrame+0x648>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 8003252:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	4413      	add	r3, r2
 800325a:	7919      	ldrb	r1, [r3, #4]
 800325c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800325e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003260:	4413      	add	r3, r2
 8003262:	3304      	adds	r3, #4
 8003264:	460a      	mov	r2, r1
 8003266:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 8003268:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800326a:	3301      	adds	r3, #1
 800326c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800326e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003272:	3301      	adds	r3, #1
 8003274:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 8003278:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800327a:	2b1b      	cmp	r3, #27
 800327c:	d805      	bhi.n	800328a <canardHandleRxFrame+0x65a>
 800327e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8003282:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003286:	429a      	cmp	r2, r3
 8003288:	d3e3      	bcc.n	8003252 <canardHandleRxFrame+0x622>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 800328a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800328e:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 8003292:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003294:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 8003296:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f103 020c 	add.w	r2, r3, #12
 800329e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4619      	mov	r1, r3
 80032a4:	4610      	mov	r0, r2
 80032a6:	f7ff fc47 	bl	8002b38 <canardBufferFromIdx>
 80032aa:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 80032ac:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 80032ae:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80032b2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d205      	bcs.n	80032c6 <canardHandleRxFrame+0x696>
 80032ba:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	4413      	add	r3, r2
 80032c2:	3304      	adds	r3, #4
 80032c4:	e000      	b.n	80032c8 <canardHandleRxFrame+0x698>
 80032c6:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 80032c8:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 80032ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032cc:	8adb      	ldrh	r3, [r3, #22]
 80032ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	461a      	mov	r2, r3
 80032d6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4413      	add	r3, r2
 80032de:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 80032e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80032e2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80032e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80032ec:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 80032f0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 80032fa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80032fe:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8003302:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003306:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800330a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 800330e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003310:	2200      	movs	r2, #0
 8003312:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 8003314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003316:	8a98      	ldrh	r0, [r3, #20]
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	1d19      	adds	r1, r3, #4
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	7b1b      	ldrb	r3, [r3, #12]
 8003320:	3b01      	subs	r3, #1
 8003322:	461a      	mov	r2, r3
 8003324:	f000 feb5 	bl	8004092 <crcAdd>
 8003328:	4603      	mov	r3, r0
 800332a:	461a      	mov	r2, r3
 800332c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800332e:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 8003330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003332:	8a9a      	ldrh	r2, [r3, #20]
 8003334:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003336:	8b1b      	ldrh	r3, [r3, #24]
 8003338:	429a      	cmp	r2, r3
 800333a:	d106      	bne.n	800334a <canardHandleRxFrame+0x71a>
        {
            ins->on_reception(ins, &rx_transfer);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f107 0210 	add.w	r2, r7, #16
 8003344:	4611      	mov	r1, r2
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 800334a:	f107 0310 	add.w	r3, r7, #16
 800334e:	4619      	mov	r1, r3
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 f89e 	bl	8003492 <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 8003356:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003358:	f000 fb41 	bl	80039de <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 800335c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800335e:	8a9a      	ldrh	r2, [r3, #20]
 8003360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003362:	8b1b      	ldrh	r3, [r3, #24]
 8003364:	429a      	cmp	r2, r3
 8003366:	d101      	bne.n	800336c <canardHandleRxFrame+0x73c>
        {
            return CANARD_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	e00f      	b.n	800338c <canardHandleRxFrame+0x75c>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 800336c:	f06f 0310 	mvn.w	r3, #16
 8003370:	e00c      	b.n	800338c <canardHandleRxFrame+0x75c>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 8003372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003374:	7ddb      	ldrb	r3, [r3, #23]
 8003376:	b25b      	sxtb	r3, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	09db      	lsrs	r3, r3, #7
 800337e:	b2d9      	uxtb	r1, r3
 8003380:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003382:	7dd3      	ldrb	r3, [r2, #23]
 8003384:	f361 13c7 	bfi	r3, r1, #7, #1
 8003388:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3774      	adds	r7, #116	@ 0x74
 8003390:	46bd      	mov	sp, r7
 8003392:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003396:	bf00      	nop

08003398 <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b08a      	sub	sp, #40	@ 0x28
 800339c:	af02      	add	r7, sp, #8
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	603b      	str	r3, [r7, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	2b40      	cmp	r3, #64	@ 0x40
 80033ac:	d901      	bls.n	80033b2 <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 80033ae:	2340      	movs	r3, #64	@ 0x40
 80033b0:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 80033bc:	f107 0310 	add.w	r3, r7, #16
 80033c0:	2208      	movs	r2, #8
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f001 f9f3 	bl	80047b0 <memset>

    uint8_t std_byte_length = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d105      	bne.n	80033e0 <canardEncodeScalar+0x48>
 80033d4:	2301      	movs	r3, #1
 80033d6:	77fb      	strb	r3, [r7, #31]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	743b      	strb	r3, [r7, #16]
 80033de:	e024      	b.n	800342a <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	2b08      	cmp	r3, #8
 80033e4:	d805      	bhi.n	80033f2 <canardEncodeScalar+0x5a>
 80033e6:	2301      	movs	r3, #1
 80033e8:	77fb      	strb	r3, [r7, #31]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	743b      	strb	r3, [r7, #16]
 80033f0:	e01b      	b.n	800342a <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	2b10      	cmp	r3, #16
 80033f6:	d805      	bhi.n	8003404 <canardEncodeScalar+0x6c>
 80033f8:	2302      	movs	r3, #2
 80033fa:	77fb      	strb	r3, [r7, #31]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	881b      	ldrh	r3, [r3, #0]
 8003400:	823b      	strh	r3, [r7, #16]
 8003402:	e012      	b.n	800342a <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	2b20      	cmp	r3, #32
 8003408:	d805      	bhi.n	8003416 <canardEncodeScalar+0x7e>
 800340a:	2304      	movs	r3, #4
 800340c:	77fb      	strb	r3, [r7, #31]
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	613b      	str	r3, [r7, #16]
 8003414:	e009      	b.n	800342a <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 8003416:	79fb      	ldrb	r3, [r7, #7]
 8003418:	2b40      	cmp	r3, #64	@ 0x40
 800341a:	d806      	bhi.n	800342a <canardEncodeScalar+0x92>
 800341c:	2308      	movs	r3, #8
 800341e:	77fb      	strb	r3, [r7, #31]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003426:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 800342a:	f000 fd93 	bl	8003f54 <isBigEndian>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d006      	beq.n	8003442 <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8003434:	7ffa      	ldrb	r2, [r7, #31]
 8003436:	f107 0310 	add.w	r3, r7, #16
 800343a:	4611      	mov	r1, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fd9a 	bl	8003f76 <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d014      	beq.n	8003478 <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	08db      	lsrs	r3, r3, #3
 8003452:	b2db      	uxtb	r3, r3
 8003454:	3320      	adds	r3, #32
 8003456:	443b      	add	r3, r7
 8003458:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800345c:	461a      	mov	r2, r3
 800345e:	79fb      	ldrb	r3, [r7, #7]
 8003460:	425b      	negs	r3, r3
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	409a      	lsls	r2, r3
 8003468:	79fb      	ldrb	r3, [r7, #7]
 800346a:	08db      	lsrs	r3, r3, #3
 800346c:	b2db      	uxtb	r3, r3
 800346e:	b2d2      	uxtb	r2, r2
 8003470:	3320      	adds	r3, #32
 8003472:	443b      	add	r3, r7
 8003474:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 8003478:	79fa      	ldrb	r2, [r7, #7]
 800347a:	f107 0010 	add.w	r0, r7, #16
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2100      	movs	r1, #0
 8003486:	f000 fcee 	bl	8003e66 <copyBitArray>
}
 800348a:	bf00      	nop
 800348c:	3720      	adds	r7, #32
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 800349c:	e00f      	b.n	80034be <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f103 020c 	add.w	r2, r3, #12
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	4619      	mov	r1, r3
 80034b2:	4610      	mov	r0, r2
 80034b4:	f000 fe6a 	bl	800418c <freeBlock>
        transfer->payload_middle = temp;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1eb      	bne.n	800349e <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2200      	movs	r2, #0
 80034ca:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	2200      	movs	r2, #0
 80034d0:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2200      	movs	r2, #0
 80034d6:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	2200      	movs	r2, #0
 80034dc:	829a      	strh	r2, [r3, #20]
}
 80034de:	bf00      	nop
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b085      	sub	sp, #20
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	4603      	mov	r3, r0
 80034ee:	460a      	mov	r2, r1
 80034f0:	71fb      	strb	r3, [r7, #7]
 80034f2:	4613      	mov	r3, r2
 80034f4:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	79bb      	ldrb	r3, [r7, #6]
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	b29b      	uxth	r3, r3
 8003502:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 8003504:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003508:	2b00      	cmp	r3, #0
 800350a:	da03      	bge.n	8003514 <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 800350c:	89fb      	ldrh	r3, [r7, #14]
 800350e:	3320      	adds	r3, #32
 8003510:	b29b      	uxth	r3, r3
 8003512:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 8003514:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	3301      	adds	r3, #1
 8003532:	b2da      	uxtb	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b1f      	cmp	r3, #31
 800353e:	d902      	bls.n	8003546 <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
    }
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr

08003552 <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 8003552:	b480      	push	{r7}
 8003554:	b083      	sub	sp, #12
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 800355c:	88fb      	ldrh	r3, [r7, #6]
 800355e:	2b08      	cmp	r3, #8
 8003560:	d801      	bhi.n	8003566 <dlcToDataLength+0x14>
        return dlc;
 8003562:	88fb      	ldrh	r3, [r7, #6]
 8003564:	e01e      	b.n	80035a4 <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 8003566:	88fb      	ldrh	r3, [r7, #6]
 8003568:	2b09      	cmp	r3, #9
 800356a:	d101      	bne.n	8003570 <dlcToDataLength+0x1e>
        return 12;
 800356c:	230c      	movs	r3, #12
 800356e:	e019      	b.n	80035a4 <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	2b0a      	cmp	r3, #10
 8003574:	d101      	bne.n	800357a <dlcToDataLength+0x28>
        return 16;
 8003576:	2310      	movs	r3, #16
 8003578:	e014      	b.n	80035a4 <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 800357a:	88fb      	ldrh	r3, [r7, #6]
 800357c:	2b0b      	cmp	r3, #11
 800357e:	d101      	bne.n	8003584 <dlcToDataLength+0x32>
        return 20;
 8003580:	2314      	movs	r3, #20
 8003582:	e00f      	b.n	80035a4 <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 8003584:	88fb      	ldrh	r3, [r7, #6]
 8003586:	2b0c      	cmp	r3, #12
 8003588:	d101      	bne.n	800358e <dlcToDataLength+0x3c>
        return 24;
 800358a:	2318      	movs	r3, #24
 800358c:	e00a      	b.n	80035a4 <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 800358e:	88fb      	ldrh	r3, [r7, #6]
 8003590:	2b0d      	cmp	r3, #13
 8003592:	d101      	bne.n	8003598 <dlcToDataLength+0x46>
        return 32;
 8003594:	2320      	movs	r3, #32
 8003596:	e005      	b.n	80035a4 <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	2b0e      	cmp	r3, #14
 800359c:	d101      	bne.n	80035a2 <dlcToDataLength+0x50>
        return 48;
 800359e:	2330      	movs	r3, #48	@ 0x30
 80035a0:	e000      	b.n	80035a4 <dlcToDataLength+0x52>
    }
    return 64;
 80035a2:	2340      	movs	r3, #64	@ 0x40
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d801      	bhi.n	80035c4 <dataLengthToDlc+0x14>
        return data_length;
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	e01e      	b.n	8003602 <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 80035c4:	88fb      	ldrh	r3, [r7, #6]
 80035c6:	2b0c      	cmp	r3, #12
 80035c8:	d801      	bhi.n	80035ce <dataLengthToDlc+0x1e>
        return 9;
 80035ca:	2309      	movs	r3, #9
 80035cc:	e019      	b.n	8003602 <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	2b10      	cmp	r3, #16
 80035d2:	d801      	bhi.n	80035d8 <dataLengthToDlc+0x28>
        return 10;
 80035d4:	230a      	movs	r3, #10
 80035d6:	e014      	b.n	8003602 <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 80035d8:	88fb      	ldrh	r3, [r7, #6]
 80035da:	2b14      	cmp	r3, #20
 80035dc:	d801      	bhi.n	80035e2 <dataLengthToDlc+0x32>
        return 11;
 80035de:	230b      	movs	r3, #11
 80035e0:	e00f      	b.n	8003602 <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	2b18      	cmp	r3, #24
 80035e6:	d801      	bhi.n	80035ec <dataLengthToDlc+0x3c>
        return 12;
 80035e8:	230c      	movs	r3, #12
 80035ea:	e00a      	b.n	8003602 <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 80035ec:	88fb      	ldrh	r3, [r7, #6]
 80035ee:	2b20      	cmp	r3, #32
 80035f0:	d801      	bhi.n	80035f6 <dataLengthToDlc+0x46>
        return 13;
 80035f2:	230d      	movs	r3, #13
 80035f4:	e005      	b.n	8003602 <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 80035f6:	88fb      	ldrh	r3, [r7, #6]
 80035f8:	2b30      	cmp	r3, #48	@ 0x30
 80035fa:	d801      	bhi.n	8003600 <dataLengthToDlc+0x50>
        return 14;
 80035fc:	230e      	movs	r3, #14
 80035fe:	e000      	b.n	8003602 <dataLengthToDlc+0x52>
    }
    return 15;
 8003600:	230f      	movs	r3, #15
}
 8003602:	4618      	mov	r0, r3
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b08c      	sub	sp, #48	@ 0x30
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	603b      	str	r3, [r7, #0]
 800361a:	4613      	mov	r3, r2
 800361c:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d102      	bne.n	800362c <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8003626:	f06f 0301 	mvn.w	r3, #1
 800362a:	e11c      	b.n	8003866 <enqueueTxFrames+0x258>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	8c1b      	ldrh	r3, [r3, #32]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d006      	beq.n	8003642 <enqueueTxFrames+0x34>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d102      	bne.n	8003642 <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800363c:	f06f 0301 	mvn.w	r3, #1
 8003640:	e111      	b.n	8003866 <enqueueTxFrames+0x258>
    }

    int16_t result = 0;
 8003642:	2300      	movs	r3, #0
 8003644:	85fb      	strh	r3, [r7, #46]	@ 0x2e
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 8003646:	2308      	movs	r3, #8
 8003648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	8c1a      	ldrh	r2, [r3, #32]
 8003650:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003654:	b29b      	uxth	r3, r3
 8003656:	429a      	cmp	r2, r3
 8003658:	d24b      	bcs.n	80036f2 <enqueueTxFrames+0xe4>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	330c      	adds	r3, #12
 800365e:	4618      	mov	r0, r3
 8003660:	f000 f94a 	bl	80038f8 <createTxItem>
 8003664:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d102      	bne.n	8003672 <enqueueTxFrames+0x64>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800366c:	f06f 0302 	mvn.w	r3, #2
 8003670:	e0f9      	b.n	8003866 <enqueueTxFrames+0x258>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f103 0008 	add.w	r0, r3, #8
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	69d9      	ldr	r1, [r3, #28]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	8c1b      	ldrh	r3, [r3, #32]
 8003680:	461a      	mov	r2, r3
 8003682:	f001 f8c1 	bl	8004808 <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	8c1b      	ldrh	r3, [r3, #32]
 800368a:	3301      	adds	r3, #1
 800368c:	b29b      	uxth	r3, r3
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff ff8e 	bl	80035b0 <dataLengthToDlc>
 8003694:	4603      	mov	r3, r0
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff ff5b 	bl	8003552 <dlcToDataLength>
 800369c:	4603      	mov	r3, r0
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	8c1b      	ldrh	r3, [r3, #32]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	3301      	adds	r3, #1
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	f003 031f 	and.w	r3, r3, #31
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	8c12      	ldrh	r2, [r2, #32]
 80036c4:	4611      	mov	r1, r2
 80036c6:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	440b      	add	r3, r1
 80036d0:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 80036dc:	6979      	ldr	r1, [r7, #20]
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 f8c5 	bl	800386e <pushTxQueue>
        result++;
 80036e4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3301      	adds	r3, #1
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80036f0:	e0b7      	b.n	8003862 <enqueueTxFrames+0x254>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 80036f2:	2300      	movs	r3, #0
 80036f4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        uint8_t toggle = 0;
 80036f6:	2300      	movs	r3, #0
 80036f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        uint8_t sot_eot = 0x80;
 80036fc:	2380      	movs	r3, #128	@ 0x80
 80036fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
          see if we are going to be able to allocate enough blocks for
          this transfer. If not then stop now, otherwise we will end
          up doing a partial (corrupt) transfer which will just make
          the situation worse as it will waste bus bandwidth
         */
        const uint16_t total_bytes = transfer->payload_len + 2; // including CRC
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	8c1b      	ldrh	r3, [r3, #32]
 8003706:	3302      	adds	r3, #2
 8003708:	84bb      	strh	r3, [r7, #36]	@ 0x24
        const uint8_t bytes_per_frame = frame_max_data_len-1; // sot/eot byte consumes one byte
 800370a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800370e:	3b01      	subs	r3, #1
 8003710:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        const uint16_t frames_needed = (total_bytes + (bytes_per_frame-1)) / bytes_per_frame;
 8003714:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003716:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800371a:	3b01      	subs	r3, #1
 800371c:	441a      	add	r2, r3
 800371e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003722:	fb92 f3f3 	sdiv	r3, r2, r3
 8003726:	843b      	strh	r3, [r7, #32]
        const uint16_t blocks_available = ins->allocator.statistics.capacity_blocks - ins->allocator.statistics.current_usage_blocks;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8a9a      	ldrh	r2, [r3, #20]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8adb      	ldrh	r3, [r3, #22]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	83fb      	strh	r3, [r7, #30]
        if (blocks_available < frames_needed) {
 8003734:	8bfa      	ldrh	r2, [r7, #30]
 8003736:	8c3b      	ldrh	r3, [r7, #32]
 8003738:	429a      	cmp	r2, r3
 800373a:	d202      	bcs.n	8003742 <enqueueTxFrames+0x134>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800373c:	f06f 0302 	mvn.w	r3, #2
 8003740:	e091      	b.n	8003866 <enqueueTxFrames+0x258>
        }

        CanardTxQueueItem* queue_item = NULL;
 8003742:	2300      	movs	r3, #0
 8003744:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 8003746:	e086      	b.n	8003856 <enqueueTxFrames+0x248>
        {
            queue_item = createTxItem(&ins->allocator);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	330c      	adds	r3, #12
 800374c:	4618      	mov	r0, r3
 800374e:	f000 f8d3 	bl	80038f8 <createTxItem>
 8003752:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d102      	bne.n	8003760 <enqueueTxFrames+0x152>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;
 800375a:	f06f 0302 	mvn.w	r3, #2
 800375e:	e082      	b.n	8003866 <enqueueTxFrames+0x258>
            }

            uint16_t i = 0;
 8003760:	2300      	movs	r3, #0
 8003762:	853b      	strh	r3, [r7, #40]	@ 0x28
            if (data_index == 0)
 8003764:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10c      	bne.n	8003784 <enqueueTxFrames+0x176>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 800376a:	88fb      	ldrh	r3, [r7, #6]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	b29b      	uxth	r3, r3
 8003778:	b2da      	uxtb	r2, r3
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	725a      	strb	r2, [r3, #9]
                i = 2;
 800377e:	2302      	movs	r3, #2
 8003780:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003782:	e012      	b.n	80037aa <enqueueTxFrames+0x19c>
            }
            else
            {
                i = 0;
 8003784:	2300      	movs	r3, #0
 8003786:	853b      	strh	r3, [r7, #40]	@ 0x28
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8003788:	e00f      	b.n	80037aa <enqueueTxFrames+0x19c>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	69da      	ldr	r2, [r3, #28]
 800378e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003790:	441a      	add	r2, r3
 8003792:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003794:	7811      	ldrb	r1, [r2, #0]
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	4413      	add	r3, r2
 800379a:	460a      	mov	r2, r1
 800379c:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 800379e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80037a0:	3301      	adds	r3, #1
 80037a2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80037a4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80037a6:	3301      	adds	r3, #1
 80037a8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80037aa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80037ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037b0:	3b01      	subs	r3, #1
 80037b2:	429a      	cmp	r2, r3
 80037b4:	da04      	bge.n	80037c0 <enqueueTxFrames+0x1b2>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	8c1b      	ldrh	r3, [r3, #32]
 80037ba:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80037bc:	429a      	cmp	r2, r3
 80037be:	d3e4      	bcc.n	800378a <enqueueTxFrames+0x17c>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	8c1b      	ldrh	r3, [r3, #32]
 80037c4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d002      	beq.n	80037d0 <enqueueTxFrames+0x1c2>
 80037ca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80037ce:	e000      	b.n	80037d2 <enqueueTxFrames+0x1c4>
 80037d0:	2340      	movs	r3, #64	@ 0x40
 80037d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 80037d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80037d8:	3301      	adds	r3, #1
 80037da:	b29b      	uxth	r3, r3
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff fee7 	bl	80035b0 <dataLengthToDlc>
 80037e2:	4603      	mov	r3, r0
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff feb4 	bl	8003552 <dlcToDataLength>
 80037ea:	4603      	mov	r3, r0
 80037ec:	3b01      	subs	r3, #1
 80037ee:	853b      	strh	r3, [r7, #40]	@ 0x28
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 80037f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80037f4:	015b      	lsls	r3, r3, #5
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80037fc:	4313      	orrs	r3, r2
 80037fe:	b2d9      	uxtb	r1, r3
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	f003 031f 	and.w	r3, r3, #31
 800380a:	b2da      	uxtb	r2, r3
 800380c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800380e:	430a      	orrs	r2, r1
 8003810:	b2d1      	uxtb	r1, r2
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4413      	add	r3, r2
 8003816:	460a      	mov	r2, r1
 8003818:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 8003824:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003826:	b2db      	uxtb	r3, r3
 8003828:	3301      	adds	r3, #1
 800382a:	b2da      	uxtb	r2, r3
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 8003830:	69b9      	ldr	r1, [r7, #24]
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f000 f81b 	bl	800386e <pushTxQueue>

            result++;
 8003838:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 800383c:	b29b      	uxth	r3, r3
 800383e:	3301      	adds	r3, #1
 8003840:	b29b      	uxth	r3, r3
 8003842:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            toggle ^= 1;
 8003844:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003848:	f083 0301 	eor.w	r3, r3, #1
 800384c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            sot_eot = 0;
 8003850:	2300      	movs	r3, #0
 8003852:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        while (transfer->payload_len - data_index != 0)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	8c1b      	ldrh	r3, [r3, #32]
 800385a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800385c:	429a      	cmp	r2, r3
 800385e:	f47f af73 	bne.w	8003748 <enqueueTxFrames+0x13a>
        }
    }

    return result;
 8003862:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
}
 8003866:	4618      	mov	r0, r3
 8003868:	3730      	adds	r7, #48	@ 0x30
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b084      	sub	sp, #16
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
 8003876:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387c:	2b00      	cmp	r3, #0
 800387e:	d103      	bne.n	8003888 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8003886:	e034      	b.n	80038f2 <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388c:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 8003894:	e02a      	b.n	80038ec <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	4619      	mov	r1, r3
 80038a0:	4610      	mov	r0, r2
 80038a2:	f000 f840 	bl	8003926 <isPriorityHigher>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d012      	beq.n	80038d2 <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d106      	bne.n	80038c4 <pushTxQueue+0x56>
            {
                item->next = queue;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 80038c2:	e016      	b.n	80038f2 <pushTxQueue+0x84>
                previous->next = item;
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	601a      	str	r2, [r3, #0]
                item->next = queue;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	601a      	str	r2, [r3, #0]
            return;
 80038d0:	e00f      	b.n	80038f2 <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d103      	bne.n	80038e2 <pushTxQueue+0x74>
            {
                queue->next = item;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	601a      	str	r2, [r3, #0]
                return;
 80038e0:	e007      	b.n	80038f2 <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1d1      	bne.n	8003896 <pushTxQueue+0x28>
            }
        }
    }
}
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 fc1a 	bl	800413a <allocateBlock>
 8003906:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <createTxItem+0x1a>
    {
        return NULL;
 800390e:	2300      	movs	r3, #0
 8003910:	e005      	b.n	800391e <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8003912:	2214      	movs	r2, #20
 8003914:	2100      	movs	r1, #0
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 ff4a 	bl	80047b0 <memset>
    return item;
 800391c:	68fb      	ldr	r3, [r7, #12]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 8003926:	b480      	push	{r7}
 8003928:	b089      	sub	sp, #36	@ 0x24
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
 800392e:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8003936:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800393e:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	0fdb      	lsrs	r3, r3, #31
 8003944:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	0fdb      	lsrs	r3, r3, #31
 800394a:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 800394c:	7dfa      	ldrb	r2, [r7, #23]
 800394e:	7dbb      	ldrb	r3, [r7, #22]
 8003950:	429a      	cmp	r2, r3
 8003952:	d01d      	beq.n	8003990 <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 8003954:	7dfb      	ldrb	r3, [r7, #23]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d002      	beq.n	8003960 <isPriorityHigher+0x3a>
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	0c9b      	lsrs	r3, r3, #18
 800395e:	e000      	b.n	8003962 <isPriorityHigher+0x3c>
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 8003964:	7dbb      	ldrb	r3, [r7, #22]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d002      	beq.n	8003970 <isPriorityHigher+0x4a>
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	0c9b      	lsrs	r3, r3, #18
 800396e:	e000      	b.n	8003972 <isPriorityHigher+0x4c>
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	429a      	cmp	r2, r3
 800397a:	d007      	beq.n	800398c <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	429a      	cmp	r2, r3
 8003982:	bf34      	ite	cc
 8003984:	2301      	movcc	r3, #1
 8003986:	2300      	movcs	r3, #0
 8003988:	b2db      	uxtb	r3, r3
 800398a:	e022      	b.n	80039d2 <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 800398c:	7dbb      	ldrb	r3, [r7, #22]
 800398e:	e020      	b.n	80039d2 <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003996:	2b00      	cmp	r3, #0
 8003998:	bf14      	ite	ne
 800399a:	2301      	movne	r3, #1
 800399c:	2300      	moveq	r3, #0
 800399e:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	bf14      	ite	ne
 80039aa:	2301      	movne	r3, #1
 80039ac:	2300      	moveq	r3, #0
 80039ae:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 80039b0:	69fa      	ldr	r2, [r7, #28]
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d105      	bne.n	80039c4 <isPriorityHigher+0x9e>
 80039b8:	7d7a      	ldrb	r2, [r7, #21]
 80039ba:	7d3b      	ldrb	r3, [r7, #20]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d001      	beq.n	80039c4 <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 80039c0:	7d3b      	ldrb	r3, [r7, #20]
 80039c2:	e006      	b.n	80039d2 <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 80039c4:	69fa      	ldr	r2, [r7, #28]
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	bf34      	ite	cc
 80039cc:	2301      	movcc	r3, #1
 80039ce:	2300      	movcs	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3724      	adds	r7, #36	@ 0x24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	7ddb      	ldrb	r3, [r3, #23]
 80039ea:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	3301      	adds	r3, #1
 80039f2:	f003 031f 	and.w	r3, r3, #31
 80039f6:	b2d9      	uxtb	r1, r3
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	7dd3      	ldrb	r3, [r2, #23]
 80039fc:	f361 0386 	bfi	r3, r1, #2, #5
 8003a00:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	8ad3      	ldrh	r3, [r2, #22]
 8003a06:	f36f 0309 	bfc	r3, #0, #10
 8003a0a:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	7dd3      	ldrb	r3, [r2, #23]
 8003a10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a14:	75d3      	strb	r3, [r2, #23]
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr

08003a22 <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b084      	sub	sp, #16
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f819 	bl	8003a62 <extractTransferType>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d10e      	bne.n	8003a54 <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	0a1b      	lsrs	r3, r3, #8
 8003a3a:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d103      	bne.n	8003a50 <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 8003a48:	89fb      	ldrh	r3, [r7, #14]
 8003a4a:	f003 0303 	and.w	r3, r3, #3
 8003a4e:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 8003a50:	89fb      	ldrh	r3, [r7, #14]
 8003a52:	e002      	b.n	8003a5a <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	0c1b      	lsrs	r3, r3, #16
 8003a58:	b2db      	uxtb	r3, r3
    }
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b085      	sub	sp, #20
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	09db      	lsrs	r3, r3, #7
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bf14      	ite	ne
 8003a76:	2301      	movne	r3, #1
 8003a78:	2300      	moveq	r3, #0
 8003a7a:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
 8003a7e:	f083 0301 	eor.w	r3, r3, #1
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <extractTransferType+0x2a>
    {
        return CanardTransferTypeBroadcast;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e008      	b.n	8003a9e <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	0bdb      	lsrs	r3, r3, #15
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e000      	b.n	8003a9e <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 8003a9c:	2300      	movs	r3, #0
    }
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
 8003ab2:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d110      	bne.n	8003ae2 <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	330c      	adds	r3, #12
 8003ac4:	6839      	ldr	r1, [r7, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 f865 	bl	8003b96 <createRxState>
 8003acc:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d101      	bne.n	8003ad8 <traverseRxStates+0x2e>
        {
            return NULL;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	e013      	b.n	8003b00 <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	621a      	str	r2, [r3, #32]
        return states;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	e00e      	b.n	8003b00 <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 8003ae2:	6839      	ldr	r1, [r7, #0]
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f80f 	bl	8003b08 <findRxState>
 8003aea:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <traverseRxStates+0x4c>
    {
        return states;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	e004      	b.n	8003b00 <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8003af6:	6839      	ldr	r1, [r7, #0]
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f827 	bl	8003b4c <prependRxState>
 8003afe:	4603      	mov	r3, r0
    }
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8003b18:	e010      	b.n	8003b3c <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d101      	bne.n	8003b28 <findRxState+0x20>
        {
            return state;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	e00d      	b.n	8003b44 <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f103 020c 	add.w	r2, r3, #12
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4619      	mov	r1, r3
 8003b34:	4610      	mov	r0, r2
 8003b36:	f7ff f817 	bl	8002b68 <canardRxFromIdx>
 8003b3a:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1eb      	bne.n	8003b1a <findRxState+0x12>
    }
    return NULL;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	330c      	adds	r3, #12
 8003b5a:	6839      	ldr	r1, [r7, #0]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f000 f81a 	bl	8003b96 <createRxState>
 8003b62:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <prependRxState+0x22>
    {
        return NULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	e00f      	b.n	8003b8e <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f103 020c 	add.w	r2, r3, #12
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4610      	mov	r0, r2
 8003b7c:	f7ff f800 	bl	8002b80 <canardRxToIdx>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	621a      	str	r2, [r3, #32]
    return state;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b08c      	sub	sp, #48	@ 0x30
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 8003ba0:	f107 0308 	add.w	r3, r7, #8
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 fe01 	bl	80047b0 <memset>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 fac1 	bl	800413a <allocateBlock>
 8003bb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 8003bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <createRxState+0x2e>
    {
        return NULL;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	e007      	b.n	8003bd4 <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 8003bc4:	f107 0308 	add.w	r3, r7, #8
 8003bc8:	2220      	movs	r2, #32
 8003bca:	4619      	mov	r1, r3
 8003bcc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003bce:	f000 fe1b 	bl	8004808 <memcpy>

    return state;
 8003bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3730      	adds	r7, #48	@ 0x30
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8003be6:	e01b      	b.n	8003c20 <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f103 020c 	add.w	r2, r3, #12
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	4610      	mov	r0, r2
 8003bf6:	f7fe ff9f 	bl	8002b38 <canardBufferFromIdx>
 8003bfa:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	330c      	adds	r3, #12
 8003c06:	68f9      	ldr	r1, [r7, #12]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fabf 	bl	800418c <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	330c      	adds	r3, #12
 8003c12:	68b9      	ldr	r1, [r7, #8]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fe ff9b 	bl	8002b50 <canardBufferToIdx>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1df      	bne.n	8003be8 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	8ad3      	ldrh	r3, [r2, #22]
 8003c2c:	f36f 0309 	bfc	r3, #0, #10
 8003c30:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
}
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08a      	sub	sp, #40	@ 0x28
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 8003c52:	2300      	movs	r3, #0
 8003c54:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	8adb      	ldrh	r3, [r3, #22]
 8003c5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	2b05      	cmp	r3, #5
 8003c62:	d036      	beq.n	8003cd2 <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	8adb      	ldrh	r3, [r3, #22]
 8003c68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8003c70:	e00e      	b.n	8003c90 <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 8003c72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	441a      	add	r2, r3
 8003c78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c7a:	7811      	ldrb	r1, [r2, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	4413      	add	r3, r2
 8003c80:	460a      	mov	r2, r1
 8003c82:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 8003c84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c86:	3301      	adds	r3, #1
 8003c88:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8003c8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 8003c90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d804      	bhi.n	8003ca0 <bufferBlockPushBytes+0x5c>
 8003c96:	78fb      	ldrb	r3, [r7, #3]
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d3e8      	bcc.n	8003c72 <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 8003ca0:	78fb      	ldrb	r3, [r7, #3]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d313      	bcc.n	8003cd2 <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	8adb      	ldrh	r3, [r3, #22]
 8003cae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	4413      	add	r3, r2
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cc2:	b299      	uxth	r1, r3
            state->payload_len =
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	8ad3      	ldrh	r3, [r2, #22]
 8003cc8:	f361 0309 	bfi	r3, r1, #0, #10
 8003ccc:	82d3      	strh	r3, [r2, #22]
            return 1;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e0ae      	b.n	8003e30 <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	8adb      	ldrh	r3, [r3, #22]
 8003cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	1f5a      	subs	r2, r3, #5
 8003cde:	0893      	lsrs	r3, r2, #2
 8003ce0:	4955      	ldr	r1, [pc, #340]	@ (8003e38 <bufferBlockPushBytes+0x1f4>)
 8003ce2:	fba1 3103 	umull	r3, r1, r1, r3
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	1a5b      	subs	r3, r3, r1
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 8003cf0:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d113      	bne.n	8003d26 <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f000 f89c 	bl	8003e3c <createBufferBlock>
 8003d04:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 8003d06:	69f9      	ldr	r1, [r7, #28]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f7fe ff21 	bl	8002b50 <canardBufferToIdx>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d102      	bne.n	8003d20 <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8003d1a:	f06f 0302 	mvn.w	r3, #2
 8003d1e:	e087      	b.n	8003e30 <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 8003d20:	2300      	movs	r3, #0
 8003d22:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003d24:	e06c      	b.n	8003e00 <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 8003d26:	2301      	movs	r3, #1
 8003d28:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	4619      	mov	r1, r3
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f7fe ff01 	bl	8002b38 <canardBufferFromIdx>
 8003d36:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 8003d38:	e005      	b.n	8003d46 <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 8003d3a:	8b7b      	ldrh	r3, [r7, #26]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	837b      	strh	r3, [r7, #26]
            block = block->next;
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f5      	bne.n	8003d3a <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	8adb      	ldrh	r3, [r3, #22]
 8003d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	461a      	mov	r2, r3
 8003d5a:	78fb      	ldrb	r3, [r7, #3]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	3b05      	subs	r3, #5
 8003d60:	089b      	lsrs	r3, r3, #2
 8003d62:	4a35      	ldr	r2, [pc, #212]	@ (8003e38 <bufferBlockPushBytes+0x1f4>)
 8003d64:	fba2 2303 	umull	r2, r3, r2, r3
 8003d68:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 8003d6e:	8afa      	ldrh	r2, [r7, #22]
 8003d70:	8b7b      	ldrh	r3, [r7, #26]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d944      	bls.n	8003e00 <bufferBlockPushBytes+0x1bc>
 8003d76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d141      	bne.n	8003e00 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 f85d 	bl	8003e3c <createBufferBlock>
 8003d82:	4602      	mov	r2, r0
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d102      	bne.n	8003d96 <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8003d90:	f06f 0302 	mvn.w	r3, #2
 8003d94:	e04c      	b.n	8003e30 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 8003d9c:	e030      	b.n	8003e00 <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 8003d9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003da0:	833b      	strh	r3, [r7, #24]
 8003da2:	e00e      	b.n	8003dc2 <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8003da4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	441a      	add	r2, r3
 8003daa:	8b3b      	ldrh	r3, [r7, #24]
 8003dac:	7811      	ldrb	r1, [r2, #0]
 8003dae:	69fa      	ldr	r2, [r7, #28]
 8003db0:	4413      	add	r3, r2
 8003db2:	460a      	mov	r2, r1
 8003db4:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8003db6:	8b3b      	ldrh	r3, [r7, #24]
 8003db8:	3301      	adds	r3, #1
 8003dba:	833b      	strh	r3, [r7, #24]
 8003dbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 8003dc2:	8b3b      	ldrh	r3, [r7, #24]
 8003dc4:	2b1b      	cmp	r3, #27
 8003dc6:	d804      	bhi.n	8003dd2 <bufferBlockPushBytes+0x18e>
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d3e8      	bcc.n	8003da4 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 8003dd2:	78fb      	ldrb	r3, [r7, #3]
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d211      	bcs.n	8003e00 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f82d 	bl	8003e3c <createBufferBlock>
 8003de2:	4602      	mov	r2, r0
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d102      	bne.n	8003df6 <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8003df0:	f06f 0302 	mvn.w	r3, #2
 8003df4:	e01c      	b.n	8003e30 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 8003e00:	78fb      	ldrb	r3, [r7, #3]
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d3c9      	bcc.n	8003d9e <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	8adb      	ldrh	r3, [r3, #22]
 8003e0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	78fb      	ldrb	r3, [r7, #3]
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4413      	add	r3, r2
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e22:	b299      	uxth	r1, r3
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	8ad3      	ldrh	r3, [r2, #22]
 8003e28:	f361 0309 	bfi	r3, r1, #0, #10
 8003e2c:	82d3      	strh	r3, [r2, #22]

    return 1;
 8003e2e:	2301      	movs	r3, #1
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3728      	adds	r7, #40	@ 0x28
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	24924925 	.word	0x24924925

08003e3c <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f978 	bl	800413a <allocateBlock>
 8003e4a:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <createBufferBlock+0x1a>
    {
        return NULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	e003      	b.n	8003e5e <createBufferBlock+0x22>
    }
    block->next = NULL;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
    return block;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b089      	sub	sp, #36	@ 0x24
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
 8003e72:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	08db      	lsrs	r3, r3, #3
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 8003e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e80:	08db      	lsrs	r3, r3, #3
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	4413      	add	r3, r2
 8003e86:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 8003e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e92:	f003 0307 	and.w	r3, r3, #7
 8003e96:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 8003ea0:	e04d      	b.n	8003f3e <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 8003eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 8003eb6:	7eba      	ldrb	r2, [r7, #26]
 8003eb8:	7efb      	ldrb	r3, [r7, #27]
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	bf38      	it	cc
 8003ebe:	4613      	movcc	r3, r2
 8003ec0:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 8003ec2:	7e7b      	ldrb	r3, [r7, #25]
 8003ec4:	f1c3 0208 	rsb	r2, r3, #8
 8003ec8:	69f9      	ldr	r1, [r7, #28]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	1acb      	subs	r3, r1, r3
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	bf28      	it	cs
 8003ed2:	4613      	movcs	r3, r2
 8003ed4:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 8003ed6:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	7ebb      	ldrb	r3, [r7, #26]
 8003ee6:	fa42 f303 	asr.w	r3, r2, r3
 8003eea:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	08db      	lsrs	r3, r3, #3
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	7efb      	ldrb	r3, [r7, #27]
 8003efa:	409a      	lsls	r2, r3
 8003efc:	7ebb      	ldrb	r3, [r7, #26]
 8003efe:	fa22 f303 	lsr.w	r3, r2, r3
 8003f02:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8003f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f06:	08db      	lsrs	r3, r3, #3
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	781a      	ldrb	r2, [r3, #0]
 8003f0e:	7cfb      	ldrb	r3, [r7, #19]
 8003f10:	43db      	mvns	r3, r3
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	4013      	ands	r3, r2
 8003f16:	b2d9      	uxtb	r1, r3
 8003f18:	7cba      	ldrb	r2, [r7, #18]
 8003f1a:	7cfb      	ldrb	r3, [r7, #19]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 8003f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f22:	08db      	lsrs	r3, r3, #3
 8003f24:	6838      	ldr	r0, [r7, #0]
 8003f26:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 8003f2c:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	4413      	add	r3, r2
 8003f34:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 8003f36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 8003f3e:	69fa      	ldr	r2, [r7, #28]
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d1ad      	bne.n	8003ea2 <copyBitArray+0x3c>
    }
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	3724      	adds	r7, #36	@ 0x24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <isBigEndian>:

    return bit_length;
}

CANARD_INTERNAL bool isBigEndian(void)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 8003f5e:	797b      	ldrb	r3, [r7, #5]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	bf0c      	ite	eq
 8003f64:	2301      	moveq	r3, #1
 8003f66:	2300      	movne	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
#endif
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b087      	sub	sp, #28
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
 8003f7e:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 8003f8e:	e017      	b.n	8003fc0 <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	4413      	add	r3, r2
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	441a      	add	r2, r3
 8003fa0:	68f9      	ldr	r1, [r7, #12]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	440b      	add	r3, r1
 8003fa6:	7812      	ldrb	r2, [r2, #0]
 8003fa8:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	4413      	add	r3, r2
 8003fb0:	7afa      	ldrb	r2, [r7, #11]
 8003fb2:	701a      	strb	r2, [r3, #0]
        fwd++;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
        rev--;
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d3e3      	bcc.n	8003f90 <swapByteOrder+0x1a>
    }
}
 8003fc8:	bf00      	nop
 8003fca:	bf00      	nop
 8003fcc:	371c      	adds	r7, #28
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b085      	sub	sp, #20
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	460a      	mov	r2, r1
 8003fe0:	80fb      	strh	r3, [r7, #6]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 8003fe6:	797b      	ldrb	r3, [r7, #5]
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	88fb      	ldrh	r3, [r7, #6]
 8003ff0:	4053      	eors	r3, r2
 8003ff2:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	73fb      	strb	r3, [r7, #15]
 8003ff8:	e012      	b.n	8004020 <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 8003ffa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	da08      	bge.n	8004014 <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	b29b      	uxth	r3, r3
 8004008:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800400c:	f083 0301 	eor.w	r3, r3, #1
 8004010:	80fb      	strh	r3, [r7, #6]
 8004012:	e002      	b.n	800401a <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 8004014:	88fb      	ldrh	r3, [r7, #6]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	3301      	adds	r3, #1
 800401e:	73fb      	strb	r3, [r7, #15]
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	2b07      	cmp	r3, #7
 8004024:	d9e9      	bls.n	8003ffa <crcAddByte+0x24>
        }
    }
    return crc_val;
 8004026:	88fb      	ldrh	r3, [r7, #6]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 8004034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	4601      	mov	r1, r0
 800403c:	e9c7 2300 	strd	r2, r3, [r7]
 8004040:	460b      	mov	r3, r1
 8004042:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8004044:	2300      	movs	r3, #0
 8004046:	82fb      	strh	r3, [r7, #22]
 8004048:	e01b      	b.n	8004082 <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 800404a:	8af9      	ldrh	r1, [r7, #22]
 800404c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004050:	f1c1 0620 	rsb	r6, r1, #32
 8004054:	f1a1 0020 	sub.w	r0, r1, #32
 8004058:	fa22 f401 	lsr.w	r4, r2, r1
 800405c:	fa03 f606 	lsl.w	r6, r3, r6
 8004060:	4334      	orrs	r4, r6
 8004062:	fa23 f000 	lsr.w	r0, r3, r0
 8004066:	4304      	orrs	r4, r0
 8004068:	fa23 f501 	lsr.w	r5, r3, r1
 800406c:	b2e2      	uxtb	r2, r4
 800406e:	89fb      	ldrh	r3, [r7, #14]
 8004070:	4611      	mov	r1, r2
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff ffaf 	bl	8003fd6 <crcAddByte>
 8004078:	4603      	mov	r3, r0
 800407a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 800407c:	8afb      	ldrh	r3, [r7, #22]
 800407e:	3308      	adds	r3, #8
 8004080:	82fb      	strh	r3, [r7, #22]
 8004082:	8afb      	ldrh	r3, [r7, #22]
 8004084:	2b3f      	cmp	r3, #63	@ 0x3f
 8004086:	d9e0      	bls.n	800404a <crcAddSignature+0x16>
    }
    return crc_val;
 8004088:	89fb      	ldrh	r3, [r7, #14]
}
 800408a:	4618      	mov	r0, r3
 800408c:	371c      	adds	r7, #28
 800408e:	46bd      	mov	sp, r7
 8004090:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004092 <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	4603      	mov	r3, r0
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
 800409e:	81fb      	strh	r3, [r7, #14]
    while (len--)
 80040a0:	e00a      	b.n	80040b8 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	1c5a      	adds	r2, r3, #1
 80040a6:	60ba      	str	r2, [r7, #8]
 80040a8:	781a      	ldrb	r2, [r3, #0]
 80040aa:	89fb      	ldrh	r3, [r7, #14]
 80040ac:	4611      	mov	r1, r2
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff ff91 	bl	8003fd6 <crcAddByte>
 80040b4:	4603      	mov	r3, r0
 80040b6:	81fb      	strh	r3, [r7, #14]
    while (len--)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	1e5a      	subs	r2, r3, #1
 80040bc:	607a      	str	r2, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1ef      	bne.n	80040a2 <crcAdd+0x10>
    }
    return crc_val;
 80040c2:	89fb      	ldrh	r3, [r7, #14]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b089      	sub	sp, #36	@ 0x24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	4613      	mov	r3, r2
 80040d8:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 80040da:	2300      	movs	r3, #0
 80040dc:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	3304      	adds	r3, #4
 80040ec:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 80040ee:	e00b      	b.n	8004108 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	015b      	lsls	r3, r3, #5
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	441a      	add	r2, r3
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	61bb      	str	r3, [r7, #24]
        current_index++;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	3301      	adds	r3, #1
 8004106:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 8004108:	88fb      	ldrh	r3, [r7, #6]
 800410a:	69fa      	ldr	r2, [r7, #28]
 800410c:	429a      	cmp	r2, r3
 800410e:	d3ef      	bcc.n	80040f0 <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	2200      	movs	r2, #0
 8004114:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	88fa      	ldrh	r2, [r7, #6]
 800411a:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
}
 800412e:	bf00      	nop
 8004130:	3724      	adds	r7, #36	@ 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 800413a:	b480      	push	{r7}
 800413c:	b085      	sub	sp, #20
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 800414a:	2300      	movs	r3, #0
 800414c:	e018      	b.n	8004180 <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	895b      	ldrh	r3, [r3, #10]
 8004162:	3301      	adds	r3, #1
 8004164:	b29a      	uxth	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	899a      	ldrh	r2, [r3, #12]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	895b      	ldrh	r3, [r3, #10]
 8004172:	429a      	cmp	r2, r3
 8004174:	d203      	bcs.n	800417e <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	895a      	ldrh	r2, [r3, #10]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 800417e:	68fb      	ldr	r3, [r7, #12]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	895b      	ldrh	r3, [r3, #10]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 80041b4:	bf00      	nop
 80041b6:	3714      	adds	r7, #20
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <_hyp_aes_Encryption_Hyp_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _hyp_aes_Encryption_Hyp_encode(uint8_t* buffer, uint32_t* bit_ofs, struct hyp_aes_Encryption_Hyp* msg, bool tao);
static inline bool _hyp_aes_Encryption_Hyp_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct hyp_aes_Encryption_Hyp* msg, bool tao);
void _hyp_aes_Encryption_Hyp_encode(uint8_t* buffer, uint32_t* bit_ofs, struct hyp_aes_Encryption_Hyp* msg, bool tao) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
 80041cc:	70fb      	strb	r3, [r7, #3]





    for (size_t i=0; i < 32; i++) {
 80041ce:	2300      	movs	r3, #0
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	e012      	b.n	80041fa <_hyp_aes_Encryption_Hyp_encode+0x3a>




        canardEncodeScalar(buffer, *bit_ofs, 32, &msg->payload_ciphertext[i]);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	6819      	ldr	r1, [r3, #0]
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	4413      	add	r3, r2
 80041e0:	2220      	movs	r2, #32
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f7ff f8d8 	bl	8003398 <canardEncodeScalar>

        *bit_ofs += 32;
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f103 0220 	add.w	r2, r3, #32
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 32; i++) {
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	3301      	adds	r3, #1
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b1f      	cmp	r3, #31
 80041fe:	d9e9      	bls.n	80041d4 <_hyp_aes_Encryption_Hyp_encode+0x14>





    for (size_t i=0; i < 128; i++) {
 8004200:	2300      	movs	r3, #0
 8004202:	613b      	str	r3, [r7, #16]
 8004204:	e012      	b.n	800422c <_hyp_aes_Encryption_Hyp_encode+0x6c>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->payload_ciphertext_tiny[i]);
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	6819      	ldr	r1, [r3, #0]
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3380      	adds	r3, #128	@ 0x80
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	4413      	add	r3, r2
 8004212:	2208      	movs	r2, #8
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f7ff f8bf 	bl	8003398 <canardEncodeScalar>

        *bit_ofs += 8;
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f103 0208 	add.w	r2, r3, #8
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 128; i++) {
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	3301      	adds	r3, #1
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004230:	d9e9      	bls.n	8004206 <_hyp_aes_Encryption_Hyp_encode+0x46>





}
 8004232:	bf00      	nop
 8004234:	bf00      	nop
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <hyp_aes_Encryption_Hyp_encode>:

uint32_t hyp_aes_Encryption_Hyp_encode(struct hyp_aes_Encryption_Hyp* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, HYP_AES_ENCRYPTION_HYP_MAX_SIZE);
 800424a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800424e:	2100      	movs	r1, #0
 8004250:	6838      	ldr	r0, [r7, #0]
 8004252:	f000 faad 	bl	80047b0 <memset>
    _hyp_aes_Encryption_Hyp_encode(buffer, &bit_ofs, msg, 
 8004256:	f107 010c 	add.w	r1, r7, #12
 800425a:	2301      	movs	r3, #1
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6838      	ldr	r0, [r7, #0]
 8004260:	f7ff ffae 	bl	80041c0 <_hyp_aes_Encryption_Hyp_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3307      	adds	r3, #7
 8004268:	08db      	lsrs	r3, r3, #3
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
	...

08004274 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states. 
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 8004274:	b480      	push	{r7}
 8004276:	b089      	sub	sp, #36	@ 0x24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations
  
  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
 800427e:	2300      	movs	r3, #0
 8004280:	61fb      	str	r3, [r7, #28]
 8004282:	e030      	b.n	80042e6 <KeyExpansion+0x72>
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	441a      	add	r2, r3
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	6879      	ldr	r1, [r7, #4]
 8004292:	440b      	add	r3, r1
 8004294:	7812      	ldrb	r2, [r2, #0]
 8004296:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	3301      	adds	r3, #1
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	441a      	add	r2, r3
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	3301      	adds	r3, #1
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	440b      	add	r3, r1
 80042ac:	7812      	ldrb	r2, [r2, #0]
 80042ae:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	3302      	adds	r3, #2
 80042b6:	683a      	ldr	r2, [r7, #0]
 80042b8:	441a      	add	r2, r3
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	3302      	adds	r3, #2
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	440b      	add	r3, r1
 80042c4:	7812      	ldrb	r2, [r2, #0]
 80042c6:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	3303      	adds	r3, #3
 80042ce:	683a      	ldr	r2, [r7, #0]
 80042d0:	441a      	add	r2, r3
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	3303      	adds	r3, #3
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	440b      	add	r3, r1
 80042dc:	7812      	ldrb	r2, [r2, #0]
 80042de:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < Nk; ++i)
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	3301      	adds	r3, #1
 80042e4:	61fb      	str	r3, [r7, #28]
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	2b03      	cmp	r3, #3
 80042ea:	d9cb      	bls.n	8004284 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 80042ec:	2304      	movs	r3, #4
 80042ee:	61fb      	str	r3, [r7, #28]
 80042f0:	e081      	b.n	80043f6 <KeyExpansion+0x182>
  {
    {
      k = (i - 1) * 4;
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	3b01      	subs	r3, #1
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k + 0];
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	4413      	add	r3, r2
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k + 1];
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	3301      	adds	r3, #1
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	4413      	add	r3, r2
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k + 2];
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	3302      	adds	r3, #2
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	4413      	add	r3, r2
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k + 3];
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	3303      	adds	r3, #3
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	4413      	add	r3, r2
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	73fb      	strb	r3, [r7, #15]

    }

    if (i % Nk == 0)
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f003 0303 	and.w	r3, r3, #3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d125      	bne.n	800437e <KeyExpansion+0x10a>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp = tempa[0];
 8004332:	7b3b      	ldrb	r3, [r7, #12]
 8004334:	75fb      	strb	r3, [r7, #23]
        tempa[0] = tempa[1];
 8004336:	7b7b      	ldrb	r3, [r7, #13]
 8004338:	733b      	strb	r3, [r7, #12]
        tempa[1] = tempa[2];
 800433a:	7bbb      	ldrb	r3, [r7, #14]
 800433c:	737b      	strb	r3, [r7, #13]
        tempa[2] = tempa[3];
 800433e:	7bfb      	ldrb	r3, [r7, #15]
 8004340:	73bb      	strb	r3, [r7, #14]
        tempa[3] = u8tmp;
 8004342:	7dfb      	ldrb	r3, [r7, #23]
 8004344:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and 
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 8004346:	7b3b      	ldrb	r3, [r7, #12]
 8004348:	461a      	mov	r2, r3
 800434a:	4b30      	ldr	r3, [pc, #192]	@ (800440c <KeyExpansion+0x198>)
 800434c:	5c9b      	ldrb	r3, [r3, r2]
 800434e:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 8004350:	7b7b      	ldrb	r3, [r7, #13]
 8004352:	461a      	mov	r2, r3
 8004354:	4b2d      	ldr	r3, [pc, #180]	@ (800440c <KeyExpansion+0x198>)
 8004356:	5c9b      	ldrb	r3, [r3, r2]
 8004358:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 800435a:	7bbb      	ldrb	r3, [r7, #14]
 800435c:	461a      	mov	r2, r3
 800435e:	4b2b      	ldr	r3, [pc, #172]	@ (800440c <KeyExpansion+0x198>)
 8004360:	5c9b      	ldrb	r3, [r3, r2]
 8004362:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 8004364:	7bfb      	ldrb	r3, [r7, #15]
 8004366:	461a      	mov	r2, r3
 8004368:	4b28      	ldr	r3, [pc, #160]	@ (800440c <KeyExpansion+0x198>)
 800436a:	5c9b      	ldrb	r3, [r3, r2]
 800436c:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 800436e:	7b3a      	ldrb	r2, [r7, #12]
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	089b      	lsrs	r3, r3, #2
 8004374:	4926      	ldr	r1, [pc, #152]	@ (8004410 <KeyExpansion+0x19c>)
 8004376:	5ccb      	ldrb	r3, [r1, r3]
 8004378:	4053      	eors	r3, r2
 800437a:	b2db      	uxtb	r3, r3
 800437c:	733b      	strb	r3, [r7, #12]
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	613b      	str	r3, [r7, #16]
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	3b04      	subs	r3, #4
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	4413      	add	r3, r2
 8004392:	7819      	ldrb	r1, [r3, #0]
 8004394:	7b3a      	ldrb	r2, [r7, #12]
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	4403      	add	r3, r0
 800439c:	404a      	eors	r2, r1
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	3301      	adds	r3, #1
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	4413      	add	r3, r2
 80043aa:	7819      	ldrb	r1, [r3, #0]
 80043ac:	7b7a      	ldrb	r2, [r7, #13]
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	3301      	adds	r3, #1
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	4403      	add	r3, r0
 80043b6:	404a      	eors	r2, r1
 80043b8:	b2d2      	uxtb	r2, r2
 80043ba:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	3302      	adds	r3, #2
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	4413      	add	r3, r2
 80043c4:	7819      	ldrb	r1, [r3, #0]
 80043c6:	7bba      	ldrb	r2, [r7, #14]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	3302      	adds	r3, #2
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	4403      	add	r3, r0
 80043d0:	404a      	eors	r2, r1
 80043d2:	b2d2      	uxtb	r2, r2
 80043d4:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	3303      	adds	r3, #3
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	4413      	add	r3, r2
 80043de:	7819      	ldrb	r1, [r3, #0]
 80043e0:	7bfa      	ldrb	r2, [r7, #15]
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	3303      	adds	r3, #3
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	4403      	add	r3, r0
 80043ea:	404a      	eors	r2, r1
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	701a      	strb	r2, [r3, #0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	3301      	adds	r3, #1
 80043f4:	61fb      	str	r3, [r7, #28]
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	2b2b      	cmp	r3, #43	@ 0x2b
 80043fa:	f67f af7a 	bls.w	80042f2 <KeyExpansion+0x7e>
  }
}
 80043fe:	bf00      	nop
 8004400:	bf00      	nop
 8004402:	3724      	adds	r7, #36	@ 0x24
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	08004870 	.word	0x08004870
 8004410:	08004970 	.word	0x08004970

08004414 <AES_init_ctx>:

void AES_init_ctx(struct AES_ctx* ctx, const uint8_t* key)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  KeyExpansion(ctx->RoundKey, key);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6839      	ldr	r1, [r7, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f7ff ff26 	bl	8004274 <KeyExpansion>
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 8004430:	b480      	push	{r7}
 8004432:	b087      	sub	sp, #28
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
 800443c:	73fb      	strb	r3, [r7, #15]
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
 800443e:	2300      	movs	r3, #0
 8004440:	75fb      	strb	r3, [r7, #23]
 8004442:	e027      	b.n	8004494 <AddRoundKey+0x64>
  {
    for (j = 0; j < 4; ++j)
 8004444:	2300      	movs	r3, #0
 8004446:	75bb      	strb	r3, [r7, #22]
 8004448:	e01e      	b.n	8004488 <AddRoundKey+0x58>
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 800444a:	7dfa      	ldrb	r2, [r7, #23]
 800444c:	7dbb      	ldrb	r3, [r7, #22]
 800444e:	68b9      	ldr	r1, [r7, #8]
 8004450:	0092      	lsls	r2, r2, #2
 8004452:	440a      	add	r2, r1
 8004454:	4413      	add	r3, r2
 8004456:	7818      	ldrb	r0, [r3, #0]
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	009a      	lsls	r2, r3, #2
 800445c:	7dfb      	ldrb	r3, [r7, #23]
 800445e:	4413      	add	r3, r2
 8004460:	009a      	lsls	r2, r3, #2
 8004462:	7dbb      	ldrb	r3, [r7, #22]
 8004464:	4413      	add	r3, r2
 8004466:	461a      	mov	r2, r3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4413      	add	r3, r2
 800446c:	7819      	ldrb	r1, [r3, #0]
 800446e:	7dfa      	ldrb	r2, [r7, #23]
 8004470:	7dbb      	ldrb	r3, [r7, #22]
 8004472:	4041      	eors	r1, r0
 8004474:	b2c8      	uxtb	r0, r1
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	0092      	lsls	r2, r2, #2
 800447a:	440a      	add	r2, r1
 800447c:	4413      	add	r3, r2
 800447e:	4602      	mov	r2, r0
 8004480:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8004482:	7dbb      	ldrb	r3, [r7, #22]
 8004484:	3301      	adds	r3, #1
 8004486:	75bb      	strb	r3, [r7, #22]
 8004488:	7dbb      	ldrb	r3, [r7, #22]
 800448a:	2b03      	cmp	r3, #3
 800448c:	d9dd      	bls.n	800444a <AddRoundKey+0x1a>
  for (i = 0; i < 4; ++i)
 800448e:	7dfb      	ldrb	r3, [r7, #23]
 8004490:	3301      	adds	r3, #1
 8004492:	75fb      	strb	r3, [r7, #23]
 8004494:	7dfb      	ldrb	r3, [r7, #23]
 8004496:	2b03      	cmp	r3, #3
 8004498:	d9d4      	bls.n	8004444 <AddRoundKey+0x14>
    }
  }
}
 800449a:	bf00      	nop
 800449c:	bf00      	nop
 800449e:	371c      	adds	r7, #28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <SubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void SubBytes(state_t* state)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 80044b0:	2300      	movs	r3, #0
 80044b2:	73fb      	strb	r3, [r7, #15]
 80044b4:	e01d      	b.n	80044f2 <SubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 80044b6:	2300      	movs	r3, #0
 80044b8:	73bb      	strb	r3, [r7, #14]
 80044ba:	e014      	b.n	80044e6 <SubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 80044bc:	7bba      	ldrb	r2, [r7, #14]
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	0092      	lsls	r2, r2, #2
 80044c4:	440a      	add	r2, r1
 80044c6:	4413      	add	r3, r2
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	7bba      	ldrb	r2, [r7, #14]
 80044ce:	7bfb      	ldrb	r3, [r7, #15]
 80044d0:	490d      	ldr	r1, [pc, #52]	@ (8004508 <SubBytes+0x60>)
 80044d2:	5c08      	ldrb	r0, [r1, r0]
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	0092      	lsls	r2, r2, #2
 80044d8:	440a      	add	r2, r1
 80044da:	4413      	add	r3, r2
 80044dc:	4602      	mov	r2, r0
 80044de:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 80044e0:	7bbb      	ldrb	r3, [r7, #14]
 80044e2:	3301      	adds	r3, #1
 80044e4:	73bb      	strb	r3, [r7, #14]
 80044e6:	7bbb      	ldrb	r3, [r7, #14]
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d9e7      	bls.n	80044bc <SubBytes+0x14>
  for (i = 0; i < 4; ++i)
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	3301      	adds	r3, #1
 80044f0:	73fb      	strb	r3, [r7, #15]
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d9de      	bls.n	80044b6 <SubBytes+0xe>
    }
  }
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	08004870 	.word	0x08004870

0800450c <ShiftRows>:

// The ShiftRows() function shifts the rows in the state to the left.
// Each row is shifted with different offset.
// Offset = Row number. So the first row is not shifted.
static void ShiftRows(state_t* state)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to left  
  temp           = (*state)[0][1];
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	785b      	ldrb	r3, [r3, #1]
 8004518:	73fb      	strb	r3, [r7, #15]
  (*state)[0][1] = (*state)[1][1];
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	795a      	ldrb	r2, [r3, #5]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	705a      	strb	r2, [r3, #1]
  (*state)[1][1] = (*state)[2][1];
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	7a5a      	ldrb	r2, [r3, #9]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	715a      	strb	r2, [r3, #5]
  (*state)[2][1] = (*state)[3][1];
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	7b5a      	ldrb	r2, [r3, #13]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	725a      	strb	r2, [r3, #9]
  (*state)[3][1] = temp;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	7bfa      	ldrb	r2, [r7, #15]
 8004536:	735a      	strb	r2, [r3, #13]

  // Rotate second row 2 columns to left  
  temp           = (*state)[0][2];
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	789b      	ldrb	r3, [r3, #2]
 800453c:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	7a9a      	ldrb	r2, [r3, #10]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	7bfa      	ldrb	r2, [r7, #15]
 800454a:	729a      	strb	r2, [r3, #10]

  temp           = (*state)[1][2];
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	799b      	ldrb	r3, [r3, #6]
 8004550:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	7b9a      	ldrb	r2, [r3, #14]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	7bfa      	ldrb	r2, [r7, #15]
 800455e:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to left
  temp           = (*state)[0][3];
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	78db      	ldrb	r3, [r3, #3]
 8004564:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[3][3];
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	7bda      	ldrb	r2, [r3, #15]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	70da      	strb	r2, [r3, #3]
  (*state)[3][3] = (*state)[2][3];
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	7ada      	ldrb	r2, [r3, #11]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	73da      	strb	r2, [r3, #15]
  (*state)[2][3] = (*state)[1][3];
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	79da      	ldrb	r2, [r3, #7]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	72da      	strb	r2, [r3, #11]
  (*state)[1][3] = temp;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	7bfa      	ldrb	r2, [r7, #15]
 8004582:	71da      	strb	r2, [r3, #7]
}
 8004584:	bf00      	nop
 8004586:	3714      	adds	r7, #20
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <xtime>:

static uint8_t xtime(uint8_t x)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	71fb      	strb	r3, [r7, #7]
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 800459a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	b25a      	sxtb	r2, r3
 80045a2:	79fb      	ldrb	r3, [r7, #7]
 80045a4:	09db      	lsrs	r3, r3, #7
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	b25b      	sxtb	r3, r3
 80045aa:	4619      	mov	r1, r3
 80045ac:	0049      	lsls	r1, r1, #1
 80045ae:	440b      	add	r3, r1
 80045b0:	4619      	mov	r1, r3
 80045b2:	00c8      	lsls	r0, r1, #3
 80045b4:	4619      	mov	r1, r3
 80045b6:	4603      	mov	r3, r0
 80045b8:	440b      	add	r3, r1
 80045ba:	b25b      	sxtb	r3, r3
 80045bc:	4053      	eors	r3, r2
 80045be:	b25b      	sxtb	r3, r3
 80045c0:	b2db      	uxtb	r3, r3
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <MixColumns>:

// MixColumns function mixes the columns of the state matrix
static void MixColumns(state_t* state)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b084      	sub	sp, #16
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t Tmp, Tm, t;
  for (i = 0; i < 4; ++i)
 80045d6:	2300      	movs	r3, #0
 80045d8:	73fb      	strb	r3, [r7, #15]
 80045da:	e0a4      	b.n	8004726 <MixColumns+0x158>
  {  
    t   = (*state)[i][0];
 80045dc:	7bfa      	ldrb	r2, [r7, #15]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80045e4:	73bb      	strb	r3, [r7, #14]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 80045e6:	7bfa      	ldrb	r2, [r7, #15]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	785b      	ldrb	r3, [r3, #1]
 80045f8:	4053      	eors	r3, r2
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	440b      	add	r3, r1
 8004604:	789b      	ldrb	r3, [r3, #2]
 8004606:	4053      	eors	r3, r2
 8004608:	b2da      	uxtb	r2, r3
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	78db      	ldrb	r3, [r3, #3]
 8004614:	4053      	eors	r3, r2
 8004616:	737b      	strb	r3, [r7, #13]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 8004618:	7bfa      	ldrb	r2, [r7, #15]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	440b      	add	r3, r1
 8004628:	785b      	ldrb	r3, [r3, #1]
 800462a:	4053      	eors	r3, r2
 800462c:	733b      	strb	r3, [r7, #12]
 800462e:	7b3b      	ldrb	r3, [r7, #12]
 8004630:	4618      	mov	r0, r3
 8004632:	f7ff ffad 	bl	8004590 <xtime>
 8004636:	4603      	mov	r3, r0
 8004638:	733b      	strb	r3, [r7, #12]
 800463a:	7bfa      	ldrb	r2, [r7, #15]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 8004642:	7b3a      	ldrb	r2, [r7, #12]
 8004644:	7b7b      	ldrb	r3, [r7, #13]
 8004646:	4053      	eors	r3, r2
 8004648:	b2db      	uxtb	r3, r3
 800464a:	7bfa      	ldrb	r2, [r7, #15]
 800464c:	404b      	eors	r3, r1
 800464e:	b2d9      	uxtb	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	4413      	add	r3, r2
 800465e:	785a      	ldrb	r2, [r3, #1]
 8004660:	7bfb      	ldrb	r3, [r7, #15]
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	440b      	add	r3, r1
 8004668:	789b      	ldrb	r3, [r3, #2]
 800466a:	4053      	eors	r3, r2
 800466c:	733b      	strb	r3, [r7, #12]
 800466e:	7b3b      	ldrb	r3, [r7, #12]
 8004670:	4618      	mov	r0, r3
 8004672:	f7ff ff8d 	bl	8004590 <xtime>
 8004676:	4603      	mov	r3, r0
 8004678:	733b      	strb	r3, [r7, #12]
 800467a:	7bfb      	ldrb	r3, [r7, #15]
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	7859      	ldrb	r1, [r3, #1]
 8004684:	7b3a      	ldrb	r2, [r7, #12]
 8004686:	7b7b      	ldrb	r3, [r7, #13]
 8004688:	4053      	eors	r3, r2
 800468a:	b2da      	uxtb	r2, r3
 800468c:	7bfb      	ldrb	r3, [r7, #15]
 800468e:	404a      	eors	r2, r1
 8004690:	b2d1      	uxtb	r1, r2
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	4413      	add	r3, r2
 8004698:	460a      	mov	r2, r1
 800469a:	705a      	strb	r2, [r3, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 800469c:	7bfb      	ldrb	r3, [r7, #15]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	789a      	ldrb	r2, [r3, #2]
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
 80046a8:	6879      	ldr	r1, [r7, #4]
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	78db      	ldrb	r3, [r3, #3]
 80046b0:	4053      	eors	r3, r2
 80046b2:	733b      	strb	r3, [r7, #12]
 80046b4:	7b3b      	ldrb	r3, [r7, #12]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7ff ff6a 	bl	8004590 <xtime>
 80046bc:	4603      	mov	r3, r0
 80046be:	733b      	strb	r3, [r7, #12]
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	4413      	add	r3, r2
 80046c8:	7899      	ldrb	r1, [r3, #2]
 80046ca:	7b3a      	ldrb	r2, [r7, #12]
 80046cc:	7b7b      	ldrb	r3, [r7, #13]
 80046ce:	4053      	eors	r3, r2
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
 80046d4:	404a      	eors	r2, r1
 80046d6:	b2d1      	uxtb	r1, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	4413      	add	r3, r2
 80046de:	460a      	mov	r2, r1
 80046e0:	709a      	strb	r2, [r3, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	78da      	ldrb	r2, [r3, #3]
 80046ec:	7bbb      	ldrb	r3, [r7, #14]
 80046ee:	4053      	eors	r3, r2
 80046f0:	733b      	strb	r3, [r7, #12]
 80046f2:	7b3b      	ldrb	r3, [r7, #12]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7ff ff4b 	bl	8004590 <xtime>
 80046fa:	4603      	mov	r3, r0
 80046fc:	733b      	strb	r3, [r7, #12]
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4413      	add	r3, r2
 8004706:	78d9      	ldrb	r1, [r3, #3]
 8004708:	7b3a      	ldrb	r2, [r7, #12]
 800470a:	7b7b      	ldrb	r3, [r7, #13]
 800470c:	4053      	eors	r3, r2
 800470e:	b2da      	uxtb	r2, r3
 8004710:	7bfb      	ldrb	r3, [r7, #15]
 8004712:	404a      	eors	r2, r1
 8004714:	b2d1      	uxtb	r1, r2
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	460a      	mov	r2, r1
 800471e:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	3301      	adds	r3, #1
 8004724:	73fb      	strb	r3, [r7, #15]
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	2b03      	cmp	r3, #3
 800472a:	f67f af57 	bls.w	80045dc <MixColumns+0xe>
  }
}
 800472e:	bf00      	nop
 8004730:	bf00      	nop
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <Cipher>:
}
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 8004742:	2300      	movs	r3, #0
 8004744:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(0, state, RoundKey);
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	2000      	movs	r0, #0
 800474c:	f7ff fe70 	bl	8004430 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 8004750:	2301      	movs	r3, #1
 8004752:	73fb      	strb	r3, [r7, #15]
  {
    SubBytes(state);
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f7ff fea7 	bl	80044a8 <SubBytes>
    ShiftRows(state);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff fed6 	bl	800450c <ShiftRows>
    if (round == Nr) {
 8004760:	7bfb      	ldrb	r3, [r7, #15]
 8004762:	2b0a      	cmp	r3, #10
 8004764:	d00c      	beq.n	8004780 <Cipher+0x48>
      break;
    }
    MixColumns(state);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7ff ff31 	bl	80045ce <MixColumns>
    AddRoundKey(round, state, RoundKey);
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	6879      	ldr	r1, [r7, #4]
 8004772:	4618      	mov	r0, r3
 8004774:	f7ff fe5c 	bl	8004430 <AddRoundKey>
  for (round = 1; ; ++round)
 8004778:	7bfb      	ldrb	r3, [r7, #15]
 800477a:	3301      	adds	r3, #1
 800477c:	73fb      	strb	r3, [r7, #15]
    SubBytes(state);
 800477e:	e7e9      	b.n	8004754 <Cipher+0x1c>
      break;
 8004780:	bf00      	nop
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	200a      	movs	r0, #10
 8004788:	f7ff fe52 	bl	8004430 <AddRoundKey>
}
 800478c:	bf00      	nop
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <AES_ECB_encrypt>:
/*****************************************************************************/
#if defined(ECB) && (ECB == 1)


void AES_ECB_encrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  // The next function call encrypts the PlainText with the Key using AES algorithm.
  Cipher((state_t*)buf, ctx->RoundKey);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4619      	mov	r1, r3
 80047a2:	6838      	ldr	r0, [r7, #0]
 80047a4:	f7ff ffc8 	bl	8004738 <Cipher>
}
 80047a8:	bf00      	nop
 80047aa:	3708      	adds	r7, #8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <memset>:
 80047b0:	4402      	add	r2, r0
 80047b2:	4603      	mov	r3, r0
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d100      	bne.n	80047ba <memset+0xa>
 80047b8:	4770      	bx	lr
 80047ba:	f803 1b01 	strb.w	r1, [r3], #1
 80047be:	e7f9      	b.n	80047b4 <memset+0x4>

080047c0 <__libc_init_array>:
 80047c0:	b570      	push	{r4, r5, r6, lr}
 80047c2:	4d0d      	ldr	r5, [pc, #52]	@ (80047f8 <__libc_init_array+0x38>)
 80047c4:	4c0d      	ldr	r4, [pc, #52]	@ (80047fc <__libc_init_array+0x3c>)
 80047c6:	1b64      	subs	r4, r4, r5
 80047c8:	10a4      	asrs	r4, r4, #2
 80047ca:	2600      	movs	r6, #0
 80047cc:	42a6      	cmp	r6, r4
 80047ce:	d109      	bne.n	80047e4 <__libc_init_array+0x24>
 80047d0:	4d0b      	ldr	r5, [pc, #44]	@ (8004800 <__libc_init_array+0x40>)
 80047d2:	4c0c      	ldr	r4, [pc, #48]	@ (8004804 <__libc_init_array+0x44>)
 80047d4:	f000 f826 	bl	8004824 <_init>
 80047d8:	1b64      	subs	r4, r4, r5
 80047da:	10a4      	asrs	r4, r4, #2
 80047dc:	2600      	movs	r6, #0
 80047de:	42a6      	cmp	r6, r4
 80047e0:	d105      	bne.n	80047ee <__libc_init_array+0x2e>
 80047e2:	bd70      	pop	{r4, r5, r6, pc}
 80047e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80047e8:	4798      	blx	r3
 80047ea:	3601      	adds	r6, #1
 80047ec:	e7ee      	b.n	80047cc <__libc_init_array+0xc>
 80047ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80047f2:	4798      	blx	r3
 80047f4:	3601      	adds	r6, #1
 80047f6:	e7f2      	b.n	80047de <__libc_init_array+0x1e>
 80047f8:	08004984 	.word	0x08004984
 80047fc:	08004984 	.word	0x08004984
 8004800:	08004984 	.word	0x08004984
 8004804:	08004988 	.word	0x08004988

08004808 <memcpy>:
 8004808:	440a      	add	r2, r1
 800480a:	4291      	cmp	r1, r2
 800480c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004810:	d100      	bne.n	8004814 <memcpy+0xc>
 8004812:	4770      	bx	lr
 8004814:	b510      	push	{r4, lr}
 8004816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800481a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800481e:	4291      	cmp	r1, r2
 8004820:	d1f9      	bne.n	8004816 <memcpy+0xe>
 8004822:	bd10      	pop	{r4, pc}

08004824 <_init>:
 8004824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004826:	bf00      	nop
 8004828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800482a:	bc08      	pop	{r3}
 800482c:	469e      	mov	lr, r3
 800482e:	4770      	bx	lr

08004830 <_fini>:
 8004830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004832:	bf00      	nop
 8004834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004836:	bc08      	pop	{r3}
 8004838:	469e      	mov	lr, r3
 800483a:	4770      	bx	lr
