#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 12 09:25:29 2024
# Process ID: 9560
# Current directory: E:/Verilog_Module/IP/Uart_RX_Core_V1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10732 E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.xpr
# Log file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1/vivado.log
# Journal file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1\vivado.jou
# Running On: LAPTOP-728FV7UV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/component.xml -to_files E:/Verilog_Module/IP/Uart_RX_Core/component.xml -filesets [get_filesets *]
ipx::open_ipxact_file {E:\Verilog_Module\IP\Uart_RX_Core_V1_1\component.xml}
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v -to_files E:/Verilog_Module/IP/Uart_RX_Core/src/Ser2Par.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v -to_files E:/Verilog_Module/IP/Uart_RX_Core/src/uart_bit_rx_module.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v -to_files E:/Verilog_Module/IP/Uart_RX_Core/src/uart_reg_rx_module.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
ipx::remove_file ../../Simulation.srcs/sources_1/Core/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/core/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/reg/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/core/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/reg/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sim_1/new/tb_uart_top_module.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
