A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     1


MACRO ASSEMBLER A51 V8.2.5.0
OBJECT MODULE PLACED IN .\Objects\projeto00_padrao.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE projeto00_padrao.a51 SET(SMALL) DEBUG PRINT(.\Listings\projeto00_padrao
                      .lst) OBJECT(.\Objects\projeto00_padrao.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     

                       2     

                       3     

                       4     

                       5     

                       6     

                       7     

                       8     

                       9     

                      10     $nomod51 

                      11     ;#include <at89c5131.h>

                +1    12     

                +1    13     

                +1    14     

                +1    15     

                +1    16     

                +1    17     

                +1    18     

                +1    19     

                +1    20     

                +1    21     

                +1    22     

                +1    23     

                +1    24     

                +1    25     

                +1    26     

                +1    27     

                +1    28     

                +1    29     

                +1    30     

                +1    31     

                +1    32     

                +1    33     

                +1    34     

                +1    35     

                +1    36     

                +1    37     

                +1    38     

                +1    39     

                +1    40     

  00E0          +1    41     sfr ACC = 0xE0 ;        /* Sfr ( ACC, bit addressable)*/

  00F0          +1    42     sfr B = 0xF0 ;        /* Sfr ( B,   bit addressable)*/

  00D0          +1    43     sfr PSW = 0xD0 ;        /* Sfr ( PSW, bit addressable)*/

  0081          +1    44     sfr SP = 0x81 ;

  0082          +1    45     sfr DPL = 0x82 ;

  0083          +1    46     sfr DPH = 0x83 ;

                +1    47     

                +1    48     

                +1    49     

                +1    50     

                +1    51     

                +1    52     

  0080          +1    53     sfr P0 = 0x80 ;        /* Sfr ( P0, bit addressable)*/

                +1    54     

  0087          +1    55     sbit P0_7 = P0 ^ 7 ;

  0086          +1    56     sbit P0_6 = P0 ^ 6 ;

  0085          +1    57     sbit P0_5 = P0 ^ 5 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     2

  0084          +1    58     sbit P0_4 = P0 ^ 4 ;

  0083          +1    59     sbit P0_3 = P0 ^ 3 ;

  0082          +1    60     sbit P0_2 = P0 ^ 2 ;

  0081          +1    61     sbit P0_1 = P0 ^ 1 ;

  0080          +1    62     sbit P0_0 = P0 ^ 0 ;

                +1    63     

  0090          +1    64     sfr P1 = 0x90 ;        /* Sfr ( P1, bit addressable)*/

                +1    65     

  0097          +1    66     sbit P1_7 = P1 ^ 7 ;

  0096          +1    67     sbit P1_6 = P1 ^ 6 ;

  0095          +1    68     sbit P1_5 = P1 ^ 5 ;

  0094          +1    69     sbit P1_4 = P1 ^ 4 ;

  0093          +1    70     sbit P1_3 = P1 ^ 3 ;

  0092          +1    71     sbit P1_2 = P1 ^ 2 ;

  0091          +1    72     sbit P1_1 = P1 ^ 1 ;

  0090          +1    73     sbit P1_0 = P1 ^ 0 ;

                +1    74     

  00A0          +1    75     sfr P2 = 0xA0 ;        /* Sfr ( P2, bit addressable)*/

                +1    76     

  00A7          +1    77     sbit P2_7 = P2 ^ 7 ;

  00A6          +1    78     sbit P2_6 = P2 ^ 6 ;

  00A5          +1    79     sbit P2_5 = P2 ^ 5 ;

  00A4          +1    80     sbit P2_4 = P2 ^ 4 ;

  00A3          +1    81     sbit P2_3 = P2 ^ 3 ;

  00A2          +1    82     sbit P2_2 = P2 ^ 2 ;

  00A1          +1    83     sbit P2_1 = P2 ^ 1 ;

  00A0          +1    84     sbit P2_0 = P2 ^ 0 ;

                +1    85     

  00B0          +1    86     sfr P3 = 0xB0 ;        /* Sfr ( P3, bit addressable)*/

                +1    87     

  00B7          +1    88     sbit P3_7 = P3 ^ 7 ;

  00B6          +1    89     sbit P3_6 = P3 ^ 6 ;

  00B5          +1    90     sbit P3_5 = P3 ^ 5 ;

  00B4          +1    91     sbit P3_4 = P3 ^ 4 ;

  00B3          +1    92     sbit P3_3 = P3 ^ 3 ;

  00B2          +1    93     sbit P3_2 = P3 ^ 2 ;

  00B1          +1    94     sbit P3_1 = P3 ^ 1 ;

  00B0          +1    95     sbit P3_0 = P3 ^ 0 ;

                +1    96     

  00C0          +1    97     sfr P4 = 0xC0 ;        /* Sfr ( P4, bit addressable)*/

                +1    98     

  00C1          +1    99     sbit P4_1 = P4 ^ 1 ;

  00C0          +1   100     sbit P4_0 = P4 ^ 0 ;

                +1   101     

                +1   102     

                +1   103     

                +1   104     

  008C          +1   105     sfr TH0 = 0x8C ; 

  008A          +1   106     sfr TL0 = 0x8A ;

  008D          +1   107     sfr TH1 = 0x8D ;

  008B          +1   108     sfr TL1 = 0x8B ;

  00CD          +1   109     sfr TH2 = 0xCD ;

  00CC          +1   110     sfr TL2 = 0xCC ;

  0088          +1   111     sfr TCON = 0x88 ;        /* Sfr ( TCON,  bit addressable)*/

  0089          +1   112     sfr TMOD = 0x89 ;

  00C8          +1   113     sfr T2CON = 0xC8 ;        /* Sfr ( T2CON, bit addressable)*/

  00C9          +1   114     sfr T2MOD = 0xC9 ;

  00CB          +1   115     sfr RCAP2H = 0xCB ;

  00CA          +1   116     sfr RCAP2L = 0xCA ;

  00A6          +1   117     sfr WDTRST = 0xA6 ;

  00A7          +1   118     sfr WDTPRG = 0xA7 ;

                +1   119     

                +1   120                                 

  008F          +1   121     sbit TF1 = TCON ^ 7 ;

  008E          +1   122     sbit TR1 = TCON ^ 6 ;

  008D          +1   123     sbit TF0 = TCON ^ 5 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     3

  008C          +1   124     sbit TR0 = TCON ^ 4 ;

  008B          +1   125     sbit IE1_ = TCON ^ 3 ;

  008A          +1   126     sbit IT1 = TCON ^ 2 ;

  0089          +1   127     sbit IE0_ = TCON ^ 1 ;

  0088          +1   128     sbit IT0 = TCON ^ 0 ;

                +1   129                                 

  00CF          +1   130     sbit TF2 = T2CON ^ 7 ;

  00CE          +1   131     sbit EXF2 = T2CON ^ 6 ;

  00CD          +1   132     sbit RCLK = T2CON ^ 5 ;

  00CC          +1   133     sbit TCLK = T2CON ^ 4 ;

  00CB          +1   134     sbit EXEN2 = T2CON ^ 3 ;

  00CA          +1   135     sbit TR2 = T2CON ^ 2 ;

  00C9          +1   136     sbit C_T2 = T2CON ^ 1 ;

  00C8          +1   137     sbit CP_RL2 = T2CON ^ 0 ;

                +1   138     

                +1   139     

                +1   140     

                +1   141     

  0098          +1   142     sfr SCON = 0x98 ;

  0099          +1   143     sfr SBUF = 0x99 ;

  00B9          +1   144     sfr SADEN = 0xB9 ;

  00A9          +1   145     sfr SADDR = 0xA9 ;

                +1   146     

  009F          +1   147     sbit FE_SM0 = SCON ^ 7 ;

  009E          +1   148     sbit SM1 = SCON ^ 6 ;

  009D          +1   149     sbit SM2 = SCON ^ 5 ;

  009C          +1   150     sbit REN = SCON ^ 4 ;

  009B          +1   151     sbit TB8 = SCON ^ 3 ;

  009A          +1   152     sbit RB8 = SCON ^ 2 ;

  0099          +1   153     sbit TI = SCON ^ 1 ;

  0098          +1   154     sbit RI = SCON ^ 0 ;

                +1   155     

                +1   156     

                +1   157     

  009A          +1   158     sfr BRL = 0x9A ;

  009B          +1   159     sfr BDRCON = 0x9B ;

                +1   160     

                +1   161     

                +1   162     

  00D8          +1   163     sfr CCON = 0xD8 ;      /* Sfr ( CCON, bit addressable)*/

  00D9          +1   164     sfr CMOD = 0xD9 ;

  00E9          +1   165     sfr CL = 0xE9 ;

  00F9          +1   166     sfr CH = 0xF9 ;

  00DA          +1   167     sfr CCAPM0 = 0xDA ;

  00DB          +1   168     sfr CCAPM1 = 0xDB ;

  00DC          +1   169     sfr CCAPM2 = 0xDC ;

  00DD          +1   170     sfr CCAPM3 = 0xDD ;

  00DE          +1   171     sfr CCAPM4 = 0xDE ;

  00FA          +1   172     sfr CCAP0H = 0xFA ;

  00FB          +1   173     sfr CCAP1H = 0xFB ;

  00FC          +1   174     sfr CCAP2H = 0xFC ;

  00FD          +1   175     sfr CCAP3H = 0xFD ;

  00FE          +1   176     sfr CCAP4H = 0xFE ;

  00EA          +1   177     sfr CCAP0L = 0xEA ;

  00EB          +1   178     sfr CCAP1L = 0xEB ;

  00EC          +1   179     sfr CCAP2L = 0xEC ;

  00ED          +1   180     sfr CCAP3L = 0xED ;

  00EE          +1   181     sfr CCAP4L = 0xEE ;

                +1   182     

                +1   183                                  

  00DF          +1   184     sbit CF = CCON ^ 7 ;

  00DE          +1   185     sbit CR = CCON ^ 6 ;

  00DC          +1   186     sbit CCF4 = CCON ^ 4 ;

  00DB          +1   187     sbit CCF3 = CCON ^ 3 ;

  00DA          +1   188     sbit CCF2 = CCON ^ 2 ;

  00D9          +1   189     sbit CCF1 = CCON ^ 1 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     4

  00D8          +1   190     sbit CCF0 = CCON ^ 0 ;

                +1   191     

                +1   192     

                +1   193     

                +1   194     

  00A8          +1   195     sfr IEN0 = 0xA8 ;       /* Sfr ( IEN0,  bit addressable                 */

  00B1          +1   196     sfr IEN1 = 0xB1 ;

  00B8          +1   197     sfr IPL0 = 0xB8 ;       /* Sfr ( IPL0, bit addressable          */

  00B7          +1   198     sfr IPH0 = 0xB7 ;

  00B2          +1   199     sfr IPL1 = 0xB2 ;

  00B3          +1   200     sfr IPH1 = 0xB3 ;

                +1   201     

                +1   202                                  

  00AF          +1   203     sbit EA = IEN0 ^ 7 ;

  00AE          +1   204     sbit EC = IEN0 ^ 6 ;

  00AD          +1   205     sbit ET2 = IEN0 ^ 5 ;

  00AC          +1   206     sbit ES = IEN0 ^ 4 ;

  00AB          +1   207     sbit ET1 = IEN0 ^ 3 ;

  00AA          +1   208     sbit EX1 = IEN0 ^ 2 ;

  00A9          +1   209     sbit ET0 = IEN0 ^ 1 ;

  00A8          +1   210     sbit EX0 = IEN0 ^ 0 ;

                +1   211                                  

  00BE          +1   212     sbit PPCL = IPL0 ^ 6 ;

  00BD          +1   213     sbit PT2L = IPL0 ^ 5 ;

  00BC          +1   214     sbit PSL = IPL0 ^ 4 ;

  00BB          +1   215     sbit PTIL = IPL0 ^ 3 ;

  00BA          +1   216     sbit PXIL = IPL0 ^ 2 ;

  00B9          +1   217     sbit PT0L = IPL0 ^ 1 ;

  00B8          +1   218     sbit PX0L = IPL0 ^ 0 ;

                +1   219     

                +1   220     

                +1   221     

  00A3          +1   222     sfr PLLCON = 0xA3 ;

  00A4          +1   223     sfr PLLDIV = 0xA4 ;

                +1   224     

                +1   225     

                +1   226     

  009E          +1   227     sfr KBF = 0x9E ;

  009D          +1   228     sfr KBE = 0x9D ;

  009C          +1   229     sfr KBLS = 0x9C ;

                +1   230     

                +1   231     

                +1   232     

  0093          +1   233     sfr SSCON = 0x93 ;

  0094          +1   234     sfr SSCS = 0x94 ;

  0095          +1   235     sfr SSDAT = 0x95 ;

  0096          +1   236     sfr SSADR = 0x96 ;

                +1   237     

                +1   238     

                +1   239     

  00C3          +1   240     sfr SPCON = 0xC3 ;

  00C4          +1   241     sfr SPSTA = 0xC4 ;

  00C5          +1   242     sfr SPDAT = 0xC5 ;

                +1   243     

                +1   244     

                +1   245     

  00BC          +1   246     sfr USBCON = 0xBC ;

  00C6          +1   247     sfr USBADDR = 0xC6 ;

  00BD          +1   248     sfr USBINT = 0xBD ;

  00BE          +1   249     sfr USBIEN = 0xBE ;

  00C7          +1   250     sfr UEPNUM = 0xC7 ;

  00D4          +1   251     sfr UEPCONX = 0xD4 ;

  00CE          +1   252     sfr UEPSTAX = 0xCE ;

  00D5          +1   253     sfr UEPRST = 0xD5 ;

  00F8          +1   254     sfr UEPINT = 0xF8 ;         /* Sfr ( UEPINT, bit addressable) */

  00C2          +1   255     sfr UEPIEN = 0xC2 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     5

  00CF          +1   256     sfr UEPDATX = 0xCF ;

  00E2          +1   257     sfr UBYCTLX = 0xE2 ;

  00E3          +1   258     sfr UBYCTHX = 0xE3 ;

  00D6          +1   259     sfr UDPADDL = 0xD6 ;

  00D7          +1   260     sfr UDPADDH = 0xD7 ;

  00BA          +1   261     sfr UFNUML = 0xBA ;

  00BB          +1   262     sfr UFNUMH = 0xBB ;

                +1   263                                     

  00FE          +1   264     sbit EP6INT = UEPINT ^ 6 ;

  00FD          +1   265     sbit EP5INT = UEPINT ^ 5 ;

  00FC          +1   266     sbit EP4INT = UEPINT ^ 4 ;

  00FB          +1   267     sbit EP3INT = UEPINT ^ 3 ;

  00FA          +1   268     sbit EP2INT = UEPINT ^ 2 ;

  00F9          +1   269     sbit EP1INT = UEPINT ^ 1 ;

  00F8          +1   270     sbit EP0INT = UEPINT ^ 0 ;

                +1   271     

                +1   272     

                +1   273     

  0087          +1   274     sfr PCON = 0x87 ;

  008E          +1   275     sfr AUXR = 0x8E ;

  00A2          +1   276     sfr AUXR1 = 0xA2 ;

  008F          +1   277     sfr CKCON0 = 0x8F ;

  00AF          +1   278     sfr CKCON1 = 0xAF ;

  0085          +1   279     sfr CKSEL = 0x85 ;

  00F1          +1   280     sfr LEDCON = 0xF1 ;

  00D1          +1   281     sfr FCON = 0xD1 ;

  00D2          +1   282     sfr EECON = 0xD2 ;

                +1   283     

                +1   284     

                +1   285     

                +1   286     

                     287     

                     288     ;#include "lcd16x2.a51"

                +1   289     

                +1   290     

                +1   291     

                +1   292     

                +1   293     

                +1   294     

                +1   295     

                +1   296     

                +1   297     

                +1   298     

                +1   299     

                +1   300     

0E00            +1   301     ORG             0E00h

                +1   302     

                +1   303     

                +1   304     

                +1   305     

                +1   306     

                +1   307     

  0080          +1   308     DISPLAY EQU P0

  0087          +1   309     BUSYF   EQU     P0.7                     

                +1   310     

  00A5          +1   311     RS              EQU     P2.5                     

  00A7          +1   312     E_LCD   EQU     P2.7                     

  00A6          +1   313     RW              EQU     P2.6                     

                +1   314     

                +1   315     

                +1   316     

                +1   317     

                +1   318     

                +1   319     

                +1   320     

                +1   321     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     6

                +1   322     

                +1   323     

0E00            +1   324     INIDISP:

0E00 7838       +1   325             MOV     R0,#38H          

0E02 7A05       +1   326             MOV     R2,#05           

0E04 D11F       +1   327             CALL    ESCINST          

                +1   328             

0E06 7838       +1   329                     MOV     R0,#38H          

0E08 7A01       +1   330             MOV     R2,#01           

0E0A D11F       +1   331             CALL    ESCINST          

                +1   332             

0E0C 7806       +1   333                     MOV     R0,#06H          

0E0E 7A01       +1   334             MOV     R2,#01           

0E10 D11F       +1   335             CALL    ESCINST          

                +1   336             

0E12 780C       +1   337                     MOV     R0,#0CH          

0E14 7A01       +1   338             MOV     R2,#01           

0E16 D11F       +1   339             CALL    ESCINST          

                +1   340             

0E18 7801       +1   341                     MOV     R0,#01H          

0E1A 7A02       +1   342             MOV     R2,#02           

0E1C D11F       +1   343             CALL    ESCINST          

                +1   344             

0E1E 22         +1   345                     RET

                +1   346                     

                +1   347     

                +1   348     

                +1   349     

                +1   350     

                +1   351     

                +1   352     

                +1   353     

                +1   354     

                +1   355     

0E1F            +1   356     ESCINST:  

0E1F C2A6       +1   357                     CLR             RW                               

0E21 C2A5       +1   358                     CLR     RS               

0E23 D2A7       +1   359                     SETB    E_LCD            

                +1   360                     

0E25 8880       +1   361                     MOV     DISPLAY, R0      

                +1   362                     

0E27 C2A7       +1   363                     CLR     E_LCD            

                +1   364                     

0E29 7580FF     +1   365                     MOV             DISPLAY,#0xFF    

                +1   366                     

0E2C D2A6       +1   367                     SETB    RW                               

0E2E D2A7       +1   368                     SETB    E_LCD            

                +1   369     

0E30 2087FD     +1   370                     JB              BUSYF, $                 

                +1   371                     

0E33 C2A7       +1   372                     CLR     E_LCD            

                +1   373             

0E35 22         +1   374                     RET

                +1   375                     

                +1   376     

                +1   377     

                +1   378     

                +1   379     

                +1   380     

                +1   381     

                +1   382     

                +1   383     

0E36            +1   384     GOTOXY: 

0E36 C0E0       +1   385                     PUSH    ACC

                +1   386             

0E38 7480       +1   387                     MOV     A,#80H

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     7

0E3A B80102     +1   388             CJNE    R0,#01,GT1       

                +1   389             

0E3D 74C0       +1   390                     MOV     A,#0C0H

                +1   391                     

0E3F 49         +1   392     GT1:    ORL     A,R1             

0E40 F8         +1   393             MOV     R0,A

0E41 7A01       +1   394             MOV     R2,#01           

                +1   395             

0E43 D11F       +1   396                     CALL    ESCINST          

                +1   397             

0E45 D0E0       +1   398                     POP     ACC

                +1   399             

0E47 22         +1   400                     RET

                +1   401             

                +1   402     

                +1   403     

                +1   404     

                +1   405     

                +1   406     

                +1   407     

                +1   408     

                +1   409     

0E48            +1   410     CLR1L:    

0E48 C0E0       +1   411             PUSH   ACC

                +1   412             

0E4A 7800       +1   413                     MOV    R0,#00               

0E4C 7900       +1   414             MOV    R1,#00

                +1   415             

0E4E D136       +1   416                     CALL   GOTOXY

                +1   417             

0E50 7910       +1   418                     MOV    R1,#16               

                +1   419     

0E52 7420       +1   420     CLR1L1: MOV    A,#' '               

                +1   421             

0E54 D17A       +1   422                     CALL   ESCDADO

                +1   423             

0E56 D9FA       +1   424                     DJNZ   R1,CLR1L1

0E58 7800       +1   425             MOV    R0,#00               

0E5A 7900       +1   426             MOV    R1,#00

                +1   427             

0E5C D136       +1   428                     CALL   GOTOXY

                +1   429             

0E5E D0E0       +1   430                     POP    ACC

                +1   431             

0E60 22         +1   432                     RET

                +1   433                     

                +1   434     

                +1   435     

                +1   436     

                +1   437     

                +1   438     

                +1   439     

                +1   440     

                +1   441     

0E61            +1   442     CLR2L:    

0E61 C0E0       +1   443             PUSH   ACC

                +1   444             

0E63 7801       +1   445                     MOV    R0,#01               

0E65 7900       +1   446             MOV    R1,#00

                +1   447             

0E67 D136       +1   448                     CALL   GOTOXY

                +1   449             

0E69 7910       +1   450                     MOV    R1,#16               

                +1   451     

0E6B 7420       +1   452     CLR2L1: MOV    A,#' '               

                +1   453             

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     8

0E6D D17A       +1   454                     CALL   ESCDADO

                +1   455             

0E6F D9FA       +1   456                     DJNZ   R1,CLR2L1

0E71 7801       +1   457             MOV    R0,#01               

0E73 7900       +1   458             MOV    R1,#00

                +1   459             

0E75 D136       +1   460                     CALL   GOTOXY

                +1   461             

0E77 D0E0       +1   462                     POP    ACC

                +1   463             

0E79 22         +1   464                     RET

                +1   465                

                +1   466     

                +1   467     

                +1   468     

                +1   469     

                +1   470     

                +1   471     

                +1   472     

0E7A            +1   473     ESCDADO:  

0E7A C2A6       +1   474                     CLR             RW                               

0E7C D2A5       +1   475             SETB    RS               

0E7E D2A7       +1   476             SETB    E_LCD            

                +1   477                     

0E80 F580       +1   478             MOV     DISPLAY,A        

                +1   479             

0E82 C2A7       +1   480                     CLR     E_LCD            

                +1   481                     

0E84 7580FF     +1   482                     MOV             DISPLAY,#0xFF    

                +1   483                     

0E87 D2A6       +1   484                     SETB    RW                               

0E89 C2A5       +1   485                     CLR             RS                               

0E8B D2A7       +1   486                     SETB    E_LCD            

                +1   487     

0E8D 2087FD     +1   488                     JB              BUSYF,$                  

                +1   489     

0E90 C2A7       +1   490                     CLR     E_LCD            

                +1   491     

0E92 22         +1   492             RET

                +1   493                     

                +1   494     

                +1   495     

                +1   496     

                +1   497     

                +1   498     

                +1   499     

                +1   500     

                +1   501     

                +1   502     

0E93            +1   503     MSTRING:  

0E93 E4         +1   504                       CLR    A

0E94 93         +1   505               MOVC   A,@A+DPTR       

                +1   506               

0E95 6006       +1   507                       JZ     MSTR1

                +1   508               

0E97 120E7A     +1   509                       LCALL  ESCDADO         

                +1   510               

0E9A A3         +1   511                       INC    DPTR

                +1   512               

0E9B 80F6       +1   513                       SJMP   MSTRING

                +1   514                       

0E9D 22         +1   515     MSTR1:    RET

                +1   516                

                +1   517     

                +1   518     

                +1   519     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE     9

                +1   520     

                +1   521     

                +1   522     

                +1   523     

                +1   524     

                +1   525     

0E9E            +1   526     MSTRINGX: 

0E9E E0         +1   527                       MOVX   A,@DPTR         

                +1   528               

0E9F 6006       +1   529                       JZ     MSTR21

                +1   530               

0EA1 120E7A     +1   531                       LCALL  ESCDADO         

                +1   532               

0EA4 A3         +1   533                       INC    DPTR

                +1   534               

0EA5 80F7       +1   535                       SJMP   MSTRINGX

                +1   536     

0EA7 22         +1   537     MSTR21:   RET

                +1   538     

                +1   539     

                +1   540     

                +1   541     

                +1   542     

                +1   543     

                +1   544     

                +1   545     

                +1   546     

                +1   547     

0EA8            +1   548     ESC_STR1: 

                +1   549                       

0EA8 7800       +1   550                       MOV    R0,#00         

0EAA 7900       +1   551               MOV    R1,#00

                +1   552               

0EAC 8004       +1   553                       JMP    ESC_S

                +1   554               

                +1   555     

                +1   556     

                +1   557     

                +1   558     

                +1   559     

                +1   560     

                +1   561     

                +1   562     

                +1   563     

0EAE            +1   564     ESC_STR2: 

                +1   565                       

0EAE 7801       +1   566                       MOV    R0,#01         

0EB0 7900       +1   567               MOV    R1,#00

                +1   568                       

0EB2 120E36     +1   569     ESC_S:    LCALL  GOTOXY          

                +1   570               

0EB5 120E93     +1   571                       LCALL  MSTRING

                +1   572               

0EB8 22         +1   573                       RET

                +1   574     

                +1   575     

                +1   576     

                +1   577     

                +1   578     

                +1   579     

                +1   580     

                +1   581     ; DESTROI: R0,R2                                                                        //

                +1   582     

0EB9            +1   583     CUR_ON:   

0EB9 780F       +1   584                       MOV    R0,#0FH               

0EBB 8002       +1   585               SJMP   CUR1

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    10

                +1   586                       

0EBD            +1   587     CUR_OFF:  

0EBD 780C       +1   588                       MOV    R0,#0CH               

                +1   589                       

0EBF 7A01       +1   590     CUR1:     MOV    R2,#01

                +1   591               

0EC1 D11F       +1   592                       CALL   ESCINST               

                +1   593               

0EC3 22         +1   594                       RET

                +1   595                       

                +1   596     

                +1   597     

                +1   598     

                +1   599     

                +1   600     

                +1   601     

                +1   602     

0EC4            +1   603     ESCREVE_ASTERISCO:              

0EC4 742A       +1   604                     MOV     A, #2Ah  

0EC6 D17A       +1   605                     CALL    ESCDADO

                +1   606             

0EC8 22         +1   607                     RET

                     608     

                     609     ;#include "timer.a51"

                +1   610     

                +1   611     

                +1   612     

                +1   613     

                +1   614     

                +1   615     

                +1   616     

                +1   617     

                +1   618     

0F00            +1   619     ORG     0F00h

                +1   620             

                +1   621     

                +1   622     

                +1   623     

                +1   624     

                +1   625     

                +1   626     

                +1   627     

                +1   628     

                +1   629     

                +1   630     

                +1   631     

0F00            +1   632     TIMER_CONFIGURA_TIMER_SEM_INT:

0F00 8F89       +1   633                     MOV     TMOD, R7  

                +1   634                     

0F02 F105       +1   635                     ACALL   SETA_VALORES_TIMER_SEM_INT

                +1   636                     

0F04 22         +1   637                     RET

                +1   638                     

                +1   639     

                +1   640     

                +1   641     

                +1   642     

                +1   643     

                +1   644     

                +1   645     

                +1   646     

0F05            +1   647     SETA_VALORES_TIMER_SEM_INT:

                +1   648                     

0F05 8E8C       +1   649                     MOV     TH0, R6

0F07 8D8A       +1   650                     MOV     TL0, R5

                +1   651                     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    11

0F09 22         +1   652                     RET

                +1   653     

                +1   654     

                +1   655     

                +1   656     

                +1   657     

                +1   658     

                +1   659     

                +1   660     

0F0A            +1   661     TIMER_DELAY_10_US: 

0F0A 7E02       +1   662                     MOV     R6, #02d     

0F0C DEFE       +1   663                     DJNZ    R6, $

                +1   664                     

0F0E 22         +1   665                     RET

                +1   666                     

                +1   667     

                +1   668     

                +1   669     

                +1   670     

                +1   671     

                +1   672     

                +1   673     

                +1   674     

                +1   675     

                +1   676     

0F0F            +1   677     TIMER_DELAY_1_MS:

                +1   678                     

0F0F 7F01       +1   679                     MOV             R7, #00000001b

0F11 7EF8       +1   680                     MOV     R6, #HIGH(65535 - 1978)

0F13 7D45       +1   681                     MOV     R5, #LOW(65535 - 1978)

0F15 F100       +1   682                     ACALL   TIMER_CONFIGURA_TIMER_SEM_INT

                +1   683     

0F17            +1   684     CONTINUA_TIMER_1_MS:

0F17 C28D       +1   685                     CLR     TF0

0F19 D28C       +1   686                     SETB    TR0

                +1   687             

0F1B 308DFD     +1   688                     JNB     TF0, $

                +1   689                             

0F1E F105       +1   690                     ACALL   SETA_VALORES_TIMER_SEM_INT

                +1   691                     

0F20 C28D       +1   692                     CLR     TF0

0F22 C28C       +1   693                     CLR     TR0

                +1   694             

0F24 D8F1       +1   695                     DJNZ    R0, CONTINUA_TIMER_1_MS

                +1   696             

0F26 22         +1   697                     RET

                +1   698     

                +1   699     

                +1   700     

                +1   701     

                +1   702     

                +1   703     

                +1   704     

                +1   705     

0F27            +1   706     TIMER_DELAY_200_MS:

0F27 78C8       +1   707                     MOV             R0, #0C8h 

                +1   708     

0F29 F10F       +1   709                     ACALL   TIMER_DELAY_1_MS

                +1   710                     

0F2B D9FA       +1   711                     DJNZ    R1, TIMER_DELAY_200_MS

                +1   712             

0F2D 22         +1   713                     RET

                +1   714             

                +1   715     

                +1   716     

                +1   717     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    12

                +1   718     

                +1   719     

                +1   720     

                +1   721     

0F2E            +1   722     TIMER_DELAY_1_S:

0F2E 7905       +1   723                     MOV             R1, #05h

0F30 F127       +1   724                     ACALL   TIMER_DELAY_200_MS

                +1   725                     

0F32 DAFA       +1   726                     DJNZ    R2, TIMER_DELAY_1_S

                +1   727             

0F34 22         +1   728                     RET

                +1   729                     

                +1   730     

                +1   731     

                +1   732     

                +1   733     

                +1   734     

                +1   735     

                +1   736     

                +1   737     

                +1   738     

                +1   739     

                +1   740     

                +1   741     

0F35            +1   742     TIMER_DELAY:

0F35 C0E0       +1   743                     PUSH    ACC

0F37 C0F0       +1   744                     PUSH    B

                +1   745     

0F39 BA0013     +1   746                     CJNE    R2, #00h, CHAMA_TIMER_1_S

                +1   747     

0F3C            +1   748     VERIFICA_R1:

0F3C B90009     +1   749                     CJNE    R1, #00h, CHAMA_TIMER_200_MS

                +1   750                     

0F3F            +1   751     VERIFICA_R0:

0F3F B80002     +1   752                     CJNE    R0, #00h, CHAMA_TIMER_1_MS

                +1   753                     

0F42 E159       +1   754                     AJMP    FINALIZA_TIMER_DELAY

                +1   755                     

0F44            +1   756     CHAMA_TIMER_1_MS:

0F44 F10F       +1   757                     ACALL   TIMER_DELAY_1_MS

0F46 E159       +1   758                     AJMP    FINALIZA_TIMER_DELAY

                +1   759     

0F48            +1   760     CHAMA_TIMER_200_MS:

0F48 EE         +1   761                     MOV             A, R6

0F49 E8         +1   762                     MOV             A, R0

                +1   763                     

0F4A F127       +1   764                     ACALL   TIMER_DELAY_200_MS

                +1   765                     

0F4C F8         +1   766                     MOV             R0, A

                +1   767                     

0F4D E13F       +1   768                     AJMP    VERIFICA_R0

                +1   769                     

0F4F            +1   770     CHAMA_TIMER_1_S:

0F4F E8         +1   771                     MOV             A, R0

0F50 89F0       +1   772                     MOV             B, R1

                +1   773     

0F52 F12E       +1   774                     ACALL   TIMER_DELAY_1_S

                +1   775                     

0F54 F8         +1   776                     MOV             R0, A

0F55 A9F0       +1   777                     MOV             R1, B

                +1   778                     

0F57 E13C       +1   779                     AJMP    VERIFICA_R1

                +1   780     

0F59            +1   781     FINALIZA_TIMER_DELAY:

0F59 D0F0       +1   782                     POP             B

0F5B D0E0       +1   783                     POP     ACC

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    13

                +1   784                     

0F5D 22         +1   785                     RET

                     786     

                     787     ;#include "display_7_segmentos.a51"

                +1   788     

                +1   789     

                +1   790     

                +1   791     

                +1   792     

                +1   793     

                +1   794     

                +1   795     

                +1   796     

                +1   797     

                +1   798     

                +1   799     

                +1   800     

0D00            +1   801     ORG     0D00h

                +1   802             

                +1   803     

                +1   804     

                +1   805     

                +1   806     

  0080          +1   807     PORT_DISPLAY                            EQU     P0

  0090          +1   808     DISPLAY_UNIDADE                         EQU P1.0

  0091          +1   809     DISPLAY_DEZENA                          EQU P1.1

  0092          +1   810     DISPLAY_CENTENA                         EQU     P1.2

                +1   811             

  0DFF          +1   812     QTD_DIGITOS                                     EQU 0DFFh

                +1   813             

                +1   814     

                +1   815     

                +1   816     

                +1   817     

0D00            +1   818     TAB7SEG:

0D00 3F065B4F   +1   819             DB 3FH, 06H, 5BH, 4FH, 66H, 6DH, 7DH, 07H, 7FH, 6FH, 77H, 7CH, 39H, 5EH, 79H, 71H

0D04 666D7D07                
0D08 7F6F777C                
0D0C 395E7971                
                +1   820                     

                +1   821     

                +1   822     

                +1   823     

                +1   824     

                +1   825     

                +1   826     

                +1   827     

0D10            +1   828     MOSTRA_DIGITO_DISPLAY:

0D10 900D00     +1   829                     MOV     DPTR, #TAB7SEG   

                +1   830                     

0D13 93         +1   831                     MOVC    A, @A + DPTR     

0D14 F4         +1   832             CPL     A                

0D15 F580       +1   833                     MOV     PORT_DISPLAY, A  

                +1   834                     

0D17 22         +1   835                     RET

                +1   836                     

                +1   837     

                +1   838     

                +1   839     

                +1   840     

                +1   841     

                +1   842     

                +1   843     

                +1   844     

                +1   845     

                +1   846     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    14

                +1   847     

                +1   848     

                +1   849     

                +1   850     

                +1   851     

0D18            +1   852     BINARIO_BCD:

                +1   853                     

0D18 C290       +1   854                     CLR             DISPLAY_UNIDADE

0D1A C291       +1   855                     CLR             DISPLAY_DEZENA

0D1C C292       +1   856                     CLR             DISPLAY_CENTENA

                +1   857                     

                +1   858                     

0D1E E9         +1   859                     MOV             A, R1

0D1F FB         +1   860                     MOV             R3, A

                +1   861     

0D20            +1   862     CONTINUA_BINARIO_BCD:

0D20 E8         +1   863                     MOV     A, R0

0D21 75F064     +1   864                     MOV     B, #100d  

                +1   865                     

0D24 84         +1   866                     DIV     AB

0D25 D290       +1   867                     SETB    DISPLAY_UNIDADE

0D27 B110       +1   868                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   869                     

0D29 7801       +1   870                     MOV             R0,     #01h

0D2B 120F0F     +1   871                     LCALL   TIMER_DELAY_1_MS

                +1   872                     

0D2E E5F0       +1   873                     MOV     A, B

0D30 75F00A     +1   874                     MOV     B, #10d

                +1   875                     

0D33 84         +1   876                     DIV     AB

0D34 C290       +1   877                     CLR     DISPLAY_UNIDADE

0D36 D291       +1   878                     SETB    DISPLAY_DEZENA

0D38 B110       +1   879                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   880                     

0D3A 7801       +1   881                     MOV             R0,     #01h

0D3C 120F0F     +1   882                     LCALL   TIMER_DELAY_1_MS

                +1   883                     

0D3F E5F0       +1   884                     MOV     A, B

                +1   885                     

0D41 C291       +1   886                     CLR     DISPLAY_DEZENA

0D43 D292       +1   887                     SETB    DISPLAY_CENTENA

0D45 B110       +1   888                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   889                     

0D47 7801       +1   890                     MOV             R0,     #01h

0D49 120F0F     +1   891                     LCALL   TIMER_DELAY_1_MS

                +1   892                     

0D4C C292       +1   893                     CLR             DISPLAY_CENTENA

                +1   894                     

                +1   895                     

0D4E D9D0       +1   896                     DJNZ    R1, CONTINUA_BINARIO_BCD

                +1   897                     

0D50 EB         +1   898                     MOV             A, R3

0D51 F9         +1   899                     MOV             R1, A

                +1   900                     

0D52 DACC       +1   901                     DJNZ    R2, CONTINUA_BINARIO_BCD  

                +1   902                     

0D54 22         +1   903                     RET

                     904     

                     905     ;#include "teclado_matricial_4x4.a51"

                +1   906     

                +1   907     

                +1   908     

                +1   909     

                +1   910     

                +1   911     

                +1   912     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    15

                +1   913     

                +1   914     

                +1   915     

                +1   916     

0C00            +1   917     ORG     0C00h

                +1   918             

  0090          +1   919     TECLADO         EQU     P1

                +1   920             

                +1   921     

  0090          +1   922     COL1            EQU P1.0

  0091          +1   923     COL2            EQU P1.1

  0092          +1   924     COL3            EQU P1.2

  0093          +1   925     COL4            EQU P1.3

                +1   926             

  0094          +1   927     LIN1            EQU P1.4

  0095          +1   928     LIN2            EQU P1.5

  0096          +1   929     LIN3            EQU P1.6

  0097          +1   930     LIN4            EQU P1.7

                +1   931     

                +1   932     

                +1   933     

                +1   934     

                +1   935     

                +1   936     

                +1   937     

                +1   938     

0C00            +1   939     PRESS_ENT:

                +1   940                     

0C00 75907F     +1   941                     MOV             TECLADO, #01111111b

                +1   942                     

0C03            +1   943     VARRE_ENT:

0C03 309302     +1   944                     JNB     COL4, CONTINUA_PROG      

                +1   945                     

0C06 80FB       +1   946                     JMP     VARRE_ENT

0C08            +1   947     CONTINUA_PROG:

0C08 22         +1   948                     RET

                +1   949                     

                +1   950     

                +1   951     

                +1   952     

                +1   953     

                +1   954     

                +1   955     

                +1   956     

0C09            +1   957     VARREDURA_TECLADO:

0C09 C294       +1   958                     CLR     LIN1

0C0B D295       +1   959                     SETB    LIN2

0C0D D296       +1   960                     SETB    LIN3

0C0F D297       +1   961                     SETB    LIN4

                +1   962                     

0C11 309129     +1   963                     JNB     COL2, DIGITO1

0C14 30922A     +1   964                     JNB     COL3, DIGITO2

0C17 30932B     +1   965                     JNB     COL4, DIGITO3

                +1   966                     

0C1A C295       +1   967                     CLR     LIN2

0C1C D294       +1   968                     SETB    LIN1

                +1   969                     

0C1E 309128     +1   970                     JNB     COL2, DIGITO4

0C21 309229     +1   971                     JNB     COL3, DIGITO5

0C24 30932A     +1   972                     JNB     COL4, DIGITO6

                +1   973                     

0C27 C296       +1   974                     CLR     LIN3

0C29 D295       +1   975                     SETB    LIN2

                +1   976                     

0C2B 309127     +1   977                     JNB     COL2, DIGITO7

0C2E 309228     +1   978                     JNB     COL3, DIGITO8

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    16

0C31 309329     +1   979                     JNB     COL4, DIGITO9

                +1   980                     

0C34 C297       +1   981                     CLR     LIN4

0C36 D296       +1   982                     SETB    LIN3

                +1   983                     

                +1   984                     

0C38 309226     +1   985                     JNB     COL3, DIGITO0

                +1   986                     

                +1   987                     

0C3B 80CC       +1   988                     JMP     VARREDURA_TECLADO

                +1   989                     

                +1   990     

                +1   991     

                +1   992     

                +1   993     

                +1   994     

                +1   995     

                +1   996     

                +1   997     

0C3D            +1   998     DIGITO1: 

0C3D 7401       +1   999                     MOV A, #1h

0C3F 8165       +1  1000                     AJMP GRAVA_DIGITO

0C41            +1  1001     DIGITO2:

0C41 7402       +1  1002                     MOV A, #2h

0C43 8165       +1  1003                     AJMP GRAVA_DIGITO

0C45            +1  1004     DIGITO3: 

0C45 7403       +1  1005                     MOV A, #3h

0C47 8165       +1  1006                     AJMP GRAVA_DIGITO

0C49            +1  1007     DIGITO4:

0C49 7404       +1  1008                     MOV A, #4h

0C4B 8165       +1  1009                     AJMP GRAVA_DIGITO

0C4D            +1  1010     DIGITO5:

0C4D 7405       +1  1011                     MOV A, #5h

0C4F 8165       +1  1012                     AJMP GRAVA_DIGITO

0C51            +1  1013     DIGITO6:

0C51 7406       +1  1014                     MOV A, #6h

0C53 8165       +1  1015                     AJMP GRAVA_DIGITO

0C55            +1  1016     DIGITO7:

0C55 7407       +1  1017                     MOV A, #7h

0C57 8165       +1  1018                     AJMP GRAVA_DIGITO

0C59            +1  1019     DIGITO8:

0C59 7408       +1  1020                     MOV A, #8h

0C5B 8165       +1  1021                     AJMP GRAVA_DIGITO

0C5D            +1  1022     DIGITO9:

0C5D 7409       +1  1023                     MOV A, #9h

0C5F 8165       +1  1024                     AJMP GRAVA_DIGITO

0C61            +1  1025     DIGITO0:

0C61 7400       +1  1026                     MOV A, #0h

0C63 8165       +1  1027                     AJMP GRAVA_DIGITO

                +1  1028                      

0C65            +1  1029     GRAVA_DIGITO:

0C65 F7         +1  1030                     MOV @R1, A

                +1  1031             

0C66 22         +1  1032                     RET

                    1033     

                    1034     ;#include "motor_de_passos.a51"

                +1  1035     

                +1  1036     

                +1  1037     

                +1  1038     

                +1  1039     

                +1  1040     

                +1  1041     

                +1  1042     

                +1  1043     

                +1  1044     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    17

                +1  1045     

                +1  1046     

0B00            +1  1047     ORG     0B00h

                +1  1048             

                +1  1049     

  00B1          +1  1050     ESTADO_UM               EQU P3.1

  00B2          +1  1051     ESTADO_DOIS     EQU P3.2

  00B3          +1  1052     ESTADO_TRES     EQU P3.3

  00B4          +1  1053     ESTADO_QUATRO   EQU P3.4

                +1  1054     

                +1  1055     

                +1  1056     

                +1  1057     

                +1  1058     

                +1  1059     

                +1  1060     

                +1  1061     

                +1  1062     

                +1  1063     

                +1  1064     

                +1  1065     

0B00            +1  1066     INICIA_MOTOR_DE_PASSOS:

0B00 D2B1       +1  1067                     SETB    ESTADO_UM

0B02 C2B2       +1  1068                     CLR             ESTADO_DOIS

0B04 C2B3       +1  1069                     CLR             ESTADO_TRES

0B06 C2B4       +1  1070                     CLR             ESTADO_QUATRO

                +1  1071                     

0B08 F135       +1  1072                     ACALL   TIMER_DELAY

                +1  1073                     

0B0A C2B1       +1  1074                     CLR             ESTADO_UM

0B0C D2B2       +1  1075                     SETB    ESTADO_DOIS

                +1  1076                     

0B0E F135       +1  1077                     ACALL   TIMER_DELAY

                +1  1078                     

0B10 C2B2       +1  1079                     CLR             ESTADO_DOIS

0B12 D2B3       +1  1080                     SETB    ESTADO_TRES

                +1  1081                     

0B14 F135       +1  1082                     ACALL   TIMER_DELAY

                +1  1083                     

0B16 C2B3       +1  1084                     CLR             ESTADO_TRES

0B18 D2B4       +1  1085                     SETB    ESTADO_QUATRO

                +1  1086                     

0B1A F135       +1  1087                     ACALL   TIMER_DELAY

                +1  1088                     

0B1C DBE2       +1  1089                     DJNZ    R3, INICIA_MOTOR_DE_PASSOS

                +1  1090                     

0B1E 22         +1  1091                     RET

                +1  1092     

                +1  1093     

                +1  1094     

                +1  1095     

                +1  1096     

                +1  1097     

                +1  1098     

                +1  1099     

                +1  1100     

                +1  1101     

                +1  1102     

                +1  1103     

0B1F            +1  1104     RETORNA_MOTOR_DE_PASSOS:

0B1F C2B1       +1  1105                     CLR             ESTADO_UM

0B21 C2B2       +1  1106                     CLR             ESTADO_DOIS

0B23 C2B3       +1  1107                     CLR             ESTADO_TRES

0B25 D2B4       +1  1108                     SETB    ESTADO_QUATRO

                +1  1109                     

0B27 F135       +1  1110                     ACALL   TIMER_DELAY

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    18

                +1  1111                     

0B29 D2B3       +1  1112                     SETB    ESTADO_TRES

0B2B C2B4       +1  1113                     CLR             ESTADO_QUATRO

                +1  1114                     

0B2D F135       +1  1115                     ACALL   TIMER_DELAY

                +1  1116                     

0B2F D2B2       +1  1117                     SETB    ESTADO_DOIS

0B31 C2B3       +1  1118                     CLR             ESTADO_TRES

                +1  1119                     

0B33 F135       +1  1120                     ACALL   TIMER_DELAY

                +1  1121                     

0B35 D2B1       +1  1122                     SETB    ESTADO_UM

0B37 C2B2       +1  1123                     CLR             ESTADO_DOIS

                +1  1124                     

0B39 F135       +1  1125                     ACALL   TIMER_DELAY

                +1  1126                     

0B3B DBE2       +1  1127                     DJNZ    R3, RETORNA_MOTOR_DE_PASSOS

                +1  1128     

0B3D 22         +1  1129                     RET

                +1  1130     

                +1  1131     

                +1  1132     

                +1  1133     

                +1  1134     

                +1  1135     

                +1  1136     

                +1  1137     

                    1138     

                    1139     ;#include "pwm_com_timer.a51"

                +1  1140     

                +1  1141     

                +1  1142     

                +1  1143     

                +1  1144     

                +1  1145     

                +1  1146     

                +1  1147     

                +1  1148     

0A00            +1  1149     ORG     0A00h

                +1  1150             

  0090          +1  1151     PWM_PORT                        EQU     P1

  0090          +1  1152     PWM_PIN_0                       EQU P1.0

  0091          +1  1153     PWM_PIN_1                       EQU P1.1

  0092          +1  1154     PWM_PIN_2                       EQU P1.2

                +1  1155             

  0000          +1  1156     PWM_FLAG                        EQU 0    

                +1  1157     

  0000          +1  1158     WAVE_FORM_SINE          EQU 00h

  0001          +1  1159     WAVE_FORM_SQUARE        EQU 01h

                +1  1160     

  0031          +1  1161     WAVE_FORM                       EQU 31h  

  0032          +1  1162     PWM_DUTY_CYCLE          EQU 32h  

  0033          +1  1163     PWM_COUNTER                     EQU 33h

                +1  1164     

                +1  1165     

  0033          +1  1166     PWM_PERIODO_LSB         EQU 33h

  0034          +1  1167     PWM_PERIODO_MED         EQU 34h 

  0035          +1  1168     PWM_PERIODO_MSB         EQU 35h

  0036          +1  1169     PWM_QTDADE_PERIODOS     EQU 36h

                +1  1170     

                +1  1171     

                +1  1172     

                +1  1173     

0A50            +1  1174     org 0A50h

0A50            +1  1175     SINE_WAVE_25_SAMPLES:

0A50 7FA0BFD9   +1  1176             DB 127, 160, 191, 217, 237, 250, 255, 250, 237, 217, 191, 160, 127, 94, 63, 37, 17,
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    19

                              4, 0, 4, 17, 37, 63, 94, 127

0A54 EDFAFFFA                
0A58 EDD9BFA0                
0A5C 7F5E3F25                
0A60 11040004                
0A64 11253F5E                
0A68 7F                      
0A69            +1  1177     SINE_WAVE_37_SAMPLES:

0A69 8096ACC0   +1  1178             DB 128, 150, 172, 192, 210, 226, 239, 248, 254, 255, 254, 248, 239, 226, 210, 192, 
                             172, 150, 128, 106, 84, 64, 46, 30, 17, 8, 2, 0, 2, 8, 17, 30, 46, 64, 84, 106, 128

0A6D D2E2EFF8                
0A71 FEFFFEF8                
0A75 EFE2D2C0                
0A79 AC96806A                
0A7D 54402E1E                
0A81 11080200                
0A85 0208111E                
0A89 2E40546A                
0A8D 80                      
0A8E            +1  1179     SINE_WAVE_71_SAMPLES:

0A8E 808B96A1   +1  1180             DB 128, 139, 150, 161, 172, 182, 192, 201, 210, 218, 226, 233, 239, 245, 248, 253, 
                             254, 255, 254, 253, 248, 245, 239, 233, 226, 218, 210, 201, 192, 182, 172, 161, 150, 139, 1
                             28, 117, 106, 95, 84, 74, 64, 55, 46, 38, 30, 24, 17, 13, 8, 5, 2, 1, 0, 1, 2, 5, 8, 13, 17
                             , 24, 30, 38, 46, 55, 64, 74, 84, 95, 106, 117, 128

0A92 ACB6C0C9                
0A96 D2DAE2E9                
0A9A EFF5F8FD                
0A9E FEFFFEFD                
0AA2 F8F5EFE9                
0AA6 E2DAD2C9                
0AAA C0B6ACA1                
0AAE 968B8075                
0AB2 6A5F544A                
0AB6 40372E26                
0ABA 1E18110D                
0ABE 08050201                
0AC2 00010205                
0AC6 080D1118                
0ACA 1E262E37                
0ACE 404A545F                
0AD2 6A7580                  
                +1  1181     

                +1  1182     

                +1  1183     

                +1  1184     

                +1  1185     

                +1  1186     

                +1  1187     

                +1  1188     

                +1  1189     

                +1  1190     

                +1  1191     

                +1  1192     

                +1  1193     

                +1  1194     

                +1  1195     

                +1  1196     

                +1  1197     

                +1  1198     

                +1  1199     

                +1  1200     

                +1  1201     

                +1  1202     

                +1  1203     

                +1  1204     

                +1  1205     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    20

                +1  1206     

0AD5            +1  1207     PWM_SQUARE_WAVE_SETUP_AND_START:

0AD5 ED         +1  1208                     MOV             A, R5

                +1  1209                     

0AD6 7F01       +1  1210                     MOV             R7, #00000001b

0AD8 7E2F       +1  1211                     MOV     R6, #HIGH(65535 - 53330)

0ADA 7DAD       +1  1212                     MOV     R5, #LOW(65535 - 53330)

0ADC F100       +1  1213                     ACALL   TIMER_CONFIGURA_TIMER_SEM_INT

                +1  1214                     

0ADE FD         +1  1215                     MOV             R5, A

                +1  1216                     

0ADF 8932       +1  1217                     MOV     PWM_DUTY_CYCLE, R1

                +1  1218             

0AE1 120AF5     +1  1219                     LCALL   PWM_SQUARE_WAVE_CONFIG_PERIOD

                +1  1220             

0AE4 D28C       +1  1221                     SETB    TR0

                +1  1222     

0AE6            +1  1223     CONTINUA_PWM:

0AE6 120B0D     +1  1224                     LCALL   PWM_SQUARE_WAVE

                +1  1225                     

0AE9 E533       +1  1226                     MOV     A, PWM_COUNTER

0AEB B536F8     +1  1227                     CJNE    A, PWM_QTDADE_PERIODOS, CONTINUA_PWM

                +1  1228     

0AEE            +1  1229     PWM_PARAR:

0AEE 120B0A     +1  1230                     LCALL   PWM_STOP

                +1  1231                     

0AF1 753300     +1  1232                     MOV             PWM_COUNTER, #00h

                +1  1233                     

0AF4 22         +1  1234                     RET

                +1  1235     

                +1  1236     

                +1  1237     

                +1  1238     

                +1  1239     

                +1  1240     

                +1  1241     

                +1  1242     

                +1  1243     

                +1  1244     

                +1  1245     

0AF5            +1  1246     PWM_SQUARE_WAVE_CONFIG_PERIOD:

0AF5 8A35       +1  1247                     MOV             PWM_PERIODO_MSB, R2

0AF7 8B34       +1  1248                     MOV             PWM_PERIODO_MED, R3

0AF9 8C33       +1  1249                     MOV             PWM_PERIODO_LSB, R4

                +1  1250                     

                +1  1251                     

                +1  1252                     

0AFB E8         +1  1253                     MOV             A, R0

0AFC 28         +1  1254                     ADD             A, R0

0AFD F536       +1  1255                     MOV             PWM_QTDADE_PERIODOS, A

                +1  1256                     

0AFF AE34       +1  1257                     MOV             R6, PWM_PERIODO_MED

0B01 AF35       +1  1258                     MOV             R7, PWM_PERIODO_MSB

                +1  1259                     

0B03 758CFF     +1  1260                     MOV     TH0, #0FFh

0B06 85338A     +1  1261                     MOV             TL0, PWM_PERIODO_LSB

                +1  1262                     

0B09 22         +1  1263                     RET

                +1  1264     

                +1  1265     

                +1  1266     

                +1  1267     

                +1  1268     

                +1  1269     

                +1  1270     

                +1  1271     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    21

0B0A            +1  1272     PWM_STOP:

0B0A C28C       +1  1273                     CLR     TR0

                +1  1274                     

0B0C 22         +1  1275                     RET

                +1  1276     

                +1  1277     

                +1  1278     

                +1  1279     

                +1  1280     

                +1  1281     

                +1  1282     

                +1  1283     

                +1  1284     

                +1  1285     

                +1  1286     

                +1  1287     

                +1  1288     

0B0D            +1  1289     PWM_SQUARE_WAVE:        

0B0D 308DFD     +1  1290                     JNB     TF0, $

                +1  1291             

0B10 DE2B       +1  1292                     DJNZ    R6, CONTINUE_SQUARE

0B12 AE34       +1  1293                     MOV             R6, PWM_PERIODO_MED

                +1  1294                     

0B14 DF27       +1  1295                     DJNZ    R7, CONTINUE_SQUARE

0B16 AF35       +1  1296                     MOV             R7, PWM_PERIODO_MSB     

                +1  1297     

                +1  1298                     

0B18 0533       +1  1299                     INC             PWM_COUNTER

                +1  1300     

0B1A 20000E     +1  1301                     JB              PWM_FLAG, HIGH_DONE

                +1  1302             

0B1D            +1  1303     LOW_DONE:                       

0B1D D200       +1  1304                     SETB    PWM_FLAG

                +1  1305                     

0B1F 120B56     +1  1306                     LCALL   DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS

                +1  1307                     

0B22 758CFF     +1  1308                     MOV             TH0, #0FFh

0B25 85328A     +1  1309                     MOV     TL0, PWM_DUTY_CYCLE             

                +1  1310                     

0B28 C28D       +1  1311                     CLR     TF0

                +1  1312                     

0B2A 22         +1  1313                     RET

                +1  1314                                     

0B2B            +1  1315     HIGH_DONE:

0B2B C200       +1  1316                     CLR     PWM_FLAG                         

                +1  1317                             

0B2D 120B56     +1  1318                     LCALL   DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS

                +1  1319                     

0B30 74FF       +1  1320                     MOV     A, #0FFh                 

0B32 C3         +1  1321                     CLR             C

0B33 9532       +1  1322                     SUBB    A, PWM_DUTY_CYCLE

                +1  1323                     

0B35 758CFF     +1  1324                     MOV     TH0, #0FFh                       

0B38 F58A       +1  1325                     MOV             TL0, A

                +1  1326                     

0B3A C28D       +1  1327                     CLR     TF0                                      

                +1  1328                     

0B3C 22         +1  1329                     RET

                +1  1330     

0B3D            +1  1331     CONTINUE_SQUARE:

0B3D 30000D     +1  1332                     JNB             PWM_FLAG, CONTINUE_SQUARE_LOW

                +1  1333             

0B40            +1  1334     CONTINUE_SQUARE_HIGH:

0B40 74FF       +1  1335                     MOV     A, #0FFh                 

0B42 C3         +1  1336                     CLR             C

0B43 9532       +1  1337                     SUBB    A, PWM_DUTY_CYCLE

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    22

                +1  1338                     

0B45 758CFF     +1  1339                     MOV     TH0, #0FFh                       

0B48 F58A       +1  1340                     MOV             TL0, A

                +1  1341                     

0B4A C28D       +1  1342                     CLR     TF0

                +1  1343     

0B4C 22         +1  1344                     RET

                +1  1345                     

0B4D            +1  1346     CONTINUE_SQUARE_LOW:

0B4D 758CFF     +1  1347                     MOV             TH0, #0FFh

0B50 85328A     +1  1348                     MOV     TL0, PWM_DUTY_CYCLE

                +1  1349                     

0B53 C28D       +1  1350                     CLR     TF0

                +1  1351                     

0B55 22         +1  1352                     RET

                +1  1353     

                +1  1354     

                +1  1355     

                +1  1356     

                +1  1357     

                +1  1358     

                +1  1359     

                +1  1360     

                +1  1361     

                +1  1362     

                +1  1363     

0B56            +1  1364     DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS:

0B56 7401       +1  1365                     MOV             A, #01h

0B58 5D         +1  1366                     ANL             A, R5

0B59 6002       +1  1367                     JZ              NAO_ATIVA_BIT_0

                +1  1368                     

0B5B B290       +1  1369                     CPL     PWM_PIN_0

                +1  1370                     

0B5D            +1  1371     NAO_ATIVA_BIT_0:

0B5D 7402       +1  1372                     MOV             A, #02h

0B5F 5D         +1  1373                     ANL             A, R5

0B60 6002       +1  1374                     JZ              NAO_ATIVA_BIT_1

                +1  1375                     

0B62 B291       +1  1376                     CPL     PWM_PIN_1

                +1  1377     

0B64            +1  1378     NAO_ATIVA_BIT_1:

0B64 7404       +1  1379                     MOV             A, #04h

0B66 5D         +1  1380                     ANL             A, R5

0B67 6002       +1  1381                     JZ              NAO_ATIVA_BIT_2

                +1  1382                     

0B69 B292       +1  1383                     CPL     PWM_PIN_2

                +1  1384     

0B6B            +1  1385     NAO_ATIVA_BIT_2:

0B6B 22         +1  1386                     RET

                +1  1387                     

                +1  1388     

                +1  1389     

                +1  1390     

                +1  1391     

                +1  1392     

                +1  1393     

                +1  1394     

                +1  1395     

                +1  1396     

                +1  1397     

                +1  1398     

                +1  1399     

                +1  1400     

                +1  1401     

                +1  1402     

                +1  1403     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    23

                +1  1404     

                +1  1405     

                +1  1406     

                +1  1407     

                +1  1408     

                +1  1409     

                +1  1410     

                +1  1411     

                +1  1412     

                +1  1413     

                +1  1414     

                +1  1415     

                +1  1416     

                +1  1417     

                +1  1418     

                +1  1419     

                +1  1420     

                +1  1421     

                +1  1422     

                +1  1423     

                +1  1424     

                +1  1425     

                +1  1426     

                +1  1427     

                +1  1428     

                +1  1429     

                +1  1430     

                +1  1431     

                +1  1432     

                +1  1433     

                +1  1434     

                +1  1435     

                +1  1436     

                +1  1437     

                +1  1438     

                +1  1439     

                +1  1440     

                +1  1441     

                +1  1442     

                +1  1443     

                +1  1444     

                +1  1445     

                +1  1446     

                +1  1447     

                +1  1448     

                +1  1449     

                +1  1450     

                +1  1451     

                +1  1452     

                +1  1453     

                +1  1454     

                +1  1455     

                +1  1456     

                +1  1457     

                +1  1458     

                +1  1459     

                +1  1460     

                +1  1461     

                +1  1462     

                +1  1463     

                +1  1464     

                +1  1465     

                +1  1466     

                +1  1467     

                +1  1468     

                +1  1469     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    24

                +1  1470     

                +1  1471     

                +1  1472     

                +1  1473     

                +1  1474     

                +1  1475     

                +1  1476     

                +1  1477     

                +1  1478     

                +1  1479     

                +1  1480     

                +1  1481     

                +1  1482     

                +1  1483     

                +1  1484     

                +1  1485     

                +1  1486     

                +1  1487     

                +1  1488     

                +1  1489     

                +1  1490     

                +1  1491     

                +1  1492     

                +1  1493     

                +1  1494     

                +1  1495     

                +1  1496     

                +1  1497     

                +1  1498     

                +1  1499     

                +1  1500     

                +1  1501     

                +1  1502     

                +1  1503     

                +1  1504     

                +1  1505     

                +1  1506     

                +1  1507     

                +1  1508     

                +1  1509     

                +1  1510     

                +1  1511     

                +1  1512     

                +1  1513     

                +1  1514     

                +1  1515     

                +1  1516     

                +1  1517     

                +1  1518     

                +1  1519     

                +1  1520     

                +1  1521     

                +1  1522     

                +1  1523     

                +1  1524     

                +1  1525     

                +1  1526     

                +1  1527     

                +1  1528     

                +1  1529     

                +1  1530     

                +1  1531     

                +1  1532     

                +1  1533     

                +1  1534     

                +1  1535     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    25

                +1  1536     

                +1  1537     

                +1  1538     

                +1  1539     

                +1  1540     

                +1  1541     

                +1  1542     

                +1  1543     

                +1  1544     

                +1  1545     

                +1  1546     

                +1  1547     

                +1  1548     

                    1549     

                    1550     ;#include "i2c_twi.a51"

                +1  1551     

                +1  1552     

                +1  1553     

                +1  1554     

                +1  1555     

                +1  1556     

                +1  1557     

                +1  1558     

                +1  1559     

0900            +1  1560     ORG     0900h

                +1  1561     

                +1  1562     

  0040          +1  1563     SSIE    EQU 0x40

  0020          +1  1564     STA             EQU 0x20

  0010          +1  1565     STO             EQU 0x10        

  0008          +1  1566     SI              EQU 0x08

  0004          +1  1567     AA              EQU 0x04

                +1  1568             

                +1  1569     

  00C1          +1  1570     I2C_SDA EQU P4.1

  00C0          +1  1571     I2C_SCL EQU P4.0

                +1  1572             

                    1573     

                    1574     ;#include "rtc.a51"

                +1  1575     

                +1  1576     

                +1  1577     

                +1  1578     

                +1  1579     

                +1  1580     

                +1  1581     

                +1  1582     

                +1  1583     

0800            +1  1584     ORG     0800h

                +1  1585     

                +1  1586     

  00D1          +1  1587     RADDR   EQU 0xD1

  00D0          +1  1588     WADDR   EQU 0xD0

                +1  1589             

                +1  1590     

  00A1          +1  1591     RTC_SQW EQU P2.1

                +1  1592             

                +1  1593     ;Sero utilizados para chamar as funes do i2c

  0866          +1  1594     B2W             EQU 0866h        

  0867          +1  1595     B2R     EQU 0867h        

  0868          +1  1596     ADDR    EQU 0868h        

  0869          +1  1597     DBASE   EQU 0869h        

                    1598     

                    1599     

0000                1600     ORG 0000h  

0000 020046         1601                     LJMP __STARTUP__

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    26

                    1602     

0003                1603     ORG 0003h  

0003 020048         1604                     LJMP INT_INT0

                    1605     

000B                1606     ORG 000Bh  

000B 020049         1607                     LJMP INT_TIMER0

                    1608     

0013                1609     ORG 0013h  

0013 02004A         1610                     LJMP INT_INT1

                    1611     

001B                1612     ORG 001Bh  

001B 02004B         1613                     LJMP INT_TIMER1

                    1614     

0023                1615     ORG 0023h  

0023 02004C         1616                     LJMP INT_SERIAL

                    1617     

0043                1618     ORG     0043h

0043 02004D         1619                     LJMP INT_I2C_TWI

                    1620             

0046                1621     __STARTUP__:

                    1622                     

                    1623     

0046 80FE           1624                     JMP     __STARTUP__

                    1625     

                    1626     

                    1627     

                    1628     

                    1629     

                    1630     

                    1631     

                    1632     

                    1633     

                    1634     

                    1635     

                    1636     

0048                1637     INT_INT0:

0048 32             1638                     RETI

                    1639     

                    1640     

                    1641     

                    1642     

                    1643     

                    1644     

                    1645     

                    1646     

0049                1647     INT_TIMER0:

0049 32             1648                     RETI

                    1649             

                    1650     

                    1651     

                    1652     

                    1653     

                    1654     

                    1655     

                    1656     

004A                1657     INT_INT1:

004A 32             1658                     RETI

                    1659     

                    1660     

                    1661     

                    1662     

                    1663     

                    1664     

                    1665     

                    1666     

004B                1667     INT_TIMER1:

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    27

004B 32             1668                     RETI

                    1669             

                    1670     

                    1671     

                    1672     

                    1673     

                    1674     

                    1675     

                    1676     

004C                1677     INT_SERIAL:

004C 32             1678                     RETI

                    1679             

                    1680     

                    1681     

                    1682     

                    1683     

                    1684     

                    1685     

                    1686     

004D                1687     INT_I2C_TWI:

004D 32             1688                     RETI

                    1689     

                    1690                     END

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    28

SYMBOL TABLE LISTING
------ ----- -------


N A M E                                    T Y P E  V A L U E   ATTRIBUTES

AA. . . . . . . . . . . . . . . . . . .    N NUMB   0004H   A   
ACC . . . . . . . . . . . . . . . . . .    D ADDR   00E0H   A   
ADDR. . . . . . . . . . . . . . . . . .    N NUMB   0868H   A   
AUXR. . . . . . . . . . . . . . . . . .    D ADDR   008EH   A   
AUXR1 . . . . . . . . . . . . . . . . .    D ADDR   00A2H   A   
B . . . . . . . . . . . . . . . . . . .    D ADDR   00F0H   A   
B2R . . . . . . . . . . . . . . . . . .    N NUMB   0867H   A   
B2W . . . . . . . . . . . . . . . . . .    N NUMB   0866H   A   
BDRCON. . . . . . . . . . . . . . . . .    D ADDR   009BH   A   
BINARIO_BCD . . . . . . . . . . . . . .    C ADDR   0D18H   A   
BRL . . . . . . . . . . . . . . . . . .    D ADDR   009AH   A   
BUSYF . . . . . . . . . . . . . . . . .    B ADDR   0080H.7 A   
CCAP0H. . . . . . . . . . . . . . . . .    D ADDR   00FAH   A   
CCAP0L. . . . . . . . . . . . . . . . .    D ADDR   00EAH   A   
CCAP1H. . . . . . . . . . . . . . . . .    D ADDR   00FBH   A   
CCAP1L. . . . . . . . . . . . . . . . .    D ADDR   00EBH   A   
CCAP2H. . . . . . . . . . . . . . . . .    D ADDR   00FCH   A   
CCAP2L. . . . . . . . . . . . . . . . .    D ADDR   00ECH   A   
CCAP3H. . . . . . . . . . . . . . . . .    D ADDR   00FDH   A   
CCAP3L. . . . . . . . . . . . . . . . .    D ADDR   00EDH   A   
CCAP4H. . . . . . . . . . . . . . . . .    D ADDR   00FEH   A   
CCAP4L. . . . . . . . . . . . . . . . .    D ADDR   00EEH   A   
CCAPM0. . . . . . . . . . . . . . . . .    D ADDR   00DAH   A   
CCAPM1. . . . . . . . . . . . . . . . .    D ADDR   00DBH   A   
CCAPM2. . . . . . . . . . . . . . . . .    D ADDR   00DCH   A   
CCAPM3. . . . . . . . . . . . . . . . .    D ADDR   00DDH   A   
CCAPM4. . . . . . . . . . . . . . . . .    D ADDR   00DEH   A   
CCF0. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.0 A   
CCF1. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.1 A   
CCF2. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.2 A   
CCF3. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.3 A   
CCF4. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.4 A   
CCON. . . . . . . . . . . . . . . . . .    D ADDR   00D8H   A   
CF. . . . . . . . . . . . . . . . . . .    B ADDR   00D8H.7 A   
CH. . . . . . . . . . . . . . . . . . .    D ADDR   00F9H   A   
CHAMA_TIMER_1_MS. . . . . . . . . . . .    C ADDR   0F44H   A   
CHAMA_TIMER_1_S . . . . . . . . . . . .    C ADDR   0F4FH   A   
CHAMA_TIMER_200_MS. . . . . . . . . . .    C ADDR   0F48H   A   
CKCON0. . . . . . . . . . . . . . . . .    D ADDR   008FH   A   
CKCON1. . . . . . . . . . . . . . . . .    D ADDR   00AFH   A   
CKSEL . . . . . . . . . . . . . . . . .    D ADDR   0085H   A   
CL. . . . . . . . . . . . . . . . . . .    D ADDR   00E9H   A   
CLR1L . . . . . . . . . . . . . . . . .    C ADDR   0E48H   A   
CLR1L1. . . . . . . . . . . . . . . . .    C ADDR   0E52H   A   
CLR2L . . . . . . . . . . . . . . . . .    C ADDR   0E61H   A   
CLR2L1. . . . . . . . . . . . . . . . .    C ADDR   0E6BH   A   
CMOD. . . . . . . . . . . . . . . . . .    D ADDR   00D9H   A   
COL1. . . . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
COL2. . . . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
COL3. . . . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
COL4. . . . . . . . . . . . . . . . . .    B ADDR   0090H.3 A   
CONTINUA_BINARIO_BCD. . . . . . . . . .    C ADDR   0D20H   A   
CONTINUA_PROG . . . . . . . . . . . . .    C ADDR   0C08H   A   
CONTINUA_PWM. . . . . . . . . . . . . .    C ADDR   0AE6H   A   
CONTINUA_TIMER_1_MS . . . . . . . . . .    C ADDR   0F17H   A   
CONTINUE_SQUARE . . . . . . . . . . . .    C ADDR   0B3DH   A   
CONTINUE_SQUARE_HIGH. . . . . . . . . .    C ADDR   0B40H   A   
CONTINUE_SQUARE_LOW . . . . . . . . . .    C ADDR   0B4DH   A   
CP_RL2. . . . . . . . . . . . . . . . .    B ADDR   00C8H.0 A   
CR. . . . . . . . . . . . . . . . . . .    B ADDR   00D8H.6 A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    29

CUR1. . . . . . . . . . . . . . . . . .    C ADDR   0EBFH   A   
CUR_OFF . . . . . . . . . . . . . . . .    C ADDR   0EBDH   A   
CUR_ON. . . . . . . . . . . . . . . . .    C ADDR   0EB9H   A   
C_T2. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.1 A   
DBASE . . . . . . . . . . . . . . . . .    N NUMB   0869H   A   
DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS  C ADDR   0B56H   A   
DIGITO0 . . . . . . . . . . . . . . . .    C ADDR   0C61H   A   
DIGITO1 . . . . . . . . . . . . . . . .    C ADDR   0C3DH   A   
DIGITO2 . . . . . . . . . . . . . . . .    C ADDR   0C41H   A   
DIGITO3 . . . . . . . . . . . . . . . .    C ADDR   0C45H   A   
DIGITO4 . . . . . . . . . . . . . . . .    C ADDR   0C49H   A   
DIGITO5 . . . . . . . . . . . . . . . .    C ADDR   0C4DH   A   
DIGITO6 . . . . . . . . . . . . . . . .    C ADDR   0C51H   A   
DIGITO7 . . . . . . . . . . . . . . . .    C ADDR   0C55H   A   
DIGITO8 . . . . . . . . . . . . . . . .    C ADDR   0C59H   A   
DIGITO9 . . . . . . . . . . . . . . . .    C ADDR   0C5DH   A   
DISPLAY . . . . . . . . . . . . . . . .    D ADDR   0080H   A   
DISPLAY_CENTENA . . . . . . . . . . . .    B ADDR   0090H.2 A   
DISPLAY_DEZENA. . . . . . . . . . . . .    B ADDR   0090H.1 A   
DISPLAY_UNIDADE . . . . . . . . . . . .    B ADDR   0090H.0 A   
DPH . . . . . . . . . . . . . . . . . .    D ADDR   0083H   A   
DPL . . . . . . . . . . . . . . . . . .    D ADDR   0082H   A   
EA. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.7 A   
EC. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.6 A   
EECON . . . . . . . . . . . . . . . . .    D ADDR   00D2H   A   
EP0INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.0 A   
EP1INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.1 A   
EP2INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.2 A   
EP3INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.3 A   
EP4INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.4 A   
EP5INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.5 A   
EP6INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.6 A   
ES. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.4 A   
ESCDADO . . . . . . . . . . . . . . . .    C ADDR   0E7AH   A   
ESCINST . . . . . . . . . . . . . . . .    C ADDR   0E1FH   A   
ESCREVE_ASTERISCO . . . . . . . . . . .    C ADDR   0EC4H   A   
ESC_S . . . . . . . . . . . . . . . . .    C ADDR   0EB2H   A   
ESC_STR1. . . . . . . . . . . . . . . .    C ADDR   0EA8H   A   
ESC_STR2. . . . . . . . . . . . . . . .    C ADDR   0EAEH   A   
ESTADO_DOIS . . . . . . . . . . . . . .    B ADDR   00B0H.2 A   
ESTADO_QUATRO . . . . . . . . . . . . .    B ADDR   00B0H.4 A   
ESTADO_TRES . . . . . . . . . . . . . .    B ADDR   00B0H.3 A   
ESTADO_UM . . . . . . . . . . . . . . .    B ADDR   00B0H.1 A   
ET0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.3 A   
ET2 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.5 A   
EX0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.2 A   
EXEN2 . . . . . . . . . . . . . . . . .    B ADDR   00C8H.3 A   
EXF2. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.6 A   
E_LCD . . . . . . . . . . . . . . . . .    B ADDR   00A0H.7 A   
FCON. . . . . . . . . . . . . . . . . .    D ADDR   00D1H   A   
FE_SM0. . . . . . . . . . . . . . . . .    B ADDR   0098H.7 A   
FINALIZA_TIMER_DELAY. . . . . . . . . .    C ADDR   0F59H   A   
GOTOXY. . . . . . . . . . . . . . . . .    C ADDR   0E36H   A   
GRAVA_DIGITO. . . . . . . . . . . . . .    C ADDR   0C65H   A   
GT1 . . . . . . . . . . . . . . . . . .    C ADDR   0E3FH   A   
HIGH_DONE . . . . . . . . . . . . . . .    C ADDR   0B2BH   A   
I2C_SCL . . . . . . . . . . . . . . . .    B ADDR   00C0H.0 A   
I2C_SDA . . . . . . . . . . . . . . . .    B ADDR   00C0H.1 A   
IE0_. . . . . . . . . . . . . . . . . .    B ADDR   0088H.1 A   
IE1_. . . . . . . . . . . . . . . . . .    B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . . . . . . .    D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . . . . . . .    D ADDR   00B1H   A   
INICIA_MOTOR_DE_PASSOS. . . . . . . . .    C ADDR   0B00H   A   
INIDISP . . . . . . . . . . . . . . . .    C ADDR   0E00H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    30

INT_I2C_TWI . . . . . . . . . . . . . .    C ADDR   004DH   A   
INT_INT0. . . . . . . . . . . . . . . .    C ADDR   0048H   A   
INT_INT1. . . . . . . . . . . . . . . .    C ADDR   004AH   A   
INT_SERIAL. . . . . . . . . . . . . . .    C ADDR   004CH   A   
INT_TIMER0. . . . . . . . . . . . . . .    C ADDR   0049H   A   
INT_TIMER1. . . . . . . . . . . . . . .    C ADDR   004BH   A   
IPH0. . . . . . . . . . . . . . . . . .    D ADDR   00B7H   A   
IPH1. . . . . . . . . . . . . . . . . .    D ADDR   00B3H   A   
IPL0. . . . . . . . . . . . . . . . . .    D ADDR   00B8H   A   
IPL1. . . . . . . . . . . . . . . . . .    D ADDR   00B2H   A   
IT0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.2 A   
KBE . . . . . . . . . . . . . . . . . .    D ADDR   009DH   A   
KBF . . . . . . . . . . . . . . . . . .    D ADDR   009EH   A   
KBLS. . . . . . . . . . . . . . . . . .    D ADDR   009CH   A   
LEDCON. . . . . . . . . . . . . . . . .    D ADDR   00F1H   A   
LIN1. . . . . . . . . . . . . . . . . .    B ADDR   0090H.4 A   
LIN2. . . . . . . . . . . . . . . . . .    B ADDR   0090H.5 A   
LIN3. . . . . . . . . . . . . . . . . .    B ADDR   0090H.6 A   
LIN4. . . . . . . . . . . . . . . . . .    B ADDR   0090H.7 A   
LOW_DONE. . . . . . . . . . . . . . . .    C ADDR   0B1DH   A   
MOSTRA_DIGITO_DISPLAY . . . . . . . . .    C ADDR   0D10H   A   
MSTR1 . . . . . . . . . . . . . . . . .    C ADDR   0E9DH   A   
MSTR21. . . . . . . . . . . . . . . . .    C ADDR   0EA7H   A   
MSTRING . . . . . . . . . . . . . . . .    C ADDR   0E93H   A   
MSTRINGX. . . . . . . . . . . . . . . .    C ADDR   0E9EH   A   
NAO_ATIVA_BIT_0 . . . . . . . . . . . .    C ADDR   0B5DH   A   
NAO_ATIVA_BIT_1 . . . . . . . . . . . .    C ADDR   0B64H   A   
NAO_ATIVA_BIT_2 . . . . . . . . . . . .    C ADDR   0B6BH   A   
P0. . . . . . . . . . . . . . . . . . .    D ADDR   0080H   A   
P0_0. . . . . . . . . . . . . . . . . .    B ADDR   0080H.0 A   
P0_1. . . . . . . . . . . . . . . . . .    B ADDR   0080H.1 A   
P0_2. . . . . . . . . . . . . . . . . .    B ADDR   0080H.2 A   
P0_3. . . . . . . . . . . . . . . . . .    B ADDR   0080H.3 A   
P0_4. . . . . . . . . . . . . . . . . .    B ADDR   0080H.4 A   
P0_5. . . . . . . . . . . . . . . . . .    B ADDR   0080H.5 A   
P0_6. . . . . . . . . . . . . . . . . .    B ADDR   0080H.6 A   
P0_7. . . . . . . . . . . . . . . . . .    B ADDR   0080H.7 A   
P1. . . . . . . . . . . . . . . . . . .    D ADDR   0090H   A   
P1_0. . . . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
P1_1. . . . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
P1_2. . . . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
P1_3. . . . . . . . . . . . . . . . . .    B ADDR   0090H.3 A   
P1_4. . . . . . . . . . . . . . . . . .    B ADDR   0090H.4 A   
P1_5. . . . . . . . . . . . . . . . . .    B ADDR   0090H.5 A   
P1_6. . . . . . . . . . . . . . . . . .    B ADDR   0090H.6 A   
P1_7. . . . . . . . . . . . . . . . . .    B ADDR   0090H.7 A   
P2. . . . . . . . . . . . . . . . . . .    D ADDR   00A0H   A   
P2_0. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.0 A   
P2_1. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.1 A   
P2_2. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.2 A   
P2_3. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.3 A   
P2_4. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.4 A   
P2_5. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.5 A   
P2_6. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.6 A   
P2_7. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.7 A   
P3. . . . . . . . . . . . . . . . . . .    D ADDR   00B0H   A   
P3_0. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.0 A   
P3_1. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.1 A   
P3_2. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.2 A   
P3_3. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.3 A   
P3_4. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.4 A   
P3_5. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.5 A   
P3_6. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.6 A   
P3_7. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.7 A   
P4. . . . . . . . . . . . . . . . . . .    D ADDR   00C0H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    31

P4_0. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.0 A   
P4_1. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.1 A   
PCON. . . . . . . . . . . . . . . . . .    D ADDR   0087H   A   
PLLCON. . . . . . . . . . . . . . . . .    D ADDR   00A3H   A   
PLLDIV. . . . . . . . . . . . . . . . .    D ADDR   00A4H   A   
PORT_DISPLAY. . . . . . . . . . . . . .    D ADDR   0080H   A   
PPCL. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.6 A   
PRESS_ENT . . . . . . . . . . . . . . .    C ADDR   0C00H   A   
PSL . . . . . . . . . . . . . . . . . .    B ADDR   00B8H.4 A   
PSW . . . . . . . . . . . . . . . . . .    D ADDR   00D0H   A   
PT0L. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.1 A   
PT2L. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.5 A   
PTIL. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.3 A   
PWM_COUNTER . . . . . . . . . . . . . .    N NUMB   0033H   A   
PWM_DUTY_CYCLE. . . . . . . . . . . . .    N NUMB   0032H   A   
PWM_FLAG. . . . . . . . . . . . . . . .    N NUMB   0000H   A   
PWM_PARAR . . . . . . . . . . . . . . .    C ADDR   0AEEH   A   
PWM_PERIODO_LSB . . . . . . . . . . . .    N NUMB   0033H   A   
PWM_PERIODO_MED . . . . . . . . . . . .    N NUMB   0034H   A   
PWM_PERIODO_MSB . . . . . . . . . . . .    N NUMB   0035H   A   
PWM_PIN_0 . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
PWM_PIN_1 . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
PWM_PIN_2 . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
PWM_PORT. . . . . . . . . . . . . . . .    D ADDR   0090H   A   
PWM_QTDADE_PERIODOS . . . . . . . . . .    N NUMB   0036H   A   
PWM_SQUARE_WAVE . . . . . . . . . . . .    C ADDR   0B0DH   A   
PWM_SQUARE_WAVE_CONFIG_PERIOD . . . . .    C ADDR   0AF5H   A   
PWM_SQUARE_WAVE_SETUP_AND_START . . . .    C ADDR   0AD5H   A   
PWM_STOP. . . . . . . . . . . . . . . .    C ADDR   0B0AH   A   
PX0L. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.0 A   
PXIL. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.2 A   
QTD_DIGITOS . . . . . . . . . . . . . .    N NUMB   0DFFH   A   
RADDR . . . . . . . . . . . . . . . . .    N NUMB   00D1H   A   
RB8 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.2 A   
RCAP2H. . . . . . . . . . . . . . . . .    D ADDR   00CBH   A   
RCAP2L. . . . . . . . . . . . . . . . .    D ADDR   00CAH   A   
RCLK. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.5 A   
REN . . . . . . . . . . . . . . . . . .    B ADDR   0098H.4 A   
RETORNA_MOTOR_DE_PASSOS . . . . . . . .    C ADDR   0B1FH   A   
RI. . . . . . . . . . . . . . . . . . .    B ADDR   0098H.0 A   
RS. . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.5 A   
RTC_SQW . . . . . . . . . . . . . . . .    B ADDR   00A0H.1 A   
RW. . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.6 A   
SADDR . . . . . . . . . . . . . . . . .    D ADDR   00A9H   A   
SADEN . . . . . . . . . . . . . . . . .    D ADDR   00B9H   A   
SBUF. . . . . . . . . . . . . . . . . .    D ADDR   0099H   A   
SCON. . . . . . . . . . . . . . . . . .    D ADDR   0098H   A   
SETA_VALORES_TIMER_SEM_INT. . . . . . .    C ADDR   0F05H   A   
SI. . . . . . . . . . . . . . . . . . .    N NUMB   0008H   A   
SINE_WAVE_25_SAMPLES. . . . . . . . . .    C ADDR   0A50H   A   
SINE_WAVE_37_SAMPLES. . . . . . . . . .    C ADDR   0A69H   A   
SINE_WAVE_71_SAMPLES. . . . . . . . . .    C ADDR   0A8EH   A   
SM1 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.6 A   
SM2 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . . . . . . .    D ADDR   0081H   A   
SPCON . . . . . . . . . . . . . . . . .    D ADDR   00C3H   A   
SPDAT . . . . . . . . . . . . . . . . .    D ADDR   00C5H   A   
SPSTA . . . . . . . . . . . . . . . . .    D ADDR   00C4H   A   
SSADR . . . . . . . . . . . . . . . . .    D ADDR   0096H   A   
SSCON . . . . . . . . . . . . . . . . .    D ADDR   0093H   A   
SSCS. . . . . . . . . . . . . . . . . .    D ADDR   0094H   A   
SSDAT . . . . . . . . . . . . . . . . .    D ADDR   0095H   A   
SSIE. . . . . . . . . . . . . . . . . .    N NUMB   0040H   A   
STA . . . . . . . . . . . . . . . . . .    N NUMB   0020H   A   
STO . . . . . . . . . . . . . . . . . .    N NUMB   0010H   A   
T2CON . . . . . . . . . . . . . . . . .    D ADDR   00C8H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/08/2017 21:09:21 PAGE    32

T2MOD . . . . . . . . . . . . . . . . .    D ADDR   00C9H   A   
TAB7SEG . . . . . . . . . . . . . . . .    C ADDR   0D00H   A   
TB8 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.3 A   
TCLK. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.4 A   
TCON. . . . . . . . . . . . . . . . . .    D ADDR   0088H   A   
TECLADO . . . . . . . . . . . . . . . .    D ADDR   0090H   A   
TF0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.7 A   
TF2 . . . . . . . . . . . . . . . . . .    B ADDR   00C8H.7 A   
TH0 . . . . . . . . . . . . . . . . . .    D ADDR   008CH   A   
TH1 . . . . . . . . . . . . . . . . . .    D ADDR   008DH   A   
TH2 . . . . . . . . . . . . . . . . . .    D ADDR   00CDH   A   
TI. . . . . . . . . . . . . . . . . . .    B ADDR   0098H.1 A   
TIMER_CONFIGURA_TIMER_SEM_INT . . . . .    C ADDR   0F00H   A   
TIMER_DELAY . . . . . . . . . . . . . .    C ADDR   0F35H   A   
TIMER_DELAY_10_US . . . . . . . . . . .    C ADDR   0F0AH   A   
TIMER_DELAY_1_MS. . . . . . . . . . . .    C ADDR   0F0FH   A   
TIMER_DELAY_1_S . . . . . . . . . . . .    C ADDR   0F2EH   A   
TIMER_DELAY_200_MS. . . . . . . . . . .    C ADDR   0F27H   A   
TL0 . . . . . . . . . . . . . . . . . .    D ADDR   008AH   A   
TL1 . . . . . . . . . . . . . . . . . .    D ADDR   008BH   A   
TL2 . . . . . . . . . . . . . . . . . .    D ADDR   00CCH   A   
TMOD. . . . . . . . . . . . . . . . . .    D ADDR   0089H   A   
TR0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.6 A   
TR2 . . . . . . . . . . . . . . . . . .    B ADDR   00C8H.2 A   
UBYCTHX . . . . . . . . . . . . . . . .    D ADDR   00E3H   A   
UBYCTLX . . . . . . . . . . . . . . . .    D ADDR   00E2H   A   
UDPADDH . . . . . . . . . . . . . . . .    D ADDR   00D7H   A   
UDPADDL . . . . . . . . . . . . . . . .    D ADDR   00D6H   A   
UEPCONX . . . . . . . . . . . . . . . .    D ADDR   00D4H   A   
UEPDATX . . . . . . . . . . . . . . . .    D ADDR   00CFH   A   
UEPIEN. . . . . . . . . . . . . . . . .    D ADDR   00C2H   A   
UEPINT. . . . . . . . . . . . . . . . .    D ADDR   00F8H   A   
UEPNUM. . . . . . . . . . . . . . . . .    D ADDR   00C7H   A   
UEPRST. . . . . . . . . . . . . . . . .    D ADDR   00D5H   A   
UEPSTAX . . . . . . . . . . . . . . . .    D ADDR   00CEH   A   
UFNUMH. . . . . . . . . . . . . . . . .    D ADDR   00BBH   A   
UFNUML. . . . . . . . . . . . . . . . .    D ADDR   00BAH   A   
USBADDR . . . . . . . . . . . . . . . .    D ADDR   00C6H   A   
USBCON. . . . . . . . . . . . . . . . .    D ADDR   00BCH   A   
USBIEN. . . . . . . . . . . . . . . . .    D ADDR   00BEH   A   
USBINT. . . . . . . . . . . . . . . . .    D ADDR   00BDH   A   
VARREDURA_TECLADO . . . . . . . . . . .    C ADDR   0C09H   A   
VARRE_ENT . . . . . . . . . . . . . . .    C ADDR   0C03H   A   
VERIFICA_R0 . . . . . . . . . . . . . .    C ADDR   0F3FH   A   
VERIFICA_R1 . . . . . . . . . . . . . .    C ADDR   0F3CH   A   
WADDR . . . . . . . . . . . . . . . . .    N NUMB   00D0H   A   
WAVE_FORM . . . . . . . . . . . . . . .    N NUMB   0031H   A   
WAVE_FORM_SINE. . . . . . . . . . . . .    N NUMB   0000H   A   
WAVE_FORM_SQUARE. . . . . . . . . . . .    N NUMB   0001H   A   
WDTPRG. . . . . . . . . . . . . . . . .    D ADDR   00A7H   A   
WDTRST. . . . . . . . . . . . . . . . .    D ADDR   00A6H   A   
__STARTUP__ . . . . . . . . . . . . . .    C ADDR   0046H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
