INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/led_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_ic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sw_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/àlu_rsñv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_rscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/univercity/aps_processor/aps_lab/new_7/lab_7_new.sim/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
