<stg><name>fft_Pipeline_VITIS_LOOP_163_16</name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %select_ln160_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln160_1

]]></Node>
<StgValue><ssdm name="select_ln160_1_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %zext_ln163_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %numBF_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numBF_7

]]></Node>
<StgValue><ssdm name="numBF_7_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="4">
<![CDATA[
newFuncRoot:4 %zext_ln163_cast = zext i4 %zext_ln163_read

]]></Node>
<StgValue><ssdm name="zext_ln163_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln163 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc762

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc762:0 %j_4 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc762:1 %icmp_ln163 = icmp_eq  i8 %j_4, i8 %numBF_7_read

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc762:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc762:3 %add_ln163 = add i8 %j_4, i8 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc762:4 %br_ln163 = br i1 %icmp_ln163, void %for.inc762.split, void %for.inc765.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8">
<![CDATA[
for.inc762.split:2 %trunc_ln164 = trunc i8 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln164"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="7">
<![CDATA[
for.inc762.split:3 %zext_ln164_1 = zext i7 %trunc_ln164

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc762.split:4 %shl_ln164 = shl i9 %zext_ln164_1, i9 %zext_ln163_cast

]]></Node>
<StgValue><ssdm name="shl_ln164"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
for.inc762.split:5 %zext_ln164 = zext i9 %shl_ln164

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc762.split:6 %cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="cos_coefficients_table_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
for.inc762.split:7 %cos_coefficients_table_load = load i9 %cos_coefficients_table_addr

]]></Node>
<StgValue><ssdm name="cos_coefficients_table_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc762.split:9 %sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="sin_coefficients_table_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="9">
<![CDATA[
for.inc762.split:10 %sin_coefficients_table_load = load i9 %sin_coefficients_table_addr

]]></Node>
<StgValue><ssdm name="sin_coefficients_table_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc762.split:12 %add_ln168 = add i8 %j_4, i8 %numBF_7_read

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="1" op_3_bw="8">
<![CDATA[
for.inc762.split:13 %add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln160_1_read, i1 0, i8 %add_ln168

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
for.inc762.split:14 %zext_ln168 = zext i10 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc762.split:15 %X_R_7_addr = getelementptr i32 %X_R_7, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="X_R_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:16 %X_R_7_load = load i10 %X_R_7_addr

]]></Node>
<StgValue><ssdm name="X_R_7_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc762.split:19 %X_I_7_addr = getelementptr i32 %X_I_7, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="X_I_7_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:20 %X_I_7_load = load i10 %X_I_7_addr

]]></Node>
<StgValue><ssdm name="X_I_7_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="1" op_3_bw="8">
<![CDATA[
for.inc762.split:27 %add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln160_1_read, i1 0, i8 %j_4

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
for.inc762.split:28 %zext_ln171 = zext i10 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc762.split:29 %X_R_7_addr_1 = getelementptr i32 %X_R_7, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="X_R_7_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:30 %X_R_7_load_1 = load i10 %X_R_7_addr_1

]]></Node>
<StgValue><ssdm name="X_R_7_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc762.split:35 %X_I_7_addr_1 = getelementptr i32 %X_I_7, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="X_I_7_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:36 %X_I_7_load_1 = load i10 %X_I_7_addr_1

]]></Node>
<StgValue><ssdm name="X_I_7_load_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc762.split:51 %store_ln163 = store i8 %add_ln163, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.inc765.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
for.inc762.split:7 %cos_coefficients_table_load = load i9 %cos_coefficients_table_addr

]]></Node>
<StgValue><ssdm name="cos_coefficients_table_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="9">
<![CDATA[
for.inc762.split:10 %sin_coefficients_table_load = load i9 %sin_coefficients_table_addr

]]></Node>
<StgValue><ssdm name="sin_coefficients_table_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:16 %X_R_7_load = load i10 %X_R_7_addr

]]></Node>
<StgValue><ssdm name="X_R_7_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:20 %X_I_7_load = load i10 %X_I_7_addr

]]></Node>
<StgValue><ssdm name="X_I_7_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:30 %X_R_7_load_1 = load i10 %X_R_7_addr_1

]]></Node>
<StgValue><ssdm name="X_R_7_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="10">
<![CDATA[
for.inc762.split:36 %X_I_7_load_1 = load i10 %X_I_7_addr_1

]]></Node>
<StgValue><ssdm name="X_I_7_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:8 %c = bitcast i32 %cos_coefficients_table_load

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:11 %s = bitcast i32 %sin_coefficients_table_load

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:17 %bitcast_ln168 = bitcast i32 %X_R_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:18 %mul = fmul i32 %bitcast_ln168, i32 %c

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:21 %bitcast_ln168_1 = bitcast i32 %X_I_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln168_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:22 %mul5 = fmul i32 %bitcast_ln168_1, i32 %s

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:24 %mul6 = fmul i32 %bitcast_ln168_1, i32 %c

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:25 %mul7 = fmul i32 %bitcast_ln168, i32 %s

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="80" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:18 %mul = fmul i32 %bitcast_ln168, i32 %c

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:22 %mul5 = fmul i32 %bitcast_ln168_1, i32 %s

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:24 %mul6 = fmul i32 %bitcast_ln168_1, i32 %c

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:25 %mul7 = fmul i32 %bitcast_ln168, i32 %s

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="84" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:18 %mul = fmul i32 %bitcast_ln168, i32 %c

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:22 %mul5 = fmul i32 %bitcast_ln168_1, i32 %s

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:24 %mul6 = fmul i32 %bitcast_ln168_1, i32 %c

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:25 %mul7 = fmul i32 %bitcast_ln168, i32 %s

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="88" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:18 %mul = fmul i32 %bitcast_ln168, i32 %c

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:22 %mul5 = fmul i32 %bitcast_ln168_1, i32 %s

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:24 %mul6 = fmul i32 %bitcast_ln168_1, i32 %c

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:25 %mul7 = fmul i32 %bitcast_ln168, i32 %s

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="92" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:23 %temp_R = fsub i32 %mul, i32 %mul5

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:26 %temp_I = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="94" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:23 %temp_R = fsub i32 %mul, i32 %mul5

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:26 %temp_I = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="96" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:23 %temp_R = fsub i32 %mul, i32 %mul5

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:26 %temp_I = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="98" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:23 %temp_R = fsub i32 %mul, i32 %mul5

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:26 %temp_I = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="100" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:23 %temp_R = fsub i32 %mul, i32 %mul5

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:26 %temp_I = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:31 %bitcast_ln171 = bitcast i32 %X_R_7_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln171"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:32 %sub = fsub i32 %bitcast_ln171, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:37 %bitcast_ln172 = bitcast i32 %X_I_7_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln172"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:38 %sub1 = fsub i32 %bitcast_ln172, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="106" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:32 %sub = fsub i32 %bitcast_ln171, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:38 %sub1 = fsub i32 %bitcast_ln172, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="108" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:32 %sub = fsub i32 %bitcast_ln171, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:38 %sub1 = fsub i32 %bitcast_ln172, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="110" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:32 %sub = fsub i32 %bitcast_ln171, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:38 %sub1 = fsub i32 %bitcast_ln172, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="112" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:32 %sub = fsub i32 %bitcast_ln171, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:38 %sub1 = fsub i32 %bitcast_ln172, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:33 %bitcast_ln171_1 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln171_1"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc762.split:34 %store_ln171 = store i32 %bitcast_ln171_1, i10 %X_R_7_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:39 %bitcast_ln172_1 = bitcast i32 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln172_1"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc762.split:40 %store_ln172 = store i32 %bitcast_ln172_1, i10 %X_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="118" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc762.split:41 %X_R_7_load_2 = load i10 %X_R_7_addr_1

]]></Node>
<StgValue><ssdm name="X_R_7_load_2"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc762.split:46 %X_I_7_load_2 = load i10 %X_I_7_addr_1

]]></Node>
<StgValue><ssdm name="X_I_7_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="120" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc762.split:41 %X_R_7_load_2 = load i10 %X_R_7_addr_1

]]></Node>
<StgValue><ssdm name="X_R_7_load_2"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc762.split:46 %X_I_7_load_2 = load i10 %X_I_7_addr_1

]]></Node>
<StgValue><ssdm name="X_I_7_load_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:42 %bitcast_ln173 = bitcast i32 %X_R_7_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln173"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:43 %add = fadd i32 %bitcast_ln173, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:47 %bitcast_ln174 = bitcast i32 %X_I_7_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:48 %add1 = fadd i32 %bitcast_ln174, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="126" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:43 %add = fadd i32 %bitcast_ln173, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:48 %add1 = fadd i32 %bitcast_ln174, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="128" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:43 %add = fadd i32 %bitcast_ln173, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:48 %add1 = fadd i32 %bitcast_ln174, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="130" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:43 %add = fadd i32 %bitcast_ln173, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:48 %add1 = fadd i32 %bitcast_ln174, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="132" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:43 %add = fadd i32 %bitcast_ln173, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc762.split:48 %add1 = fadd i32 %bitcast_ln174, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="134" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc762.split:0 %specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc762.split:1 %specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln163"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:44 %bitcast_ln173_1 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln173_1"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc762.split:45 %store_ln173 = store i32 %bitcast_ln173_1, i10 %X_R_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.inc762.split:49 %bitcast_ln174_1 = bitcast i32 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_1"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc762.split:50 %store_ln174 = store i32 %bitcast_ln174_1, i10 %X_I_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc762.split:52 %br_ln163 = br void %for.inc762

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
