Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Downloads/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 676a67a6474d47c9ad9d4329ccccd2fa --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mcu_sim_func_impl xil_defaultlib.mcu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100101001010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011010110101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ALU [alu_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111011101")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101011001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture structure of entity xil_defaultlib.flags [flags_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.PC [pc_default]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101101010100101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100111111001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011101110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101011110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011010000001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000110100000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001011000010000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000111010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100010001001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000100011111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110100011101000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100101011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000100010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010010101011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture structure of entity xil_defaultlib.Program_counter_top [program_counter_top_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110011001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [ram256x1s_default]
Compiling architecture structure of entity xil_defaultlib.Scratch_RAM [scratch_ram_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001001111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010000001111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture structure of entity xil_defaultlib.rat_cpu [rat_cpu_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110000000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001011101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.counter [counter_default]
Compiling architecture structure of entity xil_defaultlib.db_1shot_FSM [db_1shot_fsm_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001110010001001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001010000101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000010001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010001001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100000010010")(0...]
Compiling architecture structure of entity xil_defaultlib.Sev_Seg [sev_seg_default]
Compiling architecture structure of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mcu_sim
Built simulation snapshot mcu_sim_func_impl
