{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 18:09:41 2007 " "Info: Processing started: Sun Mar 11 18:09:41 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } } { "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register loopBackCheck:loopBackA02C02\|not_ok_o register pass_count\[7\] 130.17 MHz 7.682 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 130.17 MHz between source register \"loopBackCheck:loopBackA02C02\|not_ok_o\" and destination register \"pass_count\[7\]\" (period= 7.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.577 ns + Longest register register " "Info: + Longest register to register delay is 3.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loopBackCheck:loopBackA02C02\|not_ok_o 1 REG LCFF_X23_Y9_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 5; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.616 ns) 1.075 ns always2~8 2 COMB LCCOMB_X23_Y9_N4 2 " "Info: 2: + IC(0.459 ns) + CELL(0.616 ns) = 1.075 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 2; COMB Node = 'always2~8'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { loopBackCheck:loopBackA02C02|not_ok_o always2~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.596 ns) 2.343 ns pass_count\[0\]~439 3 COMB LCCOMB_X23_Y9_N6 2 " "Info: 3: + IC(0.672 ns) + CELL(0.596 ns) = 2.343 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 2; COMB Node = 'pass_count\[0\]~439'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { always2~8 pass_count[0]~439 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.429 ns pass_count\[1\]~441 4 COMB LCCOMB_X23_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.429 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 2; COMB Node = 'pass_count\[1\]~441'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[0]~439 pass_count[1]~441 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.515 ns pass_count\[2\]~442 5 COMB LCCOMB_X23_Y9_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.515 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'pass_count\[2\]~442'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[1]~441 pass_count[2]~442 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.601 ns pass_count\[3\]~443 6 COMB LCCOMB_X23_Y9_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.601 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 2; COMB Node = 'pass_count\[3\]~443'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[2]~442 pass_count[3]~443 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.791 ns pass_count\[4\]~444 7 COMB LCCOMB_X23_Y9_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 2.791 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'pass_count\[4\]~444'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { pass_count[3]~443 pass_count[4]~444 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.877 ns pass_count\[5\]~445 8 COMB LCCOMB_X23_Y9_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.877 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 2; COMB Node = 'pass_count\[5\]~445'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[4]~444 pass_count[5]~445 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.963 ns pass_count\[6\]~446 9 COMB LCCOMB_X23_Y9_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.963 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'pass_count\[6\]~446'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[5]~445 pass_count[6]~446 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.469 ns pass_count\[7\]~373 10 COMB LCCOMB_X23_Y9_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 3.469 ns; Loc. = LCCOMB_X23_Y9_N20; Fanout = 1; COMB Node = 'pass_count\[7\]~373'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pass_count[6]~446 pass_count[7]~373 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.577 ns pass_count\[7\] 11 REG LCFF_X23_Y9_N21 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 3.577 ns; Loc. = LCFF_X23_Y9_N21; Fanout = 2; REG Node = 'pass_count\[7\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pass_count[7]~373 pass_count[7] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 68.38 % ) " "Info: Total cell delay = 2.446 ns ( 68.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 31.62 % ) " "Info: Total interconnect delay = 1.131 ns ( 31.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { loopBackCheck:loopBackA02C02|not_ok_o always2~8 pass_count[0]~439 pass_count[1]~441 pass_count[2]~442 pass_count[3]~443 pass_count[4]~444 pass_count[5]~445 pass_count[6]~446 pass_count[7]~373 pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { loopBackCheck:loopBackA02C02|not_ok_o always2~8 pass_count[0]~439 pass_count[1]~441 pass_count[2]~442 pass_count[3]~443 pass_count[4]~444 pass_count[5]~445 pass_count[6]~446 pass_count[7]~373 pass_count[7] } { 0.000ns 0.459ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.616ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 215 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 215; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns pass_count\[7\] 3 REG LCFF_X23_Y9_N21 2 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X23_Y9_N21; Fanout = 2; REG Node = 'pass_count\[7\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl pass_count[7] } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.816 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 215 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 215; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns loopBackCheck:loopBackA02C02\|not_ok_o 3 REG LCFF_X23_Y9_N29 5 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 5; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl pass_count[7] } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 174 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { loopBackCheck:loopBackA02C02|not_ok_o always2~8 pass_count[0]~439 pass_count[1]~441 pass_count[2]~442 pass_count[3]~443 pass_count[4]~444 pass_count[5]~445 pass_count[6]~446 pass_count[7]~373 pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { loopBackCheck:loopBackA02C02|not_ok_o always2~8 pass_count[0]~439 pass_count[1]~441 pass_count[2]~442 pass_count[3]~443 pass_count[4]~444 pass_count[5]~445 pass_count[6]~446 pass_count[7]~373 pass_count[7] } { 0.000ns 0.459ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.616ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl pass_count[7] } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "loopBackCheck:loopBackA02C02\|not_ok_o ATLAS_C02 FX2_CLK 7.100 ns register " "Info: tsu for register \"loopBackCheck:loopBackA02C02\|not_ok_o\" (data pin = \"ATLAS_C02\", clock pin = \"FX2_CLK\") is 7.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.956 ns + Longest pin register " "Info: + Longest pin to register delay is 9.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns ATLAS_C02 1 PIN PIN_149 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_149; Fanout = 1; PIN Node = 'ATLAS_C02'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C02 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.602 ns) + CELL(0.624 ns) 8.231 ns loopBackCheck:loopBackA02C02\|always0~0 2 COMB LCCOMB_X25_Y10_N2 1 " "Info: 2: + IC(6.602 ns) + CELL(0.624 ns) = 8.231 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA02C02\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.226 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.206 ns) 9.848 ns loopBackCheck:loopBackA02C02\|not_ok_o~33 3 COMB LCCOMB_X23_Y9_N28 1 " "Info: 3: + IC(1.411 ns) + CELL(0.206 ns) = 9.848 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA02C02\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.956 ns loopBackCheck:loopBackA02C02\|not_ok_o 4 REG LCFF_X23_Y9_N29 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.956 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 5; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 19.52 % ) " "Info: Total cell delay = 1.943 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.013 ns ( 80.48 % ) " "Info: Total interconnect delay = 8.013 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "9.956 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "9.956 ns" { ATLAS_C02 ATLAS_C02~combout loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 6.602ns 1.411ns 0.000ns } { 0.000ns 1.005ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 215 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 215; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns loopBackCheck:loopBackA02C02\|not_ok_o 3 REG LCFF_X23_Y9_N29 5 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 5; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "9.956 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "9.956 ns" { ATLAS_C02 ATLAS_C02~combout loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 6.602ns 1.411ns 0.000ns } { 0.000ns 1.005ns 0.624ns 0.206ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FX2_CLK FPGA_TXD rs232_xmit:Ozy_rs232_xmit\|xmit_o 10.876 ns register " "Info: tco from clock \"FX2_CLK\" to destination pin \"FPGA_TXD\" through register \"rs232_xmit:Ozy_rs232_xmit\|xmit_o\" is 10.876 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.841 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 215 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 215; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 2.841 ns rs232_xmit:Ozy_rs232_xmit\|xmit_o 3 REG LCFF_X10_Y12_N7 3 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X10_Y12_N7; Fanout = 3; REG Node = 'rs232_xmit:Ozy_rs232_xmit\|xmit_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.57 % ) " "Info: Total cell delay = 1.806 ns ( 63.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.035 ns ( 36.43 % ) " "Info: Total interconnect delay = 1.035 ns ( 36.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.731 ns + Longest register pin " "Info: + Longest register to pin delay is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_xmit:Ozy_rs232_xmit\|xmit_o 1 REG LCFF_X10_Y12_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y12_N7; Fanout = 3; REG Node = 'rs232_xmit:Ozy_rs232_xmit\|xmit_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.435 ns) + CELL(3.296 ns) 7.731 ns FPGA_TXD 2 PIN PIN_102 0 " "Info: 2: + IC(4.435 ns) + CELL(3.296 ns) = 7.731 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'FPGA_TXD'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 42.63 % ) " "Info: Total cell delay = 3.296 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 57.37 % ) " "Info: Total interconnect delay = 4.435 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } { 0.000ns 4.435ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { rs232_xmit:Ozy_rs232_xmit|xmit_o FPGA_TXD } { 0.000ns 4.435ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FX2_CLK ATLAS_A04 6.908 ns Longest " "Info: Longest tpd from source pin \"FX2_CLK\" to destination pin \"ATLAS_A04\" is 6.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.662 ns) + CELL(3.106 ns) 6.908 ns ATLAS_A04 2 PIN PIN_145 0 " "Info: 2: + IC(2.662 ns) + CELL(3.106 ns) = 6.908 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'ATLAS_A04'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { FX2_CLK ATLAS_A04 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.246 ns ( 61.46 % ) " "Info: Total cell delay = 4.246 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.662 ns ( 38.54 % ) " "Info: Total interconnect delay = 2.662 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { FX2_CLK ATLAS_A04 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { FX2_CLK FX2_CLK~combout ATLAS_A04 } { 0.000ns 0.000ns 2.662ns } { 0.000ns 1.140ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "loopBackCheck:loopBackA10C10\|not_ok_o ATLAS_C10 FX2_CLK -6.561 ns register " "Info: th for register \"loopBackCheck:loopBackA10C10\|not_ok_o\" (data pin = \"ATLAS_C10\", clock pin = \"FX2_CLK\") is -6.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.816 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 215 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 215; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns loopBackCheck:loopBackA10C10\|not_ok_o 3 REG LCFF_X23_Y9_N1 5 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X23_Y9_N1; Fanout = 5; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.683 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ATLAS_C10 1 PIN PIN_164 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'ATLAS_C10'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C10 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.159 ns) + CELL(0.624 ns) 8.777 ns loopBackCheck:loopBackA10C10\|always0~0 2 COMB LCCOMB_X24_Y9_N30 1 " "Info: 2: + IC(7.159 ns) + CELL(0.624 ns) = 8.777 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA10C10\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.783 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.206 ns) 9.575 ns loopBackCheck:loopBackA10C10\|not_ok_o~33 3 COMB LCCOMB_X23_Y9_N0 1 " "Info: 3: + IC(0.592 ns) + CELL(0.206 ns) = 9.575 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA10C10\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.683 ns loopBackCheck:loopBackA10C10\|not_ok_o 4 REG LCFF_X23_Y9_N1 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.683 ns; Loc. = LCFF_X23_Y9_N1; Fanout = 5; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 19.95 % ) " "Info: Total cell delay = 1.932 ns ( 19.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.751 ns ( 80.05 % ) " "Info: Total interconnect delay = 7.751 ns ( 80.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "9.683 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "9.683 ns" { ATLAS_C10 ATLAS_C10~combout loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 7.159ns 0.592ns 0.000ns } { 0.000ns 0.994ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "9.683 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "9.683 ns" { ATLAS_C10 ATLAS_C10~combout loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 7.159ns 0.592ns 0.000ns } { 0.000ns 0.994ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "101 " "Info: Allocated 101 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 18:09:44 2007 " "Info: Processing ended: Sun Mar 11 18:09:44 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
