
CISYNTH_UDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011344  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014b4  080115e4  080115e4  000215e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012a98  08012a98  00030098  2**0
                  CONTENTS
  4 .ARM          00000008  08012a98  08012a98  00022a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012aa0  08012aa0  00030098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012aa0  08012aa0  00022aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012aa4  08012aa4  00022aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  24000000  08012aa8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d30  24000098  08012b40  00030098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24003dc8  08012b40  00033dc8  2**0
                  ALLOC
 11 .lwip_sec     00041a00  30000000  08012b40  00040000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003fa50  00000000  00000000  000300c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00006fc0  00000000  00000000  0006fb16  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000018d0  00000000  00000000  00076ad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001608  00000000  00000000  000783a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00041daf  00000000  00000000  000799b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000261d8  00000000  00000000  000bb75f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0016b7af  00000000  00000000  000e1937  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0024d0e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a14  00000000  00000000  0024d164  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000098 	.word	0x24000098
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080115cc 	.word	0x080115cc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400009c 	.word	0x2400009c
 80002dc:	080115cc 	.word	0x080115cc

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d00b      	beq.n	80006b8 <LAN8742_RegisterBusIO+0x28>
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	68db      	ldr	r3, [r3, #12]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d007      	beq.n	80006b8 <LAN8742_RegisterBusIO+0x28>
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	689b      	ldr	r3, [r3, #8]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d003      	beq.n	80006b8 <LAN8742_RegisterBusIO+0x28>
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	691b      	ldr	r3, [r3, #16]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d102      	bne.n	80006be <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80006b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006bc:	e014      	b.n	80006e8 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	685a      	ldr	r2, [r3, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	68da      	ldr	r2, [r3, #12]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	689a      	ldr	r2, [r3, #8]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	691a      	ldr	r2, [r3, #16]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 80006e6:	2300      	movs	r3, #0
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8000708:	2300      	movs	r3, #0
 800070a:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d17b      	bne.n	800080c <LAN8742_Init+0x118>
   {
     if(pObj->IO.Init != 0)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	689b      	ldr	r3, [r3, #8]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d002      	beq.n	8000722 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2220      	movs	r2, #32
 8000726:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	e01c      	b.n	8000768 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f107 0208 	add.w	r2, r7, #8
 8000736:	2112      	movs	r1, #18
 8000738:	6978      	ldr	r0, [r7, #20]
 800073a:	4798      	blx	r3
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	da03      	bge.n	800074a <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8000742:	f06f 0304 	mvn.w	r3, #4
 8000746:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8000748:	e00b      	b.n	8000762 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	f003 031f 	and.w	r3, r3, #31
 8000750:	697a      	ldr	r2, [r7, #20]
 8000752:	429a      	cmp	r2, r3
 8000754:	d105      	bne.n	8000762 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	697a      	ldr	r2, [r7, #20]
 800075a:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800075c:	2300      	movs	r3, #0
 800075e:	613b      	str	r3, [r7, #16]
         break;
 8000760:	e005      	b.n	800076e <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	3301      	adds	r3, #1
 8000766:	617b      	str	r3, [r7, #20]
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	2b1f      	cmp	r3, #31
 800076c:	d9df      	bls.n	800072e <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b1f      	cmp	r3, #31
 8000774:	d902      	bls.n	800077c <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8000776:	f06f 0302 	mvn.w	r3, #2
 800077a:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800077c:	693b      	ldr	r3, [r7, #16]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d144      	bne.n	800080c <LAN8742_Init+0x118>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	691b      	ldr	r3, [r3, #16]
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	6810      	ldr	r0, [r2, #0]
 800078a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800078e:	2100      	movs	r1, #0
 8000790:	4798      	blx	r3
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	db36      	blt.n	8000806 <LAN8742_Init+0x112>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	6810      	ldr	r0, [r2, #0]
 80007a0:	f107 0208 	add.w	r2, r7, #8
 80007a4:	2100      	movs	r1, #0
 80007a6:	4798      	blx	r3
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	db27      	blt.n	80007fe <LAN8742_Init+0x10a>
         { 
           tickstart = pObj->IO.GetTick();
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	699b      	ldr	r3, [r3, #24]
 80007b2:	4798      	blx	r3
 80007b4:	4603      	mov	r3, r0
 80007b6:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80007b8:	e01b      	b.n	80007f2 <LAN8742_Init+0xfe>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	699b      	ldr	r3, [r3, #24]
 80007be:	4798      	blx	r3
 80007c0:	4603      	mov	r3, r0
 80007c2:	461a      	mov	r2, r3
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007cc:	d80e      	bhi.n	80007ec <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	6810      	ldr	r0, [r2, #0]
 80007d6:	f107 0208 	add.w	r2, r7, #8
 80007da:	2100      	movs	r1, #0
 80007dc:	4798      	blx	r3
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	da06      	bge.n	80007f2 <LAN8742_Init+0xfe>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 80007e4:	f06f 0304 	mvn.w	r3, #4
 80007e8:	613b      	str	r3, [r7, #16]
                 break;
 80007ea:	e00f      	b.n	800080c <LAN8742_Init+0x118>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 80007ec:	f06f 0301 	mvn.w	r3, #1
 80007f0:	613b      	str	r3, [r7, #16]
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d1de      	bne.n	80007ba <LAN8742_Init+0xc6>
 80007fc:	e006      	b.n	800080c <LAN8742_Init+0x118>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80007fe:	f06f 0304 	mvn.w	r3, #4
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	e002      	b.n	800080c <LAN8742_Init+0x118>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8000806:	f06f 0303 	mvn.w	r3, #3
 800080a:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d112      	bne.n	8000838 <LAN8742_Init+0x144>
   {
     tickstart =  pObj->IO.GetTick();
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	699b      	ldr	r3, [r3, #24]
 8000816:	4798      	blx	r3
 8000818:	4603      	mov	r3, r0
 800081a:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 800081c:	bf00      	nop
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	699b      	ldr	r3, [r3, #24]
 8000822:	4798      	blx	r3
 8000824:	4603      	mov	r3, r0
 8000826:	461a      	mov	r2, r3
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000830:	d9f5      	bls.n	800081e <LAN8742_Init+0x12a>
     {
     }
     pObj->Is_Initialized = 1;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2201      	movs	r2, #1
 8000836:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8000838:	693b      	ldr	r3, [r7, #16]
 }
 800083a:	4618      	mov	r0, r3
 800083c:	3718      	adds	r7, #24
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	6810      	ldr	r0, [r2, #0]
 8000856:	f107 020c 	add.w	r2, r7, #12
 800085a:	2101      	movs	r1, #1
 800085c:	4798      	blx	r3
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	da02      	bge.n	800086a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000864:	f06f 0304 	mvn.w	r3, #4
 8000868:	e06e      	b.n	8000948 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	6810      	ldr	r0, [r2, #0]
 8000872:	f107 020c 	add.w	r2, r7, #12
 8000876:	2101      	movs	r1, #1
 8000878:	4798      	blx	r3
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	da02      	bge.n	8000886 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000880:	f06f 0304 	mvn.w	r3, #4
 8000884:	e060      	b.n	8000948 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f003 0304 	and.w	r3, r3, #4
 800088c:	2b00      	cmp	r3, #0
 800088e:	d101      	bne.n	8000894 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8000890:	2301      	movs	r3, #1
 8000892:	e059      	b.n	8000948 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	695b      	ldr	r3, [r3, #20]
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	6810      	ldr	r0, [r2, #0]
 800089c:	f107 020c 	add.w	r2, r7, #12
 80008a0:	2100      	movs	r1, #0
 80008a2:	4798      	blx	r3
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	da02      	bge.n	80008b0 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80008aa:	f06f 0304 	mvn.w	r3, #4
 80008ae:	e04b      	b.n	8000948 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d11b      	bne.n	80008f2 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <LAN8742_GetLinkState+0x90>
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80008ce:	2302      	movs	r3, #2
 80008d0:	e03a      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80008dc:	2303      	movs	r3, #3
 80008de:	e033      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80008ea:	2304      	movs	r3, #4
 80008ec:	e02c      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80008ee:	2305      	movs	r3, #5
 80008f0:	e02a      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	695b      	ldr	r3, [r3, #20]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	6810      	ldr	r0, [r2, #0]
 80008fa:	f107 020c 	add.w	r2, r7, #12
 80008fe:	211f      	movs	r1, #31
 8000900:	4798      	blx	r3
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	da02      	bge.n	800090e <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8000908:	f06f 0304 	mvn.w	r3, #4
 800090c:	e01c      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000914:	2b00      	cmp	r3, #0
 8000916:	d101      	bne.n	800091c <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8000918:	2306      	movs	r3, #6
 800091a:	e015      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	f003 031c 	and.w	r3, r3, #28
 8000922:	2b18      	cmp	r3, #24
 8000924:	d101      	bne.n	800092a <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8000926:	2302      	movs	r3, #2
 8000928:	e00e      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	f003 031c 	and.w	r3, r3, #28
 8000930:	2b08      	cmp	r3, #8
 8000932:	d101      	bne.n	8000938 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8000934:	2303      	movs	r3, #3
 8000936:	e007      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	f003 031c 	and.w	r3, r3, #28
 800093e:	2b14      	cmp	r3, #20
 8000940:	d101      	bne.n	8000946 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8000942:	2304      	movs	r3, #4
 8000944:	e000      	b.n	8000948 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8000946:	2305      	movs	r3, #5
    }				
  }
}
 8000948:	4618      	mov	r0, r3
 800094a:	3710      	adds	r7, #16
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}

08000950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000954:	2003      	movs	r0, #3
 8000956:	f000 f9a7 	bl	8000ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800095a:	f004 f99d 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 800095e:	4601      	mov	r1, r0
 8000960:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <HAL_Init+0x60>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	0a1b      	lsrs	r3, r3, #8
 8000966:	f003 030f 	and.w	r3, r3, #15
 800096a:	4a12      	ldr	r2, [pc, #72]	; (80009b4 <HAL_Init+0x64>)
 800096c:	5cd3      	ldrb	r3, [r2, r3]
 800096e:	f003 031f 	and.w	r3, r3, #31
 8000972:	fa21 f303 	lsr.w	r3, r1, r3
 8000976:	4a10      	ldr	r2, [pc, #64]	; (80009b8 <HAL_Init+0x68>)
 8000978:	6013      	str	r3, [r2, #0]

  /* Update the SystemD2Clock global variable */
  SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800097a:	4b0f      	ldr	r3, [pc, #60]	; (80009b8 <HAL_Init+0x68>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <HAL_Init+0x60>)
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	f003 030f 	and.w	r3, r3, #15
 8000986:	490b      	ldr	r1, [pc, #44]	; (80009b4 <HAL_Init+0x64>)
 8000988:	5ccb      	ldrb	r3, [r1, r3]
 800098a:	f003 031f 	and.w	r3, r3, #31
 800098e:	fa22 f303 	lsr.w	r3, r2, r3
 8000992:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <HAL_Init+0x6c>)
 8000994:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000996:	2000      	movs	r0, #0
 8000998:	f000 f812 	bl	80009c0 <HAL_InitTick>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <HAL_Init+0x56>
  {
    return HAL_ERROR;
 80009a2:	2301      	movs	r3, #1
 80009a4:	e002      	b.n	80009ac <HAL_Init+0x5c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80009a6:	f00f f8c3 	bl	800fb30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009aa:	2300      	movs	r3, #0
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	58024400 	.word	0x58024400
 80009b4:	080129f0 	.word	0x080129f0
 80009b8:	2400002c 	.word	0x2400002c
 80009bc:	24000030 	.word	0x24000030

080009c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80009c8:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <HAL_InitTick+0x60>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d101      	bne.n	80009d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80009d0:	2301      	movs	r3, #1
 80009d2:	e021      	b.n	8000a18 <HAL_InitTick+0x58>
      return HAL_ERROR;
    }
  }
#else
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <HAL_InitTick+0x64>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <HAL_InitTick+0x60>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 f9be 	bl	8000d6c <HAL_SYSTICK_Config>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00e      	b.n	8000a18 <HAL_InitTick+0x58>
  }
#endif

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	d80a      	bhi.n	8000a16 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a00:	2200      	movs	r2, #0
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a08:	f000 f96e 	bl	8000ce8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a0c:	4a06      	ldr	r2, [pc, #24]	; (8000a28 <HAL_InitTick+0x68>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	24000004 	.word	0x24000004
 8000a24:	2400002c 	.word	0x2400002c
 8000a28:	24000000 	.word	0x24000000

08000a2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_IncTick+0x20>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <HAL_IncTick+0x24>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	4a04      	ldr	r2, [pc, #16]	; (8000a50 <HAL_IncTick+0x24>)
 8000a3e:	6013      	str	r3, [r2, #0]
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	24000004 	.word	0x24000004
 8000a50:	240001f4 	.word	0x240001f4

08000a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return uwTick;
 8000a58:	4b03      	ldr	r3, [pc, #12]	; (8000a68 <HAL_GetTick+0x14>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	240001f4 	.word	0x240001f4

08000a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a74:	f7ff ffee 	bl	8000a54 <HAL_GetTick>
 8000a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a84:	d005      	beq.n	8000a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <HAL_Delay+0x40>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a92:	bf00      	nop
 8000a94:	f7ff ffde 	bl	8000a54 <HAL_GetTick>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d8f7      	bhi.n	8000a94 <HAL_Delay+0x28>
  {
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	24000004 	.word	0x24000004

08000ab0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000ab4:	4b03      	ldr	r3, [pc, #12]	; (8000ac4 <HAL_GetREVID+0x14>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	0c1b      	lsrs	r3, r3, #16
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	5c001000 	.word	0x5c001000

08000ac8 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d008      	beq.n	8000ae8 <HAL_SYSCFG_ETHInterfaceSelect+0x20>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000adc:	d004      	beq.n	8000ae8 <HAL_SYSCFG_ETHInterfaceSelect+0x20>
 8000ade:	f240 2153 	movw	r1, #595	; 0x253
 8000ae2:	4807      	ldr	r0, [pc, #28]	; (8000b00 <HAL_SYSCFG_ETHInterfaceSelect+0x38>)
 8000ae4:	f00e ffc5 	bl	800fa72 <assert_failed>

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <HAL_SYSCFG_ETHInterfaceSelect+0x3c>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8000af0:	4904      	ldr	r1, [pc, #16]	; (8000b04 <HAL_SYSCFG_ETHInterfaceSelect+0x3c>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	604b      	str	r3, [r1, #4]
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	080115e4 	.word	0x080115e4
 8000b04:	58000400 	.word	0x58000400

08000b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f003 0307 	and.w	r3, r3, #7
 8000b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <__NVIC_SetPriorityGrouping+0x40>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b1e:	68ba      	ldr	r2, [r7, #8]
 8000b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b24:	4013      	ands	r3, r2
 8000b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <__NVIC_SetPriorityGrouping+0x44>)
 8000b32:	4313      	orrs	r3, r2
 8000b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b36:	4a04      	ldr	r2, [pc, #16]	; (8000b48 <__NVIC_SetPriorityGrouping+0x40>)
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	60d3      	str	r3, [r2, #12]
}
 8000b3c:	bf00      	nop
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	e000ed00 	.word	0xe000ed00
 8000b4c:	05fa0000 	.word	0x05fa0000

08000b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b54:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <__NVIC_GetPriorityGrouping+0x18>)
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	0a1b      	lsrs	r3, r3, #8
 8000b5a:	f003 0307 	and.w	r3, r3, #7
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	db0b      	blt.n	8000b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	f003 021f 	and.w	r2, r3, #31
 8000b84:	4907      	ldr	r1, [pc, #28]	; (8000ba4 <__NVIC_EnableIRQ+0x38>)
 8000b86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b8a:	095b      	lsrs	r3, r3, #5
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b96:	bf00      	nop
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000e100 	.word	0xe000e100

08000ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000bb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	db0a      	blt.n	8000bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	490c      	ldr	r1, [pc, #48]	; (8000bf4 <__NVIC_SetPriority+0x4c>)
 8000bc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bc6:	0112      	lsls	r2, r2, #4
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	440b      	add	r3, r1
 8000bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bd0:	e00a      	b.n	8000be8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	b2da      	uxtb	r2, r3
 8000bd6:	4908      	ldr	r1, [pc, #32]	; (8000bf8 <__NVIC_SetPriority+0x50>)
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	f003 030f 	and.w	r3, r3, #15
 8000bde:	3b04      	subs	r3, #4
 8000be0:	0112      	lsls	r2, r2, #4
 8000be2:	b2d2      	uxtb	r2, r2
 8000be4:	440b      	add	r3, r1
 8000be6:	761a      	strb	r2, [r3, #24]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e100 	.word	0xe000e100
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b089      	sub	sp, #36	; 0x24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c10:	69fb      	ldr	r3, [r7, #28]
 8000c12:	f1c3 0307 	rsb	r3, r3, #7
 8000c16:	2b04      	cmp	r3, #4
 8000c18:	bf28      	it	cs
 8000c1a:	2304      	movcs	r3, #4
 8000c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	3304      	adds	r3, #4
 8000c22:	2b06      	cmp	r3, #6
 8000c24:	d902      	bls.n	8000c2c <NVIC_EncodePriority+0x30>
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	3b03      	subs	r3, #3
 8000c2a:	e000      	b.n	8000c2e <NVIC_EncodePriority+0x32>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	43da      	mvns	r2, r3
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	401a      	ands	r2, r3
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c44:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4e:	43d9      	mvns	r1, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c54:	4313      	orrs	r3, r2
         );
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3724      	adds	r7, #36	; 0x24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c74:	d301      	bcc.n	8000c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c76:	2301      	movs	r3, #1
 8000c78:	e00f      	b.n	8000c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ca4 <SysTick_Config+0x40>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c82:	210f      	movs	r1, #15
 8000c84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c88:	f7ff ff8e 	bl	8000ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c8c:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <SysTick_Config+0x40>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c92:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <SysTick_Config+0x40>)
 8000c94:	2207      	movs	r2, #7
 8000c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	e000e010 	.word	0xe000e010

08000ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b07      	cmp	r3, #7
 8000cb4:	d00f      	beq.n	8000cd6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2b06      	cmp	r3, #6
 8000cba:	d00c      	beq.n	8000cd6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b05      	cmp	r3, #5
 8000cc0:	d009      	beq.n	8000cd6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b04      	cmp	r3, #4
 8000cc6:	d006      	beq.n	8000cd6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d003      	beq.n	8000cd6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000cce:	2192      	movs	r1, #146	; 0x92
 8000cd0:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8000cd2:	f00e fece 	bl	800fa72 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff ff16 	bl	8000b08 <__NVIC_SetPriorityGrouping>
}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	08011618 	.word	0x08011618

08000ce8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
 8000cf4:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2b0f      	cmp	r3, #15
 8000cfa:	d903      	bls.n	8000d04 <HAL_NVIC_SetPriority+0x1c>
 8000cfc:	21aa      	movs	r1, #170	; 0xaa
 8000cfe:	480e      	ldr	r0, [pc, #56]	; (8000d38 <HAL_NVIC_SetPriority+0x50>)
 8000d00:	f00e feb7 	bl	800fa72 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	2b0f      	cmp	r3, #15
 8000d08:	d903      	bls.n	8000d12 <HAL_NVIC_SetPriority+0x2a>
 8000d0a:	21ab      	movs	r1, #171	; 0xab
 8000d0c:	480a      	ldr	r0, [pc, #40]	; (8000d38 <HAL_NVIC_SetPriority+0x50>)
 8000d0e:	f00e feb0 	bl	800fa72 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d12:	f7ff ff1d 	bl	8000b50 <__NVIC_GetPriorityGrouping>
 8000d16:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	68b9      	ldr	r1, [r7, #8]
 8000d1c:	6978      	ldr	r0, [r7, #20]
 8000d1e:	f7ff ff6d 	bl	8000bfc <NVIC_EncodePriority>
 8000d22:	4602      	mov	r2, r0
 8000d24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d28:	4611      	mov	r1, r2
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ff3c 	bl	8000ba8 <__NVIC_SetPriority>
}
 8000d30:	bf00      	nop
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	08011618 	.word	0x08011618

08000d3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000d46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	da03      	bge.n	8000d56 <HAL_NVIC_EnableIRQ+0x1a>
 8000d4e:	21be      	movs	r1, #190	; 0xbe
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <HAL_NVIC_EnableIRQ+0x2c>)
 8000d52:	f00e fe8e 	bl	800fa72 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff ff06 	bl	8000b6c <__NVIC_EnableIRQ>
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	08011618 	.word	0x08011618

08000d6c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff ff75 	bl	8000c64 <SysTick_Config>
 8000d7a:	4603      	mov	r3, r0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000d88:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_MPU_Disable+0x24>)
 8000d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d90:	4a05      	ldr	r2, [pc, #20]	; (8000da8 <HAL_MPU_Disable+0x24>)
 8000d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d96:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000d98:	4b04      	ldr	r3, [pc, #16]	; (8000dac <HAL_MPU_Disable+0x28>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	605a      	str	r2, [r3, #4]
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000ed00 	.word	0xe000ed00
 8000dac:	e000ed90 	.word	0xe000ed90

08000db0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000db8:	4a0a      	ldr	r2, [pc, #40]	; (8000de4 <HAL_MPU_Enable+0x34>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000dc2:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <HAL_MPU_Enable+0x38>)
 8000dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc6:	4a08      	ldr	r2, [pc, #32]	; (8000de8 <HAL_MPU_Enable+0x38>)
 8000dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dcc:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000dce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dd2:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	e000ed90 	.word	0xe000ed90
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	785b      	ldrb	r3, [r3, #1]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d040      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	785b      	ldrb	r3, [r3, #1]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d03c      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	785b      	ldrb	r3, [r3, #1]
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	d038      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	785b      	ldrb	r3, [r3, #1]
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	d034      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	785b      	ldrb	r3, [r3, #1]
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	d030      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	785b      	ldrb	r3, [r3, #1]
 8000e20:	2b05      	cmp	r3, #5
 8000e22:	d02c      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	785b      	ldrb	r3, [r3, #1]
 8000e28:	2b06      	cmp	r3, #6
 8000e2a:	d028      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	785b      	ldrb	r3, [r3, #1]
 8000e30:	2b07      	cmp	r3, #7
 8000e32:	d024      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	785b      	ldrb	r3, [r3, #1]
 8000e38:	2b08      	cmp	r3, #8
 8000e3a:	d020      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	785b      	ldrb	r3, [r3, #1]
 8000e40:	2b09      	cmp	r3, #9
 8000e42:	d01c      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	785b      	ldrb	r3, [r3, #1]
 8000e48:	2b0a      	cmp	r3, #10
 8000e4a:	d018      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	785b      	ldrb	r3, [r3, #1]
 8000e50:	2b0b      	cmp	r3, #11
 8000e52:	d014      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	785b      	ldrb	r3, [r3, #1]
 8000e58:	2b0c      	cmp	r3, #12
 8000e5a:	d010      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	785b      	ldrb	r3, [r3, #1]
 8000e60:	2b0d      	cmp	r3, #13
 8000e62:	d00c      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	785b      	ldrb	r3, [r3, #1]
 8000e68:	2b0e      	cmp	r3, #14
 8000e6a:	d008      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	785b      	ldrb	r3, [r3, #1]
 8000e70:	2b0f      	cmp	r3, #15
 8000e72:	d004      	beq.n	8000e7e <HAL_MPU_ConfigRegion+0x92>
 8000e74:	f240 112d 	movw	r1, #301	; 0x12d
 8000e78:	4896      	ldr	r0, [pc, #600]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000e7a:	f00e fdfa 	bl	800fa72 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d008      	beq.n	8000e98 <HAL_MPU_ConfigRegion+0xac>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d004      	beq.n	8000e98 <HAL_MPU_ConfigRegion+0xac>
 8000e8e:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8000e92:	4890      	ldr	r0, [pc, #576]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000e94:	f00e fded 	bl	800fa72 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	785a      	ldrb	r2, [r3, #1]
 8000e9c:	4b8e      	ldr	r3, [pc, #568]	; (80010d8 <HAL_MPU_ConfigRegion+0x2ec>)
 8000e9e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	f000 810a 	beq.w	80010be <HAL_MPU_ConfigRegion+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	7b1b      	ldrb	r3, [r3, #12]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d008      	beq.n	8000ec4 <HAL_MPU_ConfigRegion+0xd8>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	7b1b      	ldrb	r3, [r3, #12]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d004      	beq.n	8000ec4 <HAL_MPU_ConfigRegion+0xd8>
 8000eba:	f44f 719b 	mov.w	r1, #310	; 0x136
 8000ebe:	4885      	ldr	r0, [pc, #532]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000ec0:	f00e fdd7 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	7adb      	ldrb	r3, [r3, #11]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d018      	beq.n	8000efe <HAL_MPU_ConfigRegion+0x112>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	7adb      	ldrb	r3, [r3, #11]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d014      	beq.n	8000efe <HAL_MPU_ConfigRegion+0x112>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	7adb      	ldrb	r3, [r3, #11]
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d010      	beq.n	8000efe <HAL_MPU_ConfigRegion+0x112>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	7adb      	ldrb	r3, [r3, #11]
 8000ee0:	2b03      	cmp	r3, #3
 8000ee2:	d00c      	beq.n	8000efe <HAL_MPU_ConfigRegion+0x112>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	7adb      	ldrb	r3, [r3, #11]
 8000ee8:	2b05      	cmp	r3, #5
 8000eea:	d008      	beq.n	8000efe <HAL_MPU_ConfigRegion+0x112>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	7adb      	ldrb	r3, [r3, #11]
 8000ef0:	2b06      	cmp	r3, #6
 8000ef2:	d004      	beq.n	8000efe <HAL_MPU_ConfigRegion+0x112>
 8000ef4:	f240 1137 	movw	r1, #311	; 0x137
 8000ef8:	4876      	ldr	r0, [pc, #472]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000efa:	f00e fdba 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	7a9b      	ldrb	r3, [r3, #10]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d00c      	beq.n	8000f20 <HAL_MPU_ConfigRegion+0x134>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	7a9b      	ldrb	r3, [r3, #10]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d008      	beq.n	8000f20 <HAL_MPU_ConfigRegion+0x134>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7a9b      	ldrb	r3, [r3, #10]
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d004      	beq.n	8000f20 <HAL_MPU_ConfigRegion+0x134>
 8000f16:	f44f 719c 	mov.w	r1, #312	; 0x138
 8000f1a:	486e      	ldr	r0, [pc, #440]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000f1c:	f00e fda9 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	7b5b      	ldrb	r3, [r3, #13]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d008      	beq.n	8000f3a <HAL_MPU_ConfigRegion+0x14e>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	7b5b      	ldrb	r3, [r3, #13]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d004      	beq.n	8000f3a <HAL_MPU_ConfigRegion+0x14e>
 8000f30:	f240 1139 	movw	r1, #313	; 0x139
 8000f34:	4867      	ldr	r0, [pc, #412]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000f36:	f00e fd9c 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	7b9b      	ldrb	r3, [r3, #14]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d008      	beq.n	8000f54 <HAL_MPU_ConfigRegion+0x168>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	7b9b      	ldrb	r3, [r3, #14]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d004      	beq.n	8000f54 <HAL_MPU_ConfigRegion+0x168>
 8000f4a:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8000f4e:	4861      	ldr	r0, [pc, #388]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000f50:	f00e fd8f 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7bdb      	ldrb	r3, [r3, #15]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d008      	beq.n	8000f6e <HAL_MPU_ConfigRegion+0x182>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	7bdb      	ldrb	r3, [r3, #15]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d004      	beq.n	8000f6e <HAL_MPU_ConfigRegion+0x182>
 8000f64:	f240 113b 	movw	r1, #315	; 0x13b
 8000f68:	485a      	ldr	r0, [pc, #360]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000f6a:	f00e fd82 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7a5b      	ldrb	r3, [r3, #9]
 8000f72:	2bff      	cmp	r3, #255	; 0xff
 8000f74:	d104      	bne.n	8000f80 <HAL_MPU_ConfigRegion+0x194>
 8000f76:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8000f7a:	4856      	ldr	r0, [pc, #344]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8000f7c:	f00e fd79 	bl	800fa72 <assert_failed>
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	7a1b      	ldrb	r3, [r3, #8]
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	d070      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	7a1b      	ldrb	r3, [r3, #8]
 8000f8c:	2b05      	cmp	r3, #5
 8000f8e:	d06c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	7a1b      	ldrb	r3, [r3, #8]
 8000f94:	2b06      	cmp	r3, #6
 8000f96:	d068      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	7a1b      	ldrb	r3, [r3, #8]
 8000f9c:	2b07      	cmp	r3, #7
 8000f9e:	d064      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	7a1b      	ldrb	r3, [r3, #8]
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d060      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	7a1b      	ldrb	r3, [r3, #8]
 8000fac:	2b09      	cmp	r3, #9
 8000fae:	d05c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	7a1b      	ldrb	r3, [r3, #8]
 8000fb4:	2b0a      	cmp	r3, #10
 8000fb6:	d058      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	7a1b      	ldrb	r3, [r3, #8]
 8000fbc:	2b0b      	cmp	r3, #11
 8000fbe:	d054      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	7a1b      	ldrb	r3, [r3, #8]
 8000fc4:	2b0c      	cmp	r3, #12
 8000fc6:	d050      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7a1b      	ldrb	r3, [r3, #8]
 8000fcc:	2b0d      	cmp	r3, #13
 8000fce:	d04c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	7a1b      	ldrb	r3, [r3, #8]
 8000fd4:	2b0e      	cmp	r3, #14
 8000fd6:	d048      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7a1b      	ldrb	r3, [r3, #8]
 8000fdc:	2b0f      	cmp	r3, #15
 8000fde:	d044      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7a1b      	ldrb	r3, [r3, #8]
 8000fe4:	2b10      	cmp	r3, #16
 8000fe6:	d040      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	7a1b      	ldrb	r3, [r3, #8]
 8000fec:	2b11      	cmp	r3, #17
 8000fee:	d03c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	7a1b      	ldrb	r3, [r3, #8]
 8000ff4:	2b12      	cmp	r3, #18
 8000ff6:	d038      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7a1b      	ldrb	r3, [r3, #8]
 8000ffc:	2b13      	cmp	r3, #19
 8000ffe:	d034      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	7a1b      	ldrb	r3, [r3, #8]
 8001004:	2b14      	cmp	r3, #20
 8001006:	d030      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	7a1b      	ldrb	r3, [r3, #8]
 800100c:	2b15      	cmp	r3, #21
 800100e:	d02c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	7a1b      	ldrb	r3, [r3, #8]
 8001014:	2b16      	cmp	r3, #22
 8001016:	d028      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7a1b      	ldrb	r3, [r3, #8]
 800101c:	2b17      	cmp	r3, #23
 800101e:	d024      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7a1b      	ldrb	r3, [r3, #8]
 8001024:	2b18      	cmp	r3, #24
 8001026:	d020      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7a1b      	ldrb	r3, [r3, #8]
 800102c:	2b19      	cmp	r3, #25
 800102e:	d01c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	7a1b      	ldrb	r3, [r3, #8]
 8001034:	2b1a      	cmp	r3, #26
 8001036:	d018      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	7a1b      	ldrb	r3, [r3, #8]
 800103c:	2b1b      	cmp	r3, #27
 800103e:	d014      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	7a1b      	ldrb	r3, [r3, #8]
 8001044:	2b1c      	cmp	r3, #28
 8001046:	d010      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	7a1b      	ldrb	r3, [r3, #8]
 800104c:	2b1d      	cmp	r3, #29
 800104e:	d00c      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7a1b      	ldrb	r3, [r3, #8]
 8001054:	2b1e      	cmp	r3, #30
 8001056:	d008      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7a1b      	ldrb	r3, [r3, #8]
 800105c:	2b1f      	cmp	r3, #31
 800105e:	d004      	beq.n	800106a <HAL_MPU_ConfigRegion+0x27e>
 8001060:	f240 113d 	movw	r1, #317	; 0x13d
 8001064:	481b      	ldr	r0, [pc, #108]	; (80010d4 <HAL_MPU_ConfigRegion+0x2e8>)
 8001066:	f00e fd04 	bl	800fa72 <assert_failed>

    MPU->RBAR = MPU_Init->BaseAddress;
 800106a:	4a1b      	ldr	r2, [pc, #108]	; (80010d8 <HAL_MPU_ConfigRegion+0x2ec>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	7b1b      	ldrb	r3, [r3, #12]
 8001076:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	7adb      	ldrb	r3, [r3, #11]
 800107c:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800107e:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	7a9b      	ldrb	r3, [r3, #10]
 8001084:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001086:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7b5b      	ldrb	r3, [r3, #13]
 800108c:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800108e:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	7b9b      	ldrb	r3, [r3, #14]
 8001094:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001096:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	7bdb      	ldrb	r3, [r3, #15]
 800109c:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800109e:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	7a5b      	ldrb	r3, [r3, #9]
 80010a4:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80010a6:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7a1b      	ldrb	r3, [r3, #8]
 80010ac:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80010ae:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	7812      	ldrb	r2, [r2, #0]
 80010b4:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80010b6:	4a08      	ldr	r2, [pc, #32]	; (80010d8 <HAL_MPU_ConfigRegion+0x2ec>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80010b8:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80010ba:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80010bc:	e005      	b.n	80010ca <HAL_MPU_ConfigRegion+0x2de>
    MPU->RBAR = 0x00;
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <HAL_MPU_ConfigRegion+0x2ec>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <HAL_MPU_ConfigRegion+0x2ec>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	08011618 	.word	0x08011618
 80010d8:	e000ed90 	.word	0xe000ed90

080010dc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d101      	bne.n	80010ee <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e0c6      	b.n	800127c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f00d fd4e 	bl	800eb98 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2223      	movs	r2, #35	; 0x23
 8001100:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001102:	4b60      	ldr	r3, [pc, #384]	; (8001284 <HAL_ETH_Init+0x1a8>)
 8001104:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001108:	4a5e      	ldr	r2, [pc, #376]	; (8001284 <HAL_ETH_Init+0x1a8>)
 800110a:	f043 0302 	orr.w	r3, r3, #2
 800110e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001112:	4b5c      	ldr	r3, [pc, #368]	; (8001284 <HAL_ETH_Init+0x1a8>)
 8001114:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001118:	f003 0302 	and.w	r3, r3, #2
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7a1b      	ldrb	r3, [r3, #8]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d103      	bne.n	8001130 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001128:	2000      	movs	r0, #0
 800112a:	f7ff fccd 	bl	8000ac8 <HAL_SYSCFG_ETHInterfaceSelect>
 800112e:	e003      	b.n	8001138 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001130:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001134:	f7ff fcc8 	bl	8000ac8 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f042 0201 	orr.w	r2, r2, #1
 800114a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800114e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001150:	f7ff fc80 	bl	8000a54 <HAL_GetTick>
 8001154:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001156:	e00f      	b.n	8001178 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8001158:	f7ff fc7c 	bl	8000a54 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001166:	d907      	bls.n	8001178 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2204      	movs	r2, #4
 800116c:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	22e0      	movs	r2, #224	; 0xe0
 8001172:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e081      	b.n	800127c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1e6      	bne.n	8001158 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f001 fa7a 	bl	8002684 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001190:	f003 fef4 	bl	8004f7c <HAL_RCC_GetHCLKFreq>
 8001194:	4602      	mov	r2, r0
 8001196:	4b3c      	ldr	r3, [pc, #240]	; (8001288 <HAL_ETH_Init+0x1ac>)
 8001198:	fba3 2302 	umull	r2, r3, r3, r2
 800119c:	0c9a      	lsrs	r2, r3, #18
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3a01      	subs	r2, #1
 80011a4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f001 f9cd 	bl	8002548 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80011c4:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80011c8:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d007      	beq.n	80011e6 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2201      	movs	r2, #1
 80011da:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	22e0      	movs	r2, #224	; 0xe0
 80011e0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e04a      	b.n	800127c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	f241 1308 	movw	r3, #4360	; 0x1108
 80011ee:	4413      	add	r3, r2
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	4b26      	ldr	r3, [pc, #152]	; (800128c <HAL_ETH_Init+0x1b0>)
 80011f4:	4013      	ands	r3, r2
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	6952      	ldr	r2, [r2, #20]
 80011fa:	0052      	lsls	r2, r2, #1
 80011fc:	6879      	ldr	r1, [r7, #4]
 80011fe:	6809      	ldr	r1, [r1, #0]
 8001200:	431a      	orrs	r2, r3
 8001202:	f241 1308 	movw	r3, #4360	; 0x1108
 8001206:	440b      	add	r3, r1
 8001208:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f001 fa92 	bl	8002734 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f001 fad6 	bl	80027c2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	3305      	adds	r3, #5
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	021a      	lsls	r2, r3, #8
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	3304      	adds	r3, #4
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	430a      	orrs	r2, r1
 8001230:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	3303      	adds	r3, #3
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	061a      	lsls	r2, r3, #24
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	3302      	adds	r3, #2
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	041b      	lsls	r3, r3, #16
 8001248:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	3301      	adds	r3, #1
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001254:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001262:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001264:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2210      	movs	r2, #16
 8001272:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2210      	movs	r2, #16
 8001278:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800127a:	2300      	movs	r3, #0
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	58024400 	.word	0x58024400
 8001288:	431bde83 	.word	0x431bde83
 800128c:	ffff8001 	.word	0xffff8001

08001290 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8001290:	b480      	push	{r7}
 8001292:	b087      	sub	sp, #28
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
 800129c:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	330a      	adds	r3, #10
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <HAL_ETH_DescAssignMemory+0x28>
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	2b03      	cmp	r3, #3
 80012b6:	d904      	bls.n	80012c2 <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2201      	movs	r2, #1
 80012bc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e021      	b.n	8001306 <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d00b      	beq.n	80012f8 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	371c      	adds	r7, #28
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  if(heth->gState == HAL_ETH_STATE_READY)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800131e:	2b10      	cmp	r3, #16
 8001320:	d14c      	bne.n	80013bc <HAL_ETH_Start+0xaa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2223      	movs	r2, #35	; 0x23
 8001326:	655a      	str	r2, [r3, #84]	; 0x54

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f042 0202 	orr.w	r2, r2, #2
 8001336:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f042 0201 	orr.w	r2, r2, #1
 8001346:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f042 0201 	orr.w	r2, r2, #1
 8001358:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	f241 1304 	movw	r3, #4356	; 0x1104
 8001364:	4413      	add	r3, r2
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	6811      	ldr	r1, [r2, #0]
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	f241 1304 	movw	r3, #4356	; 0x1104
 8001374:	440b      	add	r3, r1
 8001376:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	f241 1308 	movw	r3, #4360	; 0x1108
 8001380:	4413      	add	r3, r2
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6811      	ldr	r1, [r2, #0]
 8001388:	f043 0201 	orr.w	r2, r3, #1
 800138c:	f241 1308 	movw	r3, #4360	; 0x1108
 8001390:	440b      	add	r3, r1
 8001392:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 80013a6:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80013aa:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2210      	movs	r2, #16
 80013b0:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2222      	movs	r2, #34	; 0x22
 80013b6:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	e000      	b.n	80013be <HAL_ETH_Start+0xac>
  }
  else
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
  }
}
 80013be:	4618      	mov	r0, r3
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  if(heth->gState != HAL_ETH_STATE_RESET)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d040      	beq.n	800145c <HAL_ETH_Stop+0x92>
  {
     /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2223      	movs	r2, #35	; 0x23
 80013de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	f241 1304 	movw	r3, #4356	; 0x1104
 80013e8:	4413      	add	r3, r2
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6811      	ldr	r1, [r2, #0]
 80013f0:	f023 0201 	bic.w	r2, r3, #1
 80013f4:	f241 1304 	movw	r3, #4356	; 0x1104
 80013f8:	440b      	add	r3, r1
 80013fa:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	f241 1308 	movw	r3, #4360	; 0x1108
 8001404:	4413      	add	r3, r2
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6811      	ldr	r1, [r2, #0]
 800140c:	f023 0201 	bic.w	r2, r3, #1
 8001410:	f241 1308 	movw	r3, #4360	; 0x1108
 8001414:	440b      	add	r3, r1
 8001416:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 0201 	bic.w	r2, r2, #1
 8001426:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 0201 	orr.w	r2, r2, #1
 8001438:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0202 	bic.w	r2, r2, #2
 800144a:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2210      	movs	r2, #16
 8001450:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_READY;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2210      	movs	r2, #16
 8001456:	659a      	str	r2, [r3, #88]	; 0x58

    /* Return function status */
    return HAL_OK;
 8001458:	2300      	movs	r3, #0
 800145a:	e000      	b.n	800145e <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
  }
}
 800145e:	4618      	mov	r0, r3
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	b086      	sub	sp, #24
 800146e:	af00      	add	r7, sp, #0
 8001470:	60f8      	str	r0, [r7, #12]
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d107      	bne.n	800148c <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001480:	f043 0201 	orr.w	r2, r3, #1
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e076      	b.n	800157a <HAL_ETH_Transmit+0x110>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001490:	2b10      	cmp	r3, #16
 8001492:	d171      	bne.n	8001578 <HAL_ETH_Transmit+0x10e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8001494:	2200      	movs	r2, #0
 8001496:	68b9      	ldr	r1, [r7, #8]
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f001 f9ef 	bl	800287c <ETH_Prepare_Tx_Descriptors>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d007      	beq.n	80014b4 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014a8:	f043 0202 	orr.w	r2, r3, #2
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e062      	b.n	800157a <HAL_ETH_Transmit+0x110>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	3206      	adds	r2, #6
 80014bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c0:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	629a      	str	r2, [r3, #40]	; 0x28
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	d904      	bls.n	80014de <HAL_ETH_Transmit+0x74>
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d8:	1f1a      	subs	r2, r3, #4
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	3106      	adds	r1, #6
 80014ea:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80014ee:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80014f2:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 80014f4:	f7ff faae 	bl	8000a54 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80014fa:	e034      	b.n	8001566 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d011      	beq.n	8001532 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001512:	f043 0208 	orr.w	r2, r3, #8
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	22e0      	movs	r2, #224	; 0xe0
 800152c:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e023      	b.n	800157a <HAL_ETH_Transmit+0x110>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001538:	d015      	beq.n	8001566 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 800153a:	f7ff fa8b 	bl	8000a54 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	429a      	cmp	r2, r3
 8001548:	d302      	bcc.n	8001550 <HAL_ETH_Transmit+0xe6>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d10a      	bne.n	8001566 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001554:	f043 0204 	orr.w	r2, r3, #4
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_READY;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2210      	movs	r2, #16
 8001560:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e009      	b.n	800157a <HAL_ETH_Transmit+0x110>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	2b00      	cmp	r3, #0
 800156c:	dbc6      	blt.n	80014fc <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Set ETH HAL State to Ready */
    heth->gState = HAL_ETH_STATE_READY;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2210      	movs	r2, #16
 8001572:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8001574:	2300      	movs	r3, #0
 8001576:	e000      	b.n	800157a <HAL_ETH_Transmit+0x110>
  }
  else
  {
    return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
  }
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8001582:	b480      	push	{r7}
 8001584:	b089      	sub	sp, #36	; 0x24
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	332c      	adds	r3, #44	; 0x2c
 800158e:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	69fa      	ldr	r2, [r7, #28]
 800159a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800159e:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d06b      	beq.n	800168c <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	e0bc      	b.n	8001732 <HAL_ETH_IsRxDataAvailable+0x1b0>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d036      	beq.n	8001638 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	3301      	adds	r3, #1
 80015ce:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d101      	bne.n	80015da <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3301      	adds	r3, #1
 80015de:	61fb      	str	r3, [r7, #28]
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d902      	bls.n	80015ec <HAL_ETH_IsRxDataAvailable+0x6a>
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3b04      	subs	r3, #4
 80015ea:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	69fa      	ldr	r2, [r7, #28]
 80015f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f4:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	db11      	blt.n	8001622 <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00b      	beq.n	8001622 <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2201      	movs	r2, #1
 800160e:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	3301      	adds	r3, #1
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	2b03      	cmp	r3, #3
 800161a:	d902      	bls.n	8001622 <HAL_ETH_IsRxDataAvailable+0xa0>
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	3b04      	subs	r3, #4
 8001620:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	69fa      	ldr	r2, [r7, #28]
 8001626:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 8001634:	2301      	movs	r3, #1
 8001636:	e07c      	b.n	8001732 <HAL_ETH_IsRxDataAvailable+0x1b0>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d012      	beq.n	800166a <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 8001648:	2301      	movs	r3, #1
 800164a:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	3301      	adds	r3, #1
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	2b03      	cmp	r3, #3
 8001656:	d902      	bls.n	800165e <HAL_ETH_IsRxDataAvailable+0xdc>
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	3b04      	subs	r3, #4
 800165c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	69fa      	ldr	r2, [r7, #28]
 8001662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001666:	61bb      	str	r3, [r7, #24]
 8001668:	e010      	b.n	800168c <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	3301      	adds	r3, #1
 800166e:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	3301      	adds	r3, #1
 8001674:	61fb      	str	r3, [r7, #28]
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	2b03      	cmp	r3, #3
 800167a:	d902      	bls.n	8001682 <HAL_ETH_IsRxDataAvailable+0x100>
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	3b04      	subs	r3, #4
 8001680:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	69fa      	ldr	r2, [r7, #28]
 8001686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800168a:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	2b00      	cmp	r3, #0
 8001692:	db02      	blt.n	800169a <HAL_ETH_IsRxDataAvailable+0x118>
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	2b03      	cmp	r3, #3
 8001698:	d98e      	bls.n	80015b8 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d044      	beq.n	800172a <HAL_ETH_IsRxDataAvailable+0x1a8>
  {
    descidx = firstappdescidx;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	69fa      	ldr	r2, [r7, #28]
 80016a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ac:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	e036      	b.n	8001722 <HAL_ETH_IsRxDataAvailable+0x1a0>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	691a      	ldr	r2, [r3, #16]
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016c2:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	695b      	ldr	r3, [r3, #20]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d009      	beq.n	80016e0 <HAL_ETH_IsRxDataAvailable+0x15e>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	695a      	ldr	r2, [r3, #20]
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <HAL_ETH_IsRxDataAvailable+0x17e>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	60da      	str	r2, [r3, #12]
      }

      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	3301      	adds	r3, #1
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	2b03      	cmp	r3, #3
 800170a:	d902      	bls.n	8001712 <HAL_ETH_IsRxDataAvailable+0x190>
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	3b04      	subs	r3, #4
 8001710:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	69fa      	ldr	r2, [r7, #28]
 8001716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800171a:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	3301      	adds	r3, #1
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	429a      	cmp	r2, r3
 8001728:	d3c4      	bcc.n	80016b4 <HAL_ETH_IsRxDataAvailable+0x132>
    }
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	2200      	movs	r2, #0
 800172e:	619a      	str	r2, [r3, #24]

  return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	; 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b08a      	sub	sp, #40	; 0x28
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
 8001746:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	332c      	adds	r3, #44	; 0x2c
 800174c:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 8001754:	2300      	movs	r3, #0
 8001756:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800175c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001760:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d104      	bne.n	8001776 <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2201      	movs	r2, #1
 8001770:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e07d      	b.n	8001872 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10f      	bne.n	800179e <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff feff 	bl	8001582 <HAL_ETH_IsRxDataAvailable>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e071      	b.n	8001872 <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800179c:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
 80017a2:	e031      	b.n	8001808 <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	461a      	mov	r2, r3
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00b      	beq.n	80017d6 <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	695b      	ldr	r3, [r3, #20]
 80017c8:	461a      	mov	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695a      	ldr	r2, [r3, #20]
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80017de:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80017e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e2:	3301      	adds	r3, #1
 80017e4:	627b      	str	r3, [r7, #36]	; 0x24
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	d902      	bls.n	80017f2 <HAL_ETH_GetRxDataBuffer+0xb4>
 80017ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ee:	3b04      	subs	r3, #4
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017fa:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8001802:	6a3b      	ldr	r3, [r7, #32]
 8001804:	3301      	adds	r3, #1
 8001806:	623b      	str	r3, [r7, #32]
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	3b01      	subs	r3, #1
 800180e:	6a3a      	ldr	r2, [r7, #32]
 8001810:	429a      	cmp	r2, r3
 8001812:	d3c7      	bcc.n	80017a4 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	461a      	mov	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	695b      	ldr	r3, [r3, #20]
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	429a      	cmp	r2, r3
 8001834:	d803      	bhi.n	800183e <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	e018      	b.n	8001870 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d012      	beq.n	800186c <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	695a      	ldr	r2, [r3, #20]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	695b      	ldr	r3, [r3, #20]
 8001858:	461a      	mov	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	68fa      	ldr	r2, [r7, #12]
 8001864:	1ad2      	subs	r2, r2, r3
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	e001      	b.n	8001870 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e000      	b.n	8001872 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3728      	adds	r7, #40	; 0x28
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b086      	sub	sp, #24
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	332c      	adds	r3, #44	; 0x2c
 8001888:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d107      	bne.n	80018a8 <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff fe72 	bl	8001582 <HAL_ETH_IsRxDataAvailable>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e017      	b.n	80018d8 <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	699a      	ldr	r2, [r3, #24]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	4413      	add	r3, r2
 80018b0:	3b01      	subs	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	2b03      	cmp	r3, #3
 80018b8:	d902      	bls.n	80018c0 <HAL_ETH_GetRxDataLength+0x46>
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	3b04      	subs	r3, #4
 80018be:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c8:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b089      	sub	sp, #36	; 0x24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	332c      	adds	r3, #44	; 0x2c
 80018ec:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018fc:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d101      	bne.n	8001910 <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e055      	b.n	80019bc <HAL_ETH_BuildRxDescriptors+0xdc>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	3301      	adds	r3, #1
 800191c:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	e03c      	b.n	800199e <HAL_ETH_BuildRxDescriptors+0xbe>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	691a      	ldr	r2, [r3, #16]
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001932:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d009      	beq.n	8001950 <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	695a      	ldr	r2, [r3, #20]
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (dmarxdesclist->AppDescNbr - 1U))
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	3b01      	subs	r3, #1
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	429a      	cmp	r2, r3
 800197a:	d20d      	bcs.n	8001998 <HAL_ETH_BuildRxDescriptors+0xb8>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	3301      	adds	r3, #1
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	2b03      	cmp	r3, #3
 8001986:	d902      	bls.n	800198e <HAL_ETH_BuildRxDescriptors+0xae>
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	3b04      	subs	r3, #4
 800198c:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	69fa      	ldr	r2, [r7, #28]
 8001992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001996:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	3301      	adds	r3, #1
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d3be      	bcc.n	8001924 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6819      	ldr	r1, [r3, #0]
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	f241 1328 	movw	r3, #4392	; 0x1128
 80019b0:	440b      	add	r3, r1
 80019b2:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2200      	movs	r2, #0
 80019b8:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3724      	adds	r7, #36	; 0x24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019de:	2b40      	cmp	r3, #64	; 0x40
 80019e0:	d113      	bne.n	8001a0a <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	f241 1334 	movw	r3, #4404	; 0x1134
 80019ea:	4413      	add	r3, r2
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f2:	2b40      	cmp	r3, #64	; 0x40
 80019f4:	d109      	bne.n	8001a0a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 f8da 	bl	8001bb0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001a04:	f248 0240 	movw	r2, #32832	; 0x8040
 8001a08:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d113      	bne.n	8001a44 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	f241 1334 	movw	r3, #4404	; 0x1134
 8001a24:	4413      	add	r3, r2
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d109      	bne.n	8001a44 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f000 f8b3 	bl	8001b9c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001a3e:	f248 0201 	movw	r2, #32769	; 0x8001
 8001a42:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a56:	d149      	bne.n	8001aec <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	f241 1334 	movw	r3, #4404	; 0x1134
 8001a60:	4413      	add	r3, r2
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a6c:	d13e      	bne.n	8001aec <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a72:	f043 0208 	orr.w	r2, r3, #8
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a8c:	d11b      	bne.n	8001ac6 <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	f241 1302 	movw	r3, #4354	; 0x1102
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	f241 1334 	movw	r3, #4404	; 0x1134
 8001aaa:	4413      	add	r3, r2
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	6811      	ldr	r1, [r2, #0]
 8001ab2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001ab6:	f241 1334 	movw	r3, #4404	; 0x1134
 8001aba:	440b      	add	r3, r1
 8001abc:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	22e0      	movs	r2, #224	; 0xe0
 8001ac2:	655a      	str	r2, [r3, #84]	; 0x54
 8001ac4:	e00f      	b.n	8001ae6 <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001ae0:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 8001ae4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f86c 	bl	8001bc4 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001af4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8001af8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8001afc:	d10e      	bne.n	8001b1c <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	22e0      	movs	r2, #224	; 0xe0
 8001b0e:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 f861 	bl	8001bd8 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	2b10      	cmp	r3, #16
 8001b2a:	d10d      	bne.n	8001b48 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b34:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f855 	bl	8001bec <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001b50:	f003 0320 	and.w	r3, r3, #32
 8001b54:	2b20      	cmp	r3, #32
 8001b56:	d10d      	bne.n	8001b74 <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b60:	f003 020f 	and.w	r2, r3, #15
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f849 	bl	8001c00 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	66da      	str	r2, [r3, #108]	; 0x6c
#endif
    }
  }
#else
  /* check ETH WAKEUP exti flag */
  if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8001b74:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <HAL_ETH_IRQHandler+0x1d0>)
 8001b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d006      	beq.n	8001b8e <HAL_ETH_IRQHandler+0x1c6>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001b80:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_ETH_IRQHandler+0x1d0>)
 8001b82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001b86:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f000 f843 	bl	8001c14 <HAL_ETH_WakeUpCallback>
#endif
  }
#endif
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	58000080 	.word	0x58000080

08001b9c <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
 8001c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e03e      	b.n	8001cc8 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001c52:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	055b      	lsls	r3, r3, #21
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	041b      	lsls	r3, r3, #16
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f043 030c 	orr.w	r3, r3, #12
 8001c76:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8001c8a:	f7fe fee3 	bl	8000a54 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001c90:	e009      	b.n	8001ca6 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8001c92:	f7fe fedf 	bl	8000a54 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ca0:	d901      	bls.n	8001ca6 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e010      	b.n	8001cc8 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1ed      	bne.n	8001c92 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
 8001cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e03c      	b.n	8001d6c <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001cfa:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	055b      	lsls	r3, r3, #21
 8001d06:	4313      	orrs	r3, r2
 8001d08:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	041b      	lsls	r3, r3, #16
 8001d14:	4313      	orrs	r3, r2
 8001d16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f023 030c 	bic.w	r3, r3, #12
 8001d1e:	f043 0304 	orr.w	r3, r3, #4
 8001d22:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <HAL_ETH_WritePHYRegister+0xa4>)
 8001d32:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8001d36:	4a0f      	ldr	r2, [pc, #60]	; (8001d74 <HAL_ETH_WritePHYRegister+0xa4>)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8001d3e:	f7fe fe89 	bl	8000a54 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001d44:	e009      	b.n	8001d5a <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8001d46:	f7fe fe85 	bl	8000a54 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d54:	d901      	bls.n	8001d5a <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e008      	b.n	8001d6c <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1ed      	bne.n	8001d46 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3718      	adds	r7, #24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40028000 	.word	0x40028000

08001d78 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e1c3      	b.n	8002114 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 020c 	and.w	r2, r3, #12
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0310 	and.w	r3, r3, #16
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	bf14      	ite	ne
 8001da8:	2301      	movne	r3, #1
 8001daa:	2300      	moveq	r3, #0
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	461a      	mov	r2, r3
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	bf0c      	ite	eq
 8001dd2:	2301      	moveq	r3, #1
 8001dd4:	2300      	movne	r3, #0
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	461a      	mov	r2, r3
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	bf14      	ite	ne
 8001dee:	2301      	movne	r3, #1
 8001df0:	2300      	moveq	r3, #0
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	461a      	mov	r2, r3
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	bf0c      	ite	eq
 8001e08:	2301      	moveq	r3, #1
 8001e0a:	2300      	movne	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	461a      	mov	r2, r3
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	bf14      	ite	ne
 8001e22:	2301      	movne	r3, #1
 8001e24:	2300      	moveq	r3, #0
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	461a      	mov	r2, r3
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	bf14      	ite	ne
 8001e3c:	2301      	movne	r3, #1
 8001e3e:	2300      	moveq	r3, #0
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	461a      	mov	r2, r3
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf14      	ite	ne
 8001e72:	2301      	movne	r3, #1
 8001e74:	2300      	moveq	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	461a      	mov	r2, r3
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf0c      	ite	eq
 8001e8c:	2301      	moveq	r3, #1
 8001e8e:	2300      	movne	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	bf0c      	ite	eq
 8001ea6:	2301      	moveq	r3, #1
 8001ea8:	2300      	movne	r3, #0
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	461a      	mov	r2, r3
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	bf14      	ite	ne
 8001ec0:	2301      	movne	r3, #1
 8001ec2:	2300      	moveq	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	bf14      	ite	ne
 8001eda:	2301      	movne	r3, #1
 8001edc:	2300      	moveq	r3, #0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	461a      	mov	r2, r3
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	bf14      	ite	ne
 8001f0e:	2301      	movne	r3, #1
 8001f10:	2300      	moveq	r3, #0
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	461a      	mov	r2, r3
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	bf14      	ite	ne
 8001f36:	2301      	movne	r3, #1
 8001f38:	2300      	moveq	r3, #0
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	bf0c      	ite	eq
 8001f6c:	2301      	moveq	r3, #1
 8001f6e:	2300      	movne	r3, #0
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	461a      	mov	r2, r3
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	bf14      	ite	ne
 8001f88:	2301      	movne	r3, #1
 8001f8a:	2300      	moveq	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	bf14      	ite	ne
 8001fa4:	2301      	movne	r3, #1
 8001fa6:	2300      	moveq	r3, #0
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	461a      	mov	r2, r3
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	bf14      	ite	ne
 8001fc0:	2301      	movne	r3, #1
 8001fc2:	2300      	moveq	r3, #0
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	0e5b      	lsrs	r3, r3, #25
 8001fd6:	f003 021f 	and.w	r2, r3, #31
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	bf14      	ite	ne
 8001fec:	2301      	movne	r3, #1
 8001fee:	2300      	moveq	r3, #0
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f003 020f 	and.w	r2, r3, #15
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	bf14      	ite	ne
 8002016:	2301      	movne	r3, #1
 8002018:	2300      	moveq	r3, #0
 800201a:	b2db      	uxtb	r3, r3
 800201c:	461a      	mov	r2, r3
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800202a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf0c      	ite	eq
 8002032:	2301      	moveq	r3, #1
 8002034:	2300      	movne	r3, #0
 8002036:	b2db      	uxtb	r3, r3
 8002038:	461a      	mov	r2, r3
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002046:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002054:	0c1b      	lsrs	r3, r3, #16
 8002056:	b29a      	uxth	r2, r3
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	2b00      	cmp	r3, #0
 800206a:	bf14      	ite	ne
 800206c:	2301      	movne	r3, #1
 800206e:	2300      	moveq	r3, #0
 8002070:	b2db      	uxtb	r3, r3
 8002072:	461a      	mov	r2, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	bf14      	ite	ne
 800208a:	2301      	movne	r3, #1
 800208c:	2300      	moveq	r3, #0
 800208e:	b2db      	uxtb	r3, r3
 8002090:	461a      	mov	r2, r3
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80020a0:	f003 0272 	and.w	r2, r3, #114	; 0x72
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80020b0:	f003 0223 	and.w	r2, r3, #35	; 0x23
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	bf14      	ite	ne
 80020c8:	2301      	movne	r3, #1
 80020ca:	2300      	moveq	r3, #0
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	461a      	mov	r2, r3
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	bf14      	ite	ne
 80020e6:	2301      	movne	r3, #1
 80020e8:	2300      	moveq	r3, #0
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	461a      	mov	r2, r3
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80020fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf0c      	ite	eq
 8002104:	2301      	moveq	r3, #1
 8002106:	2300      	movne	r3, #0
 8002108:	b2db      	uxtb	r3, r3
 800210a:	461a      	mov	r2, r3
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d101      	bne.n	8002134 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e00a      	b.n	800214a <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002138:	2b10      	cmp	r3, #16
 800213a:	d105      	bne.n	8002148 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 800213c:	6839      	ldr	r1, [r7, #0]
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f860 	bl	8002204 <ETH_SetMACConfig>

    return HAL_OK;
 8002144:	2300      	movs	r3, #0
 8002146:	e000      	b.n	800214a <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
  }
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002164:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800216c:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800216e:	f002 ff05 	bl	8004f7c <HAL_RCC_GetHCLKFreq>
 8002172:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	4a1e      	ldr	r2, [pc, #120]	; (80021f0 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d908      	bls.n	800218e <HAL_ETH_SetMDIOClockRange+0x3a>
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	4a1d      	ldr	r2, [pc, #116]	; (80021f4 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d804      	bhi.n	800218e <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	e027      	b.n	80021de <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	4a18      	ldr	r2, [pc, #96]	; (80021f4 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d908      	bls.n	80021a8 <HAL_ETH_SetMDIOClockRange+0x54>
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	4a17      	ldr	r2, [pc, #92]	; (80021f8 <HAL_ETH_SetMDIOClockRange+0xa4>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d804      	bhi.n	80021a8 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	e01a      	b.n	80021de <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	4a13      	ldr	r2, [pc, #76]	; (80021f8 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d903      	bls.n	80021b8 <HAL_ETH_SetMDIOClockRange+0x64>
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	4a12      	ldr	r2, [pc, #72]	; (80021fc <HAL_ETH_SetMDIOClockRange+0xa8>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d911      	bls.n	80021dc <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	4a10      	ldr	r2, [pc, #64]	; (80021fc <HAL_ETH_SetMDIOClockRange+0xa8>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d908      	bls.n	80021d2 <HAL_ETH_SetMDIOClockRange+0x7e>
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	4a0f      	ldr	r2, [pc, #60]	; (8002200 <HAL_ETH_SetMDIOClockRange+0xac>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d804      	bhi.n	80021d2 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	e005      	b.n	80021de <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	e000      	b.n	80021de <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80021dc:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80021e8:	bf00      	nop
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	01312cff 	.word	0x01312cff
 80021f4:	02160ebf 	.word	0x02160ebf
 80021f8:	039386ff 	.word	0x039386ff
 80021fc:	05f5e0ff 	.word	0x05f5e0ff
 8002200:	08f0d17f 	.word	0x08f0d17f

08002204 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8002216:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	791b      	ldrb	r3, [r3, #4]
 800221c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800221e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	7b1b      	ldrb	r3, [r3, #12]
 8002224:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002226:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	7b5b      	ldrb	r3, [r3, #13]
 800222c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800222e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	7b9b      	ldrb	r3, [r3, #14]
 8002234:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002236:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	7bdb      	ldrb	r3, [r3, #15]
 800223c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800223e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	7c12      	ldrb	r2, [r2, #16]
 8002244:	2a00      	cmp	r2, #0
 8002246:	d102      	bne.n	800224e <ETH_SetMACConfig+0x4a>
 8002248:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800224c:	e000      	b.n	8002250 <ETH_SetMACConfig+0x4c>
 800224e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002250:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	7c52      	ldrb	r2, [r2, #17]
 8002256:	2a00      	cmp	r2, #0
 8002258:	d102      	bne.n	8002260 <ETH_SetMACConfig+0x5c>
 800225a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800225e:	e000      	b.n	8002262 <ETH_SetMACConfig+0x5e>
 8002260:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002262:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	7c9b      	ldrb	r3, [r3, #18]
 8002268:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800226a:	431a      	orrs	r2, r3
                                macconf->Speed |
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002270:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8002276:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	7f1b      	ldrb	r3, [r3, #28]
 800227c:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 800227e:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	7f5b      	ldrb	r3, [r3, #29]
 8002284:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002286:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	7f92      	ldrb	r2, [r2, #30]
 800228c:	2a00      	cmp	r2, #0
 800228e:	d102      	bne.n	8002296 <ETH_SetMACConfig+0x92>
 8002290:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002294:	e000      	b.n	8002298 <ETH_SetMACConfig+0x94>
 8002296:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002298:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	7fdb      	ldrb	r3, [r3, #31]
 800229e:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80022a0:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80022a8:	2a00      	cmp	r2, #0
 80022aa:	d102      	bne.n	80022b2 <ETH_SetMACConfig+0xae>
 80022ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022b0:	e000      	b.n	80022b4 <ETH_SetMACConfig+0xb0>
 80022b2:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80022b4:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80022ba:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80022c2:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80022c4:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b56      	ldr	r3, [pc, #344]	; (8002430 <ETH_SetMACConfig+0x22c>)
 80022d6:	4013      	ands	r3, r2
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	68f9      	ldr	r1, [r7, #12]
 80022de:	430b      	orrs	r3, r1
 80022e0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022ee:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80022f0:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022f8:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80022fa:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002302:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002304:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 800230c:	2a00      	cmp	r2, #0
 800230e:	d102      	bne.n	8002316 <ETH_SetMACConfig+0x112>
 8002310:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002314:	e000      	b.n	8002318 <ETH_SetMACConfig+0x114>
 8002316:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002318:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800231e:	4313      	orrs	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	4b42      	ldr	r3, [pc, #264]	; (8002434 <ETH_SetMACConfig+0x230>)
 800232a:	4013      	ands	r3, r2
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	68f9      	ldr	r1, [r7, #12]
 8002332:	430b      	orrs	r3, r1
 8002334:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800233c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002342:	4313      	orrs	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68da      	ldr	r2, [r3, #12]
 800234c:	4b3a      	ldr	r3, [pc, #232]	; (8002438 <ETH_SetMACConfig+0x234>)
 800234e:	4013      	ands	r3, r2
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	68f9      	ldr	r1, [r7, #12]
 8002356:	430b      	orrs	r3, r1
 8002358:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002360:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002366:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800236e:	2a00      	cmp	r2, #0
 8002370:	d101      	bne.n	8002376 <ETH_SetMACConfig+0x172>
 8002372:	2280      	movs	r2, #128	; 0x80
 8002374:	e000      	b.n	8002378 <ETH_SetMACConfig+0x174>
 8002376:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002378:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800237e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002380:	4313      	orrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800238a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 800238e:	4013      	ands	r3, r2
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	68f9      	ldr	r1, [r7, #12]
 8002396:	430b      	orrs	r3, r1
 8002398:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80023a0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80023a8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80023aa:	4313      	orrs	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b6:	f023 0103 	bic.w	r1, r3, #3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80023ce:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80023ea:	2a00      	cmp	r2, #0
 80023ec:	d101      	bne.n	80023f2 <ETH_SetMACConfig+0x1ee>
 80023ee:	2240      	movs	r2, #64	; 0x40
 80023f0:	e000      	b.n	80023f4 <ETH_SetMACConfig+0x1f0>
 80023f2:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80023f4:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80023fc:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80023fe:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8002406:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002408:	4313      	orrs	r3, r2
 800240a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002414:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	430a      	orrs	r2, r1
 8002420:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8002424:	bf00      	nop
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	00048083 	.word	0x00048083
 8002434:	c0f88000 	.word	0xc0f88000
 8002438:	fffffef0 	.word	0xfffffef0

0800243c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b38      	ldr	r3, [pc, #224]	; (8002534 <ETH_SetDMAConfig+0xf8>)
 8002452:	4013      	ands	r3, r2
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	6812      	ldr	r2, [r2, #0]
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	6809      	ldr	r1, [r1, #0]
 800245c:	431a      	orrs	r2, r3
 800245e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8002462:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	791b      	ldrb	r3, [r3, #4]
 8002468:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800246e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	7b1b      	ldrb	r3, [r3, #12]
 8002474:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002476:	4313      	orrs	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	f241 0304 	movw	r3, #4100	; 0x1004
 8002482:	4413      	add	r3, r2
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	4b2c      	ldr	r3, [pc, #176]	; (8002538 <ETH_SetDMAConfig+0xfc>)
 8002488:	4013      	ands	r3, r2
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	6811      	ldr	r1, [r2, #0]
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	431a      	orrs	r2, r3
 8002492:	f241 0304 	movw	r3, #4100	; 0x1004
 8002496:	440b      	add	r3, r1
 8002498:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	7b5b      	ldrb	r3, [r3, #13]
 800249e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80024a4:	4313      	orrs	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	4b22      	ldr	r3, [pc, #136]	; (800253c <ETH_SetDMAConfig+0x100>)
 80024b4:	4013      	ands	r3, r2
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6811      	ldr	r1, [r2, #0]
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	431a      	orrs	r2, r3
 80024be:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80024c2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	7d1b      	ldrb	r3, [r3, #20]
 80024cc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80024ce:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	7f5b      	ldrb	r3, [r3, #29]
 80024d4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80024d6:	4313      	orrs	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	f241 1304 	movw	r3, #4356	; 0x1104
 80024e2:	4413      	add	r3, r2
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4b16      	ldr	r3, [pc, #88]	; (8002540 <ETH_SetDMAConfig+0x104>)
 80024e8:	4013      	ands	r3, r2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6811      	ldr	r1, [r2, #0]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	431a      	orrs	r2, r3
 80024f2:	f241 1304 	movw	r3, #4356	; 0x1104
 80024f6:	440b      	add	r3, r1
 80024f8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	7f1b      	ldrb	r3, [r3, #28]
 80024fe:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002504:	4313      	orrs	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	f241 1308 	movw	r3, #4360	; 0x1108
 8002510:	4413      	add	r3, r2
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b0b      	ldr	r3, [pc, #44]	; (8002544 <ETH_SetDMAConfig+0x108>)
 8002516:	4013      	ands	r3, r2
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6811      	ldr	r1, [r2, #0]
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	431a      	orrs	r2, r3
 8002520:	f241 1308 	movw	r3, #4360	; 0x1108
 8002524:	440b      	add	r3, r1
 8002526:	601a      	str	r2, [r3, #0]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	ffff87fd 	.word	0xffff87fd
 8002538:	ffff2ffe 	.word	0xffff2ffe
 800253c:	fffec000 	.word	0xfffec000
 8002540:	ffc0efef 	.word	0xffc0efef
 8002544:	7fc0ffff 	.word	0x7fc0ffff

08002548 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b0a4      	sub	sp, #144	; 0x90
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002550:	2301      	movs	r3, #1
 8002552:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002556:	2300      	movs	r3, #0
 8002558:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002560:	2300      	movs	r3, #0
 8002562:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002566:	2301      	movs	r3, #1
 8002568:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800256c:	2301      	movs	r3, #1
 800256e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002572:	2301      	movs	r3, #1
 8002574:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002578:	2300      	movs	r3, #0
 800257a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800257e:	2301      	movs	r3, #1
 8002580:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002584:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002588:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800258a:	2300      	movs	r3, #0
 800258c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8002590:	2300      	movs	r3, #0
 8002592:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800259a:	2300      	movs	r3, #0
 800259c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80025a0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80025a4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80025a6:	2300      	movs	r3, #0
 80025a8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80025ac:	2300      	movs	r3, #0
 80025ae:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80025b0:	2301      	movs	r3, #1
 80025b2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80025bc:	2300      	movs	r3, #0
 80025be:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80025c2:	2300      	movs	r3, #0
 80025c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80025ca:	2300      	movs	r3, #0
 80025cc:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80025ce:	2300      	movs	r3, #0
 80025d0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80025d4:	2300      	movs	r3, #0
 80025d6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80025da:	2301      	movs	r3, #1
 80025dc:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80025e0:	2320      	movs	r3, #32
 80025e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80025e6:	2301      	movs	r3, #1
 80025e8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80025f2:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80025f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80025f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025fc:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80025fe:	2300      	movs	r3, #0
 8002600:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8002604:	2302      	movs	r3, #2
 8002606:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800260a:	2300      	movs	r3, #0
 800260c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002610:	2300      	movs	r3, #0
 8002612:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002616:	2300      	movs	r3, #0
 8002618:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800261c:	2301      	movs	r3, #1
 800261e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8002622:	2300      	movs	r3, #0
 8002624:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002626:	2301      	movs	r3, #1
 8002628:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800262c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002630:	4619      	mov	r1, r3
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff fde6 	bl	8002204 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002638:	2301      	movs	r3, #1
 800263a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800263c:	2301      	movs	r3, #1
 800263e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002640:	2300      	movs	r3, #0
 8002642:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002644:	2300      	movs	r3, #0
 8002646:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800264a:	2300      	movs	r3, #0
 800264c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800264e:	2300      	movs	r3, #0
 8002650:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002652:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002656:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002658:	2300      	movs	r3, #0
 800265a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800265c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002660:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002662:	2300      	movs	r3, #0
 8002664:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8002668:	f44f 7306 	mov.w	r3, #536	; 0x218
 800266c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800266e:	f107 0308 	add.w	r3, r7, #8
 8002672:	4619      	mov	r1, r3
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff fee1 	bl	800243c <ETH_SetDMAConfig>
}
 800267a:	bf00      	nop
 800267c:	3790      	adds	r7, #144	; 0x90
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002694:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800269c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800269e:	f002 fc6d 	bl	8004f7c <HAL_RCC_GetHCLKFreq>
 80026a2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4a1e      	ldr	r2, [pc, #120]	; (8002720 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d908      	bls.n	80026be <ETH_MAC_MDIO_ClkConfig+0x3a>
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	4a1d      	ldr	r2, [pc, #116]	; (8002724 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d804      	bhi.n	80026be <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	e027      	b.n	800270e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	4a18      	ldr	r2, [pc, #96]	; (8002724 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d908      	bls.n	80026d8 <ETH_MAC_MDIO_ClkConfig+0x54>
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	4a17      	ldr	r2, [pc, #92]	; (8002728 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d804      	bhi.n	80026d8 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	e01a      	b.n	800270e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4a13      	ldr	r2, [pc, #76]	; (8002728 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d903      	bls.n	80026e8 <ETH_MAC_MDIO_ClkConfig+0x64>
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	4a12      	ldr	r2, [pc, #72]	; (800272c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d911      	bls.n	800270c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	4a10      	ldr	r2, [pc, #64]	; (800272c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d908      	bls.n	8002702 <ETH_MAC_MDIO_ClkConfig+0x7e>
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	4a0f      	ldr	r2, [pc, #60]	; (8002730 <ETH_MAC_MDIO_ClkConfig+0xac>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d804      	bhi.n	8002702 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	e005      	b.n	800270e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	e000      	b.n	800270e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800270c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8002718:	bf00      	nop
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	01312cff 	.word	0x01312cff
 8002724:	02160ebf 	.word	0x02160ebf
 8002728:	039386ff 	.word	0x039386ff
 800272c:	05f5e0ff 	.word	0x05f5e0ff
 8002730:	08f0d17f 	.word	0x08f0d17f

08002734 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	e01d      	b.n	800277e <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	68d9      	ldr	r1, [r3, #12]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	4613      	mov	r3, r2
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	4413      	add	r3, r2
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	440b      	add	r3, r1
 8002752:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	2200      	movs	r2, #0
 800275e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	2200      	movs	r2, #0
 800276a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800276c:	68b9      	ldr	r1, [r7, #8]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	3206      	adds	r2, #6
 8002774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	3301      	adds	r3, #1
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2b03      	cmp	r3, #3
 8002782:	d9de      	bls.n	8002742 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	f241 132c 	movw	r3, #4396	; 0x112c
 8002792:	4413      	add	r3, r2
 8002794:	2203      	movs	r2, #3
 8002796:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68d9      	ldr	r1, [r3, #12]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	f241 1314 	movw	r3, #4372	; 0x1114
 80027a4:	4413      	add	r3, r2
 80027a6:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80027b4:	601a      	str	r2, [r3, #0]
}
 80027b6:	bf00      	nop
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b085      	sub	sp, #20
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	e024      	b.n	800281a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6919      	ldr	r1, [r3, #16]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	4613      	mov	r3, r2
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	4413      	add	r3, r2
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	440b      	add	r3, r1
 80027e0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2200      	movs	r2, #0
 80027ec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2200      	movs	r2, #0
 80027f2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	2200      	movs	r2, #0
 80027f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2200      	movs	r2, #0
 8002804:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	6879      	ldr	r1, [r7, #4]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	330a      	adds	r3, #10
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3301      	adds	r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2b03      	cmp	r3, #3
 800281e:	d9d7      	bls.n	80027d0 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	f241 1330 	movw	r3, #4400	; 0x1130
 8002846:	4413      	add	r3, r2
 8002848:	2203      	movs	r2, #3
 800284a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6919      	ldr	r1, [r3, #16]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	f241 131c 	movw	r3, #4380	; 0x111c
 8002858:	4413      	add	r3, r2
 800285a:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (((uint32_t)(ETH_RX_DESC_CNT - 1))*sizeof(ETH_DMADescTypeDef)))));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f503 61d8 	add.w	r1, r3, #1728	; 0x6c0
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	f241 1328 	movw	r3, #4392	; 0x1128
 800286c:	4413      	add	r3, r2
 800286e:	6019      	str	r1, [r3, #0]
}
 8002870:	bf00      	nop
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 800287c:	b480      	push	{r7}
 800287e:	b08d      	sub	sp, #52	; 0x34
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	3318      	adds	r3, #24
 800288c:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 800289a:	2300      	movs	r3, #0
 800289c:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028a6:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80028b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028ba:	d101      	bne.n	80028c0 <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 80028bc:	2302      	movs	r3, #2
 80028be:	e223      	b.n	8002d08 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d044      	beq.n	8002956 <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	68da      	ldr	r2, [r3, #12]
 80028d0:	4b72      	ldr	r3, [pc, #456]	; (8002a9c <ETH_Prepare_Tx_Descriptors+0x220>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028d8:	431a      	orrs	r2, r3
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80028de:	6a3b      	ldr	r3, [r7, #32]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80028f8:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d027      	beq.n	8002956 <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8002906:	6a3b      	ldr	r3, [r7, #32]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	b29a      	uxth	r2, r3
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002910:	041b      	lsls	r3, r3, #16
 8002912:	431a      	orrs	r2, r3
 8002914:	6a3b      	ldr	r3, [r7, #32]
 8002916:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8002918:	6a3b      	ldr	r3, [r7, #32]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8002924:	6a3b      	ldr	r3, [r7, #32]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002930:	431a      	orrs	r2, r3
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002944:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002954:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0310 	and.w	r3, r3, #16
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00e      	beq.n	8002980 <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	4b4e      	ldr	r3, [pc, #312]	; (8002aa0 <ETH_Prepare_Tx_Descriptors+0x224>)
 8002968:	4013      	ands	r3, r2
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	6992      	ldr	r2, [r2, #24]
 800296e:	431a      	orrs	r2, r3
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8002974:	6a3b      	ldr	r3, [r7, #32]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b00      	cmp	r3, #0
 800298a:	d105      	bne.n	8002998 <ETH_Prepare_Tx_Descriptors+0x11c>
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	2b00      	cmp	r3, #0
 8002996:	d030      	beq.n	80029fa <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80029a0:	6a3b      	ldr	r3, [r7, #32]
 80029a2:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80029a4:	6a3b      	ldr	r3, [r7, #32]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80029ac:	6a3b      	ldr	r3, [r7, #32]
 80029ae:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80029b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b2:	3301      	adds	r3, #1
 80029b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b8:	2b03      	cmp	r3, #3
 80029ba:	d902      	bls.n	80029c2 <ETH_Prepare_Tx_Descriptors+0x146>
 80029bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029be:	3b04      	subs	r3, #4
 80029c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ca:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 80029cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ce:	3301      	adds	r3, #1
 80029d0:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80029da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80029de:	d10c      	bne.n	80029fa <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e8:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80029f6:	2302      	movs	r3, #2
 80029f8:	e186      	b.n	8002d08 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80029fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029fc:	3301      	adds	r3, #1
 80029fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	461a      	mov	r2, r3
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	4b24      	ldr	r3, [pc, #144]	; (8002aa0 <ETH_Prepare_Tx_Descriptors+0x224>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	69fa      	ldr	r2, [r7, #28]
 8002a14:	6852      	ldr	r2, [r2, #4]
 8002a16:	431a      	orrs	r2, r3
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d012      	beq.n	8002a4a <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002a34:	6a3b      	ldr	r3, [r7, #32]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	4b1a      	ldr	r3, [pc, #104]	; (8002aa4 <ETH_Prepare_Tx_Descriptors+0x228>)
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	6852      	ldr	r2, [r2, #4]
 8002a40:	0412      	lsls	r2, r2, #16
 8002a42:	431a      	orrs	r2, r3
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	e008      	b.n	8002a5c <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	4b13      	ldr	r3, [pc, #76]	; (8002aa4 <ETH_Prepare_Tx_Descriptors+0x228>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	6a3a      	ldr	r2, [r7, #32]
 8002a5a:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d021      	beq.n	8002aac <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002a68:	6a3b      	ldr	r3, [r7, #32]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	04db      	lsls	r3, r3, #19
 8002a76:	431a      	orrs	r2, r3
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	4b09      	ldr	r3, [pc, #36]	; (8002aa8 <ETH_Prepare_Tx_Descriptors+0x22c>)
 8002a82:	4013      	ands	r3, r2
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	69d2      	ldr	r2, [r2, #28]
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	6a3b      	ldr	r3, [r7, #32]
 8002a8c:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a96:	6a3b      	ldr	r3, [r7, #32]
 8002a98:	60da      	str	r2, [r3, #12]
 8002a9a:	e02e      	b.n	8002afa <ETH_Prepare_Tx_Descriptors+0x27e>
 8002a9c:	ffff0000 	.word	0xffff0000
 8002aa0:	ffffc000 	.word	0xffffc000
 8002aa4:	c000ffff 	.word	0xc000ffff
 8002aa8:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	4b98      	ldr	r3, [pc, #608]	; (8002d14 <ETH_Prepare_Tx_Descriptors+0x498>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	6852      	ldr	r2, [r2, #4]
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	6a3b      	ldr	r3, [r7, #32]
 8002abc:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d008      	beq.n	8002adc <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0320 	and.w	r3, r3, #32
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d008      	beq.n	8002afa <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d008      	beq.n	8002b18 <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8002b06:	6a3b      	ldr	r3, [r7, #32]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b12:	431a      	orrs	r2, r3
 8002b14:	6a3b      	ldr	r3, [r7, #32]
 8002b16:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002b30:	6a3b      	ldr	r3, [r7, #32]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 80c0 	beq.w	8002cca <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8002b4a:	6a3b      	ldr	r3, [r7, #32]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	431a      	orrs	r2, r3
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002b5c:	e0b5      	b.n	8002cca <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d902      	bls.n	8002b7c <ETH_Prepare_Tx_Descriptors+0x300>
 8002b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b78:	3b04      	subs	r3, #4
 8002b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b84:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b9e:	d126      	bne.n	8002bee <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bac:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 8002bae:	2300      	movs	r3, #0
 8002bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bb2:	e016      	b.n	8002be2 <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d902      	bls.n	8002bd2 <ETH_Prepare_Tx_Descriptors+0x356>
 8002bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bce:	3b04      	subs	r3, #4
 8002bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bda:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	3301      	adds	r3, #1
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
 8002be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d3e4      	bcc.n	8002bb4 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 8002bea:	2302      	movs	r3, #2
 8002bec:	e08c      	b.n	8002d08 <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 8002bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	4b43      	ldr	r3, [pc, #268]	; (8002d18 <ETH_Prepare_Tx_Descriptors+0x49c>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	69fa      	ldr	r2, [r7, #28]
 8002c0e:	6852      	ldr	r2, [r2, #4]
 8002c10:	431a      	orrs	r2, r3
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d012      	beq.n	8002c44 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8002c34:	4013      	ands	r3, r2
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	6852      	ldr	r2, [r2, #4]
 8002c3a:	0412      	lsls	r2, r2, #16
 8002c3c:	431a      	orrs	r2, r3
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	609a      	str	r2, [r3, #8]
 8002c42:	e008      	b.n	8002c56 <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	2200      	movs	r2, #0
 8002c48:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	4b33      	ldr	r3, [pc, #204]	; (8002d1c <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	6a3a      	ldr	r2, [r7, #32]
 8002c54:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0310 	and.w	r3, r3, #16
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00f      	beq.n	8002c82 <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	4b2e      	ldr	r3, [pc, #184]	; (8002d20 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	69d2      	ldr	r2, [r2, #28]
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	6a3b      	ldr	r3, [r7, #32]
 8002c72:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c7c:	6a3b      	ldr	r3, [r7, #32]
 8002c7e:	60da      	str	r2, [r3, #12]
 8002c80:	e017      	b.n	8002cb2 <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	4b23      	ldr	r3, [pc, #140]	; (8002d14 <ETH_Prepare_Tx_Descriptors+0x498>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	6852      	ldr	r2, [r2, #4]
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	431a      	orrs	r2, r3
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002cb2:	6a3b      	ldr	r3, [r7, #32]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002cba:	6a3b      	ldr	r3, [r7, #32]
 8002cbc:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f47f af45 	bne.w	8002b5e <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d006      	beq.n	8002ce8 <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002ce2:	6a3b      	ldr	r3, [r7, #32]
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	e005      	b.n	8002cf4 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002cf0:	6a3b      	ldr	r3, [r7, #32]
 8002cf2:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d04:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3734      	adds	r7, #52	; 0x34
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	ffff8000 	.word	0xffff8000
 8002d18:	ffffc000 	.word	0xffffc000
 8002d1c:	c000ffff 	.word	0xc000ffff
 8002d20:	fffc0000 	.word	0xfffc0000

08002d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002d32:	4b47      	ldr	r3, [pc, #284]	; (8002e50 <HAL_GPIO_Init+0x12c>)
 8002d34:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a46      	ldr	r2, [pc, #280]	; (8002e54 <HAL_GPIO_Init+0x130>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d02b      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a45      	ldr	r2, [pc, #276]	; (8002e58 <HAL_GPIO_Init+0x134>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d027      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a44      	ldr	r2, [pc, #272]	; (8002e5c <HAL_GPIO_Init+0x138>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d023      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a43      	ldr	r2, [pc, #268]	; (8002e60 <HAL_GPIO_Init+0x13c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d01f      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a42      	ldr	r2, [pc, #264]	; (8002e64 <HAL_GPIO_Init+0x140>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d01b      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a41      	ldr	r2, [pc, #260]	; (8002e68 <HAL_GPIO_Init+0x144>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d017      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a40      	ldr	r2, [pc, #256]	; (8002e6c <HAL_GPIO_Init+0x148>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d013      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a3f      	ldr	r2, [pc, #252]	; (8002e70 <HAL_GPIO_Init+0x14c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d00f      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a3e      	ldr	r2, [pc, #248]	; (8002e74 <HAL_GPIO_Init+0x150>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d00b      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a3d      	ldr	r2, [pc, #244]	; (8002e78 <HAL_GPIO_Init+0x154>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d007      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a3c      	ldr	r2, [pc, #240]	; (8002e7c <HAL_GPIO_Init+0x158>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_Init+0x72>
 8002d8e:	21bb      	movs	r1, #187	; 0xbb
 8002d90:	483b      	ldr	r0, [pc, #236]	; (8002e80 <HAL_GPIO_Init+0x15c>)
 8002d92:	f00c fe6e 	bl	800fa72 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_GPIO_Init+0x88>
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b37      	ldr	r3, [pc, #220]	; (8002e84 <HAL_GPIO_Init+0x160>)
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0x90>
 8002dac:	21bc      	movs	r1, #188	; 0xbc
 8002dae:	4834      	ldr	r0, [pc, #208]	; (8002e80 <HAL_GPIO_Init+0x15c>)
 8002db0:	f00c fe5f 	bl	800fa72 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d035      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d031      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b11      	cmp	r3, #17
 8002dca:	d02d      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d029      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b12      	cmp	r3, #18
 8002dda:	d025      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	4a29      	ldr	r2, [pc, #164]	; (8002e88 <HAL_GPIO_Init+0x164>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d020      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4a28      	ldr	r2, [pc, #160]	; (8002e8c <HAL_GPIO_Init+0x168>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d01b      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	4a26      	ldr	r2, [pc, #152]	; (8002e90 <HAL_GPIO_Init+0x16c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d016      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	4a25      	ldr	r2, [pc, #148]	; (8002e94 <HAL_GPIO_Init+0x170>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d011      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	4a23      	ldr	r2, [pc, #140]	; (8002e98 <HAL_GPIO_Init+0x174>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d00c      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4a22      	ldr	r2, [pc, #136]	; (8002e9c <HAL_GPIO_Init+0x178>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d007      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	d003      	beq.n	8002e28 <HAL_GPIO_Init+0x104>
 8002e20:	21bd      	movs	r1, #189	; 0xbd
 8002e22:	4817      	ldr	r0, [pc, #92]	; (8002e80 <HAL_GPIO_Init+0x15c>)
 8002e24:	f00c fe25 	bl	800fa72 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 821a 	beq.w	8003266 <HAL_GPIO_Init+0x542>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	f000 8215 	beq.w	8003266 <HAL_GPIO_Init+0x542>
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	f000 8210 	beq.w	8003266 <HAL_GPIO_Init+0x542>
 8002e46:	21be      	movs	r1, #190	; 0xbe
 8002e48:	480d      	ldr	r0, [pc, #52]	; (8002e80 <HAL_GPIO_Init+0x15c>)
 8002e4a:	f00c fe12 	bl	800fa72 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e4e:	e20a      	b.n	8003266 <HAL_GPIO_Init+0x542>
 8002e50:	58000080 	.word	0x58000080
 8002e54:	58020000 	.word	0x58020000
 8002e58:	58020400 	.word	0x58020400
 8002e5c:	58020800 	.word	0x58020800
 8002e60:	58020c00 	.word	0x58020c00
 8002e64:	58021000 	.word	0x58021000
 8002e68:	58021400 	.word	0x58021400
 8002e6c:	58021800 	.word	0x58021800
 8002e70:	58021c00 	.word	0x58021c00
 8002e74:	58022000 	.word	0x58022000
 8002e78:	58022400 	.word	0x58022400
 8002e7c:	58022800 	.word	0x58022800
 8002e80:	08011654 	.word	0x08011654
 8002e84:	ffff0000 	.word	0xffff0000
 8002e88:	11110000 	.word	0x11110000
 8002e8c:	11210000 	.word	0x11210000
 8002e90:	11310000 	.word	0x11310000
 8002e94:	11120000 	.word	0x11120000
 8002e98:	11220000 	.word	0x11220000
 8002e9c:	11320000 	.word	0x11320000
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8002eac:	4013      	ands	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 81d4 	beq.w	8003260 <HAL_GPIO_Init+0x53c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0x1a4>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b12      	cmp	r3, #18
 8002ec6:	d15b      	bne.n	8002f80 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4aa2      	ldr	r2, [pc, #648]	; (8003154 <HAL_GPIO_Init+0x430>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d02b      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4aa1      	ldr	r2, [pc, #644]	; (8003158 <HAL_GPIO_Init+0x434>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d027      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4aa0      	ldr	r2, [pc, #640]	; (800315c <HAL_GPIO_Init+0x438>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d023      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a9f      	ldr	r2, [pc, #636]	; (8003160 <HAL_GPIO_Init+0x43c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d01f      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a9e      	ldr	r2, [pc, #632]	; (8003164 <HAL_GPIO_Init+0x440>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d01b      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a9d      	ldr	r2, [pc, #628]	; (8003168 <HAL_GPIO_Init+0x444>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d017      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a9c      	ldr	r2, [pc, #624]	; (800316c <HAL_GPIO_Init+0x448>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d013      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a9b      	ldr	r2, [pc, #620]	; (8003170 <HAL_GPIO_Init+0x44c>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d00f      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a9a      	ldr	r2, [pc, #616]	; (8003174 <HAL_GPIO_Init+0x450>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d00b      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a99      	ldr	r2, [pc, #612]	; (8003178 <HAL_GPIO_Init+0x454>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d007      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a98      	ldr	r2, [pc, #608]	; (800317c <HAL_GPIO_Init+0x458>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d003      	beq.n	8002f28 <HAL_GPIO_Init+0x204>
 8002f20:	21cd      	movs	r1, #205	; 0xcd
 8002f22:	4897      	ldr	r0, [pc, #604]	; (8003180 <HAL_GPIO_Init+0x45c>)
 8002f24:	f00c fda5 	bl	800fa72 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	2b0f      	cmp	r3, #15
 8002f2e:	d903      	bls.n	8002f38 <HAL_GPIO_Init+0x214>
 8002f30:	21ce      	movs	r1, #206	; 0xce
 8002f32:	4893      	ldr	r0, [pc, #588]	; (8003180 <HAL_GPIO_Init+0x45c>)
 8002f34:	f00c fd9d 	bl	800fa72 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	08da      	lsrs	r2, r3, #3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3208      	adds	r2, #8
 8002f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	220f      	movs	r2, #15
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	691a      	ldr	r2, [r3, #16]
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	08da      	lsrs	r2, r3, #3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	3208      	adds	r2, #8
 8002f7a:	69b9      	ldr	r1, [r7, #24]
 8002f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	2203      	movs	r2, #3
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0203 	and.w	r2, r3, #3
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d00b      	beq.n	8002fd4 <HAL_GPIO_Init+0x2b0>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d007      	beq.n	8002fd4 <HAL_GPIO_Init+0x2b0>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002fc8:	2b11      	cmp	r3, #17
 8002fca:	d003      	beq.n	8002fd4 <HAL_GPIO_Init+0x2b0>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b12      	cmp	r3, #18
 8002fd2:	d144      	bne.n	800305e <HAL_GPIO_Init+0x33a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00f      	beq.n	8002ffc <HAL_GPIO_Init+0x2d8>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d00b      	beq.n	8002ffc <HAL_GPIO_Init+0x2d8>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d007      	beq.n	8002ffc <HAL_GPIO_Init+0x2d8>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x2d8>
 8002ff4:	21e2      	movs	r1, #226	; 0xe2
 8002ff6:	4862      	ldr	r0, [pc, #392]	; (8003180 <HAL_GPIO_Init+0x45c>)
 8002ff8:	f00c fd3b 	bl	800fa72 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	2203      	movs	r2, #3
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4313      	orrs	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003032:	2201      	movs	r2, #1
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	f003 0201 	and.w	r2, r3, #1
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4313      	orrs	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	2203      	movs	r2, #3
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43db      	mvns	r3, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4013      	ands	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	689a      	ldr	r2, [r3, #8]
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4313      	orrs	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80e2 	beq.w	8003260 <HAL_GPIO_Init+0x53c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800309c:	4b39      	ldr	r3, [pc, #228]	; (8003184 <HAL_GPIO_Init+0x460>)
 800309e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030a2:	4a38      	ldr	r2, [pc, #224]	; (8003184 <HAL_GPIO_Init+0x460>)
 80030a4:	f043 0302 	orr.w	r3, r3, #2
 80030a8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80030ac:	4b35      	ldr	r3, [pc, #212]	; (8003184 <HAL_GPIO_Init+0x460>)
 80030ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	60fb      	str	r3, [r7, #12]
 80030b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ba:	4a33      	ldr	r2, [pc, #204]	; (8003188 <HAL_GPIO_Init+0x464>)
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	220f      	movs	r2, #15
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4013      	ands	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a1c      	ldr	r2, [pc, #112]	; (8003154 <HAL_GPIO_Init+0x430>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d054      	beq.n	8003190 <HAL_GPIO_Init+0x46c>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a1b      	ldr	r2, [pc, #108]	; (8003158 <HAL_GPIO_Init+0x434>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d04e      	beq.n	800318c <HAL_GPIO_Init+0x468>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a1a      	ldr	r2, [pc, #104]	; (800315c <HAL_GPIO_Init+0x438>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d02b      	beq.n	800314e <HAL_GPIO_Init+0x42a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a19      	ldr	r2, [pc, #100]	; (8003160 <HAL_GPIO_Init+0x43c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d025      	beq.n	800314a <HAL_GPIO_Init+0x426>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a18      	ldr	r2, [pc, #96]	; (8003164 <HAL_GPIO_Init+0x440>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d01f      	beq.n	8003146 <HAL_GPIO_Init+0x422>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a17      	ldr	r2, [pc, #92]	; (8003168 <HAL_GPIO_Init+0x444>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d019      	beq.n	8003142 <HAL_GPIO_Init+0x41e>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a16      	ldr	r2, [pc, #88]	; (800316c <HAL_GPIO_Init+0x448>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d013      	beq.n	800313e <HAL_GPIO_Init+0x41a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a15      	ldr	r2, [pc, #84]	; (8003170 <HAL_GPIO_Init+0x44c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d00d      	beq.n	800313a <HAL_GPIO_Init+0x416>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a14      	ldr	r2, [pc, #80]	; (8003174 <HAL_GPIO_Init+0x450>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d007      	beq.n	8003136 <HAL_GPIO_Init+0x412>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a13      	ldr	r2, [pc, #76]	; (8003178 <HAL_GPIO_Init+0x454>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d101      	bne.n	8003132 <HAL_GPIO_Init+0x40e>
 800312e:	2309      	movs	r3, #9
 8003130:	e02f      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 8003132:	230a      	movs	r3, #10
 8003134:	e02d      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 8003136:	2308      	movs	r3, #8
 8003138:	e02b      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 800313a:	2307      	movs	r3, #7
 800313c:	e029      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 800313e:	2306      	movs	r3, #6
 8003140:	e027      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 8003142:	2305      	movs	r3, #5
 8003144:	e025      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 8003146:	2304      	movs	r3, #4
 8003148:	e023      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 800314a:	2303      	movs	r3, #3
 800314c:	e021      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 800314e:	2302      	movs	r3, #2
 8003150:	e01f      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 8003152:	bf00      	nop
 8003154:	58020000 	.word	0x58020000
 8003158:	58020400 	.word	0x58020400
 800315c:	58020800 	.word	0x58020800
 8003160:	58020c00 	.word	0x58020c00
 8003164:	58021000 	.word	0x58021000
 8003168:	58021400 	.word	0x58021400
 800316c:	58021800 	.word	0x58021800
 8003170:	58021c00 	.word	0x58021c00
 8003174:	58022000 	.word	0x58022000
 8003178:	58022400 	.word	0x58022400
 800317c:	58022800 	.word	0x58022800
 8003180:	08011654 	.word	0x08011654
 8003184:	58024400 	.word	0x58024400
 8003188:	58000400 	.word	0x58000400
 800318c:	2301      	movs	r3, #1
 800318e:	e000      	b.n	8003192 <HAL_GPIO_Init+0x46e>
 8003190:	2300      	movs	r3, #0
 8003192:	69fa      	ldr	r2, [r7, #28]
 8003194:	f002 0203 	and.w	r2, r2, #3
 8003198:	0092      	lsls	r2, r2, #2
 800319a:	4093      	lsls	r3, r2
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4313      	orrs	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031a2:	4937      	ldr	r1, [pc, #220]	; (8003280 <HAL_GPIO_Init+0x55c>)
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	089b      	lsrs	r3, r3, #2
 80031a8:	3302      	adds	r3, #2
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_GPIO_Init+0x4b0>
        {
          temp |= iocurrent;
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	43db      	mvns	r3, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4013      	ands	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_GPIO_Init+0x4da>
        {
          temp |= iocurrent;
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	43db      	mvns	r3, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	4013      	ands	r3, r2
 8003214:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_GPIO_Init+0x506>
        {
          temp |= iocurrent;
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800322a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003232:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	43db      	mvns	r3, r3
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	4013      	ands	r3, r2
 8003242:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d003      	beq.n	8003258 <HAL_GPIO_Init+0x534>
        {
          temp |= iocurrent;
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003258:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	3301      	adds	r3, #1
 8003264:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	fa22 f303 	lsr.w	r3, r2, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	f47f ae15 	bne.w	8002ea0 <HAL_GPIO_Init+0x17c>
  }
}
 8003276:	bf00      	nop
 8003278:	3720      	adds	r7, #32
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	58000400 	.word	0x58000400

08003284 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	460b      	mov	r3, r1
 800328e:	807b      	strh	r3, [r7, #2]
 8003290:	4613      	mov	r3, r2
 8003292:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003294:	887b      	ldrh	r3, [r7, #2]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d004      	beq.n	80032a4 <HAL_GPIO_WritePin+0x20>
 800329a:	887a      	ldrh	r2, [r7, #2]
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <HAL_GPIO_WritePin+0x60>)
 800329e:	4013      	ands	r3, r2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d004      	beq.n	80032ae <HAL_GPIO_WritePin+0x2a>
 80032a4:	f240 11ad 	movw	r1, #429	; 0x1ad
 80032a8:	480f      	ldr	r0, [pc, #60]	; (80032e8 <HAL_GPIO_WritePin+0x64>)
 80032aa:	f00c fbe2 	bl	800fa72 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80032ae:	787b      	ldrb	r3, [r7, #1]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d007      	beq.n	80032c4 <HAL_GPIO_WritePin+0x40>
 80032b4:	787b      	ldrb	r3, [r7, #1]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d004      	beq.n	80032c4 <HAL_GPIO_WritePin+0x40>
 80032ba:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80032be:	480a      	ldr	r0, [pc, #40]	; (80032e8 <HAL_GPIO_WritePin+0x64>)
 80032c0:	f00c fbd7 	bl	800fa72 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80032c4:	787b      	ldrb	r3, [r7, #1]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ca:	887a      	ldrh	r2, [r7, #2]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80032d0:	e003      	b.n	80032da <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80032d2:	887b      	ldrh	r3, [r7, #2]
 80032d4:	041a      	lsls	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	619a      	str	r2, [r3, #24]
}
 80032da:	bf00      	nop
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	ffff0000 	.word	0xffff0000
 80032e8:	08011654 	.word	0x08011654

080032ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80032f6:	4b08      	ldr	r3, [pc, #32]	; (8003318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	88fb      	ldrh	r3, [r7, #6]
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d006      	beq.n	8003310 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003302:	4a05      	ldr	r2, [pc, #20]	; (8003318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003304:	88fb      	ldrh	r3, [r7, #6]
 8003306:	6093      	str	r3, [r2, #8]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003308:	88fb      	ldrh	r3, [r7, #6]
 800330a:	4618      	mov	r0, r3
 800330c:	f00c fb22 	bl	800f954 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	58000080 	.word	0x58000080

0800331c <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003324:	f7fd fb96 	bl	8000a54 <HAL_GetTick>
 8003328:	60f8      	str	r0, [r7, #12]
  
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e224      	b.n	800377e <HAL_MDMA_Init+0x462>
  }
  
  /* Check the parameters */
  assert_param(IS_MDMA_STREAM_ALL_INSTANCE(hmdma->Instance));
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a97      	ldr	r2, [pc, #604]	; (8003598 <HAL_MDMA_Init+0x27c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d04e      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a96      	ldr	r2, [pc, #600]	; (800359c <HAL_MDMA_Init+0x280>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d049      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a94      	ldr	r2, [pc, #592]	; (80035a0 <HAL_MDMA_Init+0x284>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d044      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a93      	ldr	r2, [pc, #588]	; (80035a4 <HAL_MDMA_Init+0x288>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d03f      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a91      	ldr	r2, [pc, #580]	; (80035a8 <HAL_MDMA_Init+0x28c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d03a      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a90      	ldr	r2, [pc, #576]	; (80035ac <HAL_MDMA_Init+0x290>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d035      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a8e      	ldr	r2, [pc, #568]	; (80035b0 <HAL_MDMA_Init+0x294>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d030      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a8d      	ldr	r2, [pc, #564]	; (80035b4 <HAL_MDMA_Init+0x298>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d02b      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a8b      	ldr	r2, [pc, #556]	; (80035b8 <HAL_MDMA_Init+0x29c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d026      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a8a      	ldr	r2, [pc, #552]	; (80035bc <HAL_MDMA_Init+0x2a0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d021      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a88      	ldr	r2, [pc, #544]	; (80035c0 <HAL_MDMA_Init+0x2a4>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01c      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a87      	ldr	r2, [pc, #540]	; (80035c4 <HAL_MDMA_Init+0x2a8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d017      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a85      	ldr	r2, [pc, #532]	; (80035c8 <HAL_MDMA_Init+0x2ac>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d012      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a84      	ldr	r2, [pc, #528]	; (80035cc <HAL_MDMA_Init+0x2b0>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d00d      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a82      	ldr	r2, [pc, #520]	; (80035d0 <HAL_MDMA_Init+0x2b4>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d008      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a81      	ldr	r2, [pc, #516]	; (80035d4 <HAL_MDMA_Init+0x2b8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d003      	beq.n	80033dc <HAL_MDMA_Init+0xc0>
 80033d4:	21e6      	movs	r1, #230	; 0xe6
 80033d6:	4880      	ldr	r0, [pc, #512]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 80033d8:	f00c fb4b 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_PRIORITY(hmdma->Init.Priority));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00f      	beq.n	8003404 <HAL_MDMA_Init+0xe8>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	2b40      	cmp	r3, #64	; 0x40
 80033ea:	d00b      	beq.n	8003404 <HAL_MDMA_Init+0xe8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b80      	cmp	r3, #128	; 0x80
 80033f2:	d007      	beq.n	8003404 <HAL_MDMA_Init+0xe8>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	2bc0      	cmp	r3, #192	; 0xc0
 80033fa:	d003      	beq.n	8003404 <HAL_MDMA_Init+0xe8>
 80033fc:	21e7      	movs	r1, #231	; 0xe7
 80033fe:	4876      	ldr	r0, [pc, #472]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 8003400:	f00c fb37 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_ENDIANNESS_MODE(hmdma->Init.Endianness));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d012      	beq.n	8003432 <HAL_MDMA_Init+0x116>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003414:	d00d      	beq.n	8003432 <HAL_MDMA_Init+0x116>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800341e:	d008      	beq.n	8003432 <HAL_MDMA_Init+0x116>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003428:	d003      	beq.n	8003432 <HAL_MDMA_Init+0x116>
 800342a:	21e8      	movs	r1, #232	; 0xe8
 800342c:	486a      	ldr	r0, [pc, #424]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 800342e:	f00c fb20 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_REQUEST(hmdma->Init.Request));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800343a:	d007      	beq.n	800344c <HAL_MDMA_Init+0x130>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b1d      	cmp	r3, #29
 8003442:	d903      	bls.n	800344c <HAL_MDMA_Init+0x130>
 8003444:	21e9      	movs	r1, #233	; 0xe9
 8003446:	4864      	ldr	r0, [pc, #400]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 8003448:	f00c fb13 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_SOURCE_INC(hmdma->Init.SourceInc));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d02e      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	2b02      	cmp	r3, #2
 800345a:	d02a      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8003464:	d025      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	f240 2202 	movw	r2, #514	; 0x202
 800346e:	4293      	cmp	r3, r2
 8003470:	d01f      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	f240 3202 	movw	r2, #770	; 0x302
 800347a:	4293      	cmp	r3, r2
 800347c:	d019      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	2b03      	cmp	r3, #3
 8003484:	d015      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	f240 1203 	movw	r2, #259	; 0x103
 800348e:	4293      	cmp	r3, r2
 8003490:	d00f      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	f240 2203 	movw	r2, #515	; 0x203
 800349a:	4293      	cmp	r3, r2
 800349c:	d009      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f240 3203 	movw	r2, #771	; 0x303
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d003      	beq.n	80034b2 <HAL_MDMA_Init+0x196>
 80034aa:	21ea      	movs	r1, #234	; 0xea
 80034ac:	484a      	ldr	r0, [pc, #296]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 80034ae:	f00c fae0 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_DESTINATION_INC(hmdma->Init.DestinationInc));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d02e      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d02a      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 80034ca:	d025      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	f640 0208 	movw	r2, #2056	; 0x808
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d01f      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	f640 4208 	movw	r2, #3080	; 0xc08
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d019      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	2b0c      	cmp	r3, #12
 80034ea:	d015      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	f240 420c 	movw	r2, #1036	; 0x40c
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00f      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f640 020c 	movw	r2, #2060	; 0x80c
 8003500:	4293      	cmp	r3, r2
 8003502:	d009      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	f640 420c 	movw	r2, #3084	; 0xc0c
 800350c:	4293      	cmp	r3, r2
 800350e:	d003      	beq.n	8003518 <HAL_MDMA_Init+0x1fc>
 8003510:	21eb      	movs	r1, #235	; 0xeb
 8003512:	4831      	ldr	r0, [pc, #196]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 8003514:	f00c faad 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_SOURCE_DATASIZE(hmdma->Init.SourceDataSize));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00f      	beq.n	8003540 <HAL_MDMA_Init+0x224>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	2b10      	cmp	r3, #16
 8003526:	d00b      	beq.n	8003540 <HAL_MDMA_Init+0x224>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	69db      	ldr	r3, [r3, #28]
 800352c:	2b20      	cmp	r3, #32
 800352e:	d007      	beq.n	8003540 <HAL_MDMA_Init+0x224>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	2b30      	cmp	r3, #48	; 0x30
 8003536:	d003      	beq.n	8003540 <HAL_MDMA_Init+0x224>
 8003538:	21ec      	movs	r1, #236	; 0xec
 800353a:	4827      	ldr	r0, [pc, #156]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 800353c:	f00c fa99 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_DESTINATION_DATASIZE(hmdma->Init.DestDataSize));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00f      	beq.n	8003568 <HAL_MDMA_Init+0x24c>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	2b40      	cmp	r3, #64	; 0x40
 800354e:	d00b      	beq.n	8003568 <HAL_MDMA_Init+0x24c>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	2b80      	cmp	r3, #128	; 0x80
 8003556:	d007      	beq.n	8003568 <HAL_MDMA_Init+0x24c>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	2bc0      	cmp	r3, #192	; 0xc0
 800355e:	d003      	beq.n	8003568 <HAL_MDMA_Init+0x24c>
 8003560:	21ed      	movs	r1, #237	; 0xed
 8003562:	481d      	ldr	r0, [pc, #116]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 8003564:	f00c fa85 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_DATA_ALIGNMENT(hmdma->Init.DataAlignment));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003570:	d034      	beq.n	80035dc <HAL_MDMA_Init+0x2c0>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	2b00      	cmp	r3, #0
 8003578:	d030      	beq.n	80035dc <HAL_MDMA_Init+0x2c0>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003582:	d02b      	beq.n	80035dc <HAL_MDMA_Init+0x2c0>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800358c:	d026      	beq.n	80035dc <HAL_MDMA_Init+0x2c0>
 800358e:	21ee      	movs	r1, #238	; 0xee
 8003590:	4811      	ldr	r0, [pc, #68]	; (80035d8 <HAL_MDMA_Init+0x2bc>)
 8003592:	f00c fa6e 	bl	800fa72 <assert_failed>
 8003596:	e021      	b.n	80035dc <HAL_MDMA_Init+0x2c0>
 8003598:	52000040 	.word	0x52000040
 800359c:	52000080 	.word	0x52000080
 80035a0:	520000c0 	.word	0x520000c0
 80035a4:	52000100 	.word	0x52000100
 80035a8:	52000140 	.word	0x52000140
 80035ac:	52000180 	.word	0x52000180
 80035b0:	520001c0 	.word	0x520001c0
 80035b4:	52000200 	.word	0x52000200
 80035b8:	52000240 	.word	0x52000240
 80035bc:	52000280 	.word	0x52000280
 80035c0:	520002c0 	.word	0x520002c0
 80035c4:	52000300 	.word	0x52000300
 80035c8:	52000340 	.word	0x52000340
 80035cc:	52000380 	.word	0x52000380
 80035d0:	520003c0 	.word	0x520003c0
 80035d4:	52000400 	.word	0x52000400
 80035d8:	08011690 	.word	0x08011690
  assert_param(IS_MDMA_SOURCE_BURST(hmdma->Init.SourceBurst));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d026      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ec:	d021      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035f6:	d01c      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003600:	d017      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003606:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800360a:	d012      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8003614:	d00d      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800361e:	d008      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003624:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003628:	d003      	beq.n	8003632 <HAL_MDMA_Init+0x316>
 800362a:	21ef      	movs	r1, #239	; 0xef
 800362c:	4856      	ldr	r0, [pc, #344]	; (8003788 <HAL_MDMA_Init+0x46c>)
 800362e:	f00c fa20 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_DESTINATION_BURST(hmdma->Init.DestBurst));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	2b00      	cmp	r3, #0
 8003638:	d026      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003642:	d021      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800364c:	d01c      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 8003656:	d017      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003660:	d012      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 800366a:	d00d      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003670:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003674:	d008      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	f5b3 3f60 	cmp.w	r3, #229376	; 0x38000
 800367e:	d003      	beq.n	8003688 <HAL_MDMA_Init+0x36c>
 8003680:	21f0      	movs	r1, #240	; 0xf0
 8003682:	4841      	ldr	r0, [pc, #260]	; (8003788 <HAL_MDMA_Init+0x46c>)
 8003684:	f00c f9f5 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_BUFFER_TRANSFER_LENGTH(hmdma->Init.BufferTransferLength));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	2b00      	cmp	r3, #0
 800368e:	d003      	beq.n	8003698 <HAL_MDMA_Init+0x37c>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003694:	2bfe      	cmp	r3, #254	; 0xfe
 8003696:	d903      	bls.n	80036a0 <HAL_MDMA_Init+0x384>
 8003698:	21f1      	movs	r1, #241	; 0xf1
 800369a:	483b      	ldr	r0, [pc, #236]	; (8003788 <HAL_MDMA_Init+0x46c>)
 800369c:	f00c f9e9 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_TRANSFER_TRIGGER_MODE(hmdma->Init.TransferTriggerMode));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d012      	beq.n	80036ce <HAL_MDMA_Init+0x3b2>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036b0:	d00d      	beq.n	80036ce <HAL_MDMA_Init+0x3b2>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036ba:	d008      	beq.n	80036ce <HAL_MDMA_Init+0x3b2>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80036c4:	d003      	beq.n	80036ce <HAL_MDMA_Init+0x3b2>
 80036c6:	21f2      	movs	r1, #242	; 0xf2
 80036c8:	482f      	ldr	r0, [pc, #188]	; (8003788 <HAL_MDMA_Init+0x46c>)
 80036ca:	f00c f9d2 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036d6:	dd04      	ble.n	80036e2 <HAL_MDMA_Init+0x3c6>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036e0:	db03      	blt.n	80036ea <HAL_MDMA_Init+0x3ce>
 80036e2:	21f3      	movs	r1, #243	; 0xf3
 80036e4:	4828      	ldr	r0, [pc, #160]	; (8003788 <HAL_MDMA_Init+0x46c>)
 80036e6:	f00c f9c4 	bl	800fa72 <assert_failed>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset)); 
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036f2:	dd04      	ble.n	80036fe <HAL_MDMA_Init+0x3e2>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036fc:	db03      	blt.n	8003706 <HAL_MDMA_Init+0x3ea>
 80036fe:	21f4      	movs	r1, #244	; 0xf4
 8003700:	4821      	ldr	r0, [pc, #132]	; (8003788 <HAL_MDMA_Init+0x46c>)
 8003702:	f00c f9b6 	bl	800fa72 <assert_failed>
  
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2202      	movs	r2, #2
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68da      	ldr	r2, [r3, #12]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0201 	bic.w	r2, r2, #1
 8003724:	60da      	str	r2, [r3, #12]
  
  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8003726:	e00f      	b.n	8003748 <HAL_MDMA_Init+0x42c>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8003728:	f7fd f994 	bl	8000a54 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b05      	cmp	r3, #5
 8003734:	d908      	bls.n	8003748 <HAL_MDMA_Init+0x42c>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2240      	movs	r2, #64	; 0x40
 800373a:	669a      	str	r2, [r3, #104]	; 0x68
      
      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2203      	movs	r2, #3
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e01a      	b.n	800377e <HAL_MDMA_Init+0x462>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1e8      	bne.n	8003728 <HAL_MDMA_Init+0x40c>
    }
  }
  
  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f818 	bl	800378c <MDMA_Init>
  
  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0; 
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	65da      	str	r2, [r3, #92]	; 0x5c
  hmdma->LastLinkedListNodeAddress   = 0; 
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	661a      	str	r2, [r3, #96]	; 0x60
  hmdma->LinkedListNodeCounter  = 0;  
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	665a      	str	r2, [r3, #100]	; 0x64
  
  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	669a      	str	r2, [r3, #104]	; 0x68
  
  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	08011690 	.word	0x08011690

0800378c <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68d9      	ldr	r1, [r3, #12]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	60da      	str	r2, [r3, #12]
  
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	695a      	ldr	r2, [r3, #20]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80037b2:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 80037be:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c4:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80037ca:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d0:	3b01      	subs	r3, #1
 80037d2:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 80037d4:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80037e0:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80037e2:	611a      	str	r2, [r3, #16]
  
  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ec:	d107      	bne.n	80037fe <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */   
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80037fc:	611a      	str	r2, [r3, #16]
  } 
   
  /* Reset CBNDTR Register */ 
  hmdma->Instance->CBNDTR = 0;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2200      	movs	r2, #0
 8003804:	615a      	str	r2, [r3, #20]
  
  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800380a:	2b00      	cmp	r3, #0
 800380c:	da11      	bge.n	8003832 <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695a      	ldr	r2, [r3, #20]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800381c:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003822:	425b      	negs	r3, r3
 8003824:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	b292      	uxth	r2, r2
 800382e:	621a      	str	r2, [r3, #32]
 8003830:	e006      	b.n	8003840 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */     
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);    
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003836:	461a      	mov	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	b292      	uxth	r2, r2
 800383e:	621a      	str	r2, [r3, #32]
  }
  
  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003844:	2b00      	cmp	r3, #0
 8003846:	da15      	bge.n	8003874 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695a      	ldr	r2, [r3, #20]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003856:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385c:	425b      	negs	r3, r3
 800385e:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);    
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6a19      	ldr	r1, [r3, #32]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	041a      	lsls	r2, r3, #16
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	621a      	str	r2, [r3, #32]
 8003872:	e009      	b.n	8003888 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */     
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);    
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a19      	ldr	r1, [r3, #32]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387e:	041a      	lsls	r2, r3, #16
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	621a      	str	r2, [r3, #32]
  }   
  
  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003890:	d006      	beq.n	80038a0 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;      
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	629a      	str	r2, [r3, #40]	; 0x28
 800389e:	e003      	b.n	80038a8 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2200      	movs	r2, #0
 80038a6:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2200      	movs	r2, #0
 80038ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80038b0:	bf00      	nop
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038be:	b08f      	sub	sp, #60	; 0x3c
 80038c0:	af0a      	add	r7, sp, #40	; 0x28
 80038c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e124      	b.n	8003b18 <HAL_PCD_Init+0x25c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a93      	ldr	r2, [pc, #588]	; (8003b20 <HAL_PCD_Init+0x264>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d008      	beq.n	80038ea <HAL_PCD_Init+0x2e>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a91      	ldr	r2, [pc, #580]	; (8003b24 <HAL_PCD_Init+0x268>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d003      	beq.n	80038ea <HAL_PCD_Init+0x2e>
 80038e2:	2187      	movs	r1, #135	; 0x87
 80038e4:	4890      	ldr	r0, [pc, #576]	; (8003b28 <HAL_PCD_Init+0x26c>)
 80038e6:	f00c f8c4 	bl	800fa72 <assert_failed>

  USBx = hpcd->Instance;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d106      	bne.n	800390a <HAL_PCD_Init+0x4e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f00c fc97 	bl	8010238 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2203      	movs	r2, #3
 800390e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800391a:	2b00      	cmp	r3, #0
 800391c:	d102      	bne.n	8003924 <HAL_PCD_Init+0x68>
  {
    hpcd->Init.dma_enable = 0U;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f006 fa99 	bl	8009e60 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	603b      	str	r3, [r7, #0]
 8003934:	687e      	ldr	r6, [r7, #4]
 8003936:	466d      	mov	r5, sp
 8003938:	f106 0410 	add.w	r4, r6, #16
 800393c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800393e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003940:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003942:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003944:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003948:	e885 0003 	stmia.w	r5, {r0, r1}
 800394c:	1d33      	adds	r3, r6, #4
 800394e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003950:	6838      	ldr	r0, [r7, #0]
 8003952:	f006 fa23 	bl	8009d9c <USB_CoreInit>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <HAL_PCD_Init+0xac>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0d7      	b.n	8003b18 <HAL_PCD_Init+0x25c>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2100      	movs	r1, #0
 800396e:	4618      	mov	r0, r3
 8003970:	f006 fa87 	bl	8009e82 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003974:	2300      	movs	r3, #0
 8003976:	73fb      	strb	r3, [r7, #15]
 8003978:	e04a      	b.n	8003a10 <HAL_PCD_Init+0x154>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800397a:	7bfa      	ldrb	r2, [r7, #15]
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	333d      	adds	r3, #61	; 0x3d
 800398a:	2201      	movs	r2, #1
 800398c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800398e:	7bfa      	ldrb	r2, [r7, #15]
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	440b      	add	r3, r1
 800399c:	333c      	adds	r3, #60	; 0x3c
 800399e:	7bfa      	ldrb	r2, [r7, #15]
 80039a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80039a2:	7bfa      	ldrb	r2, [r7, #15]
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	b298      	uxth	r0, r3
 80039a8:	6879      	ldr	r1, [r7, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	00db      	lsls	r3, r3, #3
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	3342      	adds	r3, #66	; 0x42
 80039b6:	4602      	mov	r2, r0
 80039b8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80039ba:	7bfa      	ldrb	r2, [r7, #15]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	333f      	adds	r3, #63	; 0x3f
 80039ca:	2200      	movs	r2, #0
 80039cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80039ce:	7bfa      	ldrb	r2, [r7, #15]
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	4613      	mov	r3, r2
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	1a9b      	subs	r3, r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	440b      	add	r3, r1
 80039dc:	3344      	adds	r3, #68	; 0x44
 80039de:	2200      	movs	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039e2:	7bfa      	ldrb	r2, [r7, #15]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	00db      	lsls	r3, r3, #3
 80039ea:	1a9b      	subs	r3, r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	3348      	adds	r3, #72	; 0x48
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039f6:	7bfa      	ldrb	r2, [r7, #15]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	3350      	adds	r3, #80	; 0x50
 8003a06:	2200      	movs	r2, #0
 8003a08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
 8003a10:	7bfa      	ldrb	r2, [r7, #15]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d3af      	bcc.n	800397a <HAL_PCD_Init+0xbe>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	73fb      	strb	r3, [r7, #15]
 8003a1e:	e044      	b.n	8003aaa <HAL_PCD_Init+0x1ee>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a20:	7bfa      	ldrb	r2, [r7, #15]
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	1a9b      	subs	r3, r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003a32:	2200      	movs	r2, #0
 8003a34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a36:	7bfa      	ldrb	r2, [r7, #15]
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	1a9b      	subs	r3, r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	440b      	add	r3, r1
 8003a44:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a4c:	7bfa      	ldrb	r2, [r7, #15]
 8003a4e:	6879      	ldr	r1, [r7, #4]
 8003a50:	4613      	mov	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	1a9b      	subs	r3, r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	440b      	add	r3, r1
 8003a5a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003a5e:	2200      	movs	r2, #0
 8003a60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a62:	7bfa      	ldrb	r2, [r7, #15]
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	440b      	add	r3, r1
 8003a70:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a78:	7bfa      	ldrb	r2, [r7, #15]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	00db      	lsls	r3, r3, #3
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a8e:	7bfa      	ldrb	r2, [r7, #15]
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	4613      	mov	r3, r2
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	1a9b      	subs	r3, r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	73fb      	strb	r3, [r7, #15]
 8003aaa:	7bfa      	ldrb	r2, [r7, #15]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d3b5      	bcc.n	8003a20 <HAL_PCD_Init+0x164>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	603b      	str	r3, [r7, #0]
 8003aba:	687e      	ldr	r6, [r7, #4]
 8003abc:	466d      	mov	r5, sp
 8003abe:	f106 0410 	add.w	r4, r6, #16
 8003ac2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ac4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ac6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ac8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aca:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ace:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ad2:	1d33      	adds	r3, r6, #4
 8003ad4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ad6:	6838      	ldr	r0, [r7, #0]
 8003ad8:	f006 f9fe 	bl	8009ed8 <USB_DevInit>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d005      	beq.n	8003aee <HAL_PCD_Init+0x232>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e014      	b.n	8003b18 <HAL_PCD_Init+0x25c>
  }

  hpcd->USB_Address = 0U;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d102      	bne.n	8003b0c <HAL_PCD_Init+0x250>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f810 	bl	8003b2c <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f006 fbae 	bl	800a272 <USB_DevDisconnect>

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3714      	adds	r7, #20
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b20:	40080000 	.word	0x40080000
 8003b24:	40040000 	.word	0x40040000
 8003b28:	080116cc 	.word	0x080116cc

08003b2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003b5a:	4b05      	ldr	r3, [pc, #20]	; (8003b70 <HAL_PCDEx_ActivateLPM+0x44>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3714      	adds	r7, #20
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	10000003 	.word	0x10000003

08003b74 <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The LDO regulator is Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d006      	beq.n	8003b90 <HAL_PWREx_ConfigSupply+0x1c>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d003      	beq.n	8003b90 <HAL_PWREx_ConfigSupply+0x1c>
 8003b88:	21ef      	movs	r1, #239	; 0xef
 8003b8a:	481a      	ldr	r0, [pc, #104]	; (8003bf4 <HAL_PWREx_ConfigSupply+0x80>)
 8003b8c:	f00b ff71 	bl	800fa72 <assert_failed>

  if(!__HAL_PWR_GET_FLAG(PWR_FLAG_SCUEN))
 8003b90:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <HAL_PWREx_ConfigSupply+0x84>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d008      	beq.n	8003bae <HAL_PWREx_ConfigSupply+0x3a>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003b9c:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <HAL_PWREx_ConfigSupply+0x84>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d001      	beq.n	8003bae <HAL_PWREx_ConfigSupply+0x3a>
    {
      /* Supply configuration update locked, can't apply a new regulator config */
      return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e01d      	b.n	8003bea <HAL_PWREx_ConfigSupply+0x76>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003bae:	4b12      	ldr	r3, [pc, #72]	; (8003bf8 <HAL_PWREx_ConfigSupply+0x84>)
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f023 0207 	bic.w	r2, r3, #7
 8003bb6:	4910      	ldr	r1, [pc, #64]	; (8003bf8 <HAL_PWREx_ConfigSupply+0x84>)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bbe:	f7fc ff49 	bl	8000a54 <HAL_GetTick>
 8003bc2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8003bc4:	e009      	b.n	8003bda <HAL_PWREx_ConfigSupply+0x66>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 8003bc6:	f7fc ff45 	bl	8000a54 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bd4:	d901      	bls.n	8003bda <HAL_PWREx_ConfigSupply+0x66>
    {
      return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e007      	b.n	8003bea <HAL_PWREx_ConfigSupply+0x76>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8003bda:	4b07      	ldr	r3, [pc, #28]	; (8003bf8 <HAL_PWREx_ConfigSupply+0x84>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003be6:	d1ee      	bne.n	8003bc6 <HAL_PWREx_ConfigSupply+0x52>
    }
  }

  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	08011704 	.word	0x08011704
 8003bf8:	58024800 	.word	0x58024800

08003bfc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief  Enable the USB voltage level detector.
  * @retval None
  */
void HAL_PWREx_EnableUSBVoltageDetector(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT(PWR->CR3, PWR_CR3_USB33DEN);
 8003c00:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4a04      	ldr	r2, [pc, #16]	; (8003c18 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003c06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c0a:	60d3      	str	r3, [r2, #12]
}
 8003c0c:	bf00      	nop
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	58024800 	.word	0x58024800

08003c1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08a      	sub	sp, #40	; 0x28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d102      	bne.n	8003c30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f000 bcc9 	b.w	80045c2 <HAL_RCC_OscConfig+0x9a6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d028      	beq.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d122      	bne.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d11c      	bne.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d116      	bne.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0308 	and.w	r3, r3, #8
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d110      	bne.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d10a      	bne.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0320 	and.w	r3, r3, #32
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d104      	bne.n	8003c8a <HAL_RCC_OscConfig+0x6e>
 8003c80:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8003c84:	48a2      	ldr	r0, [pc, #648]	; (8003f10 <HAL_RCC_OscConfig+0x2f4>)
 8003c86:	f00b fef4 	bl	800fa72 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 809d 	beq.w	8003dd2 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00e      	beq.n	8003cbe <HAL_RCC_OscConfig+0xa2>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca8:	d009      	beq.n	8003cbe <HAL_RCC_OscConfig+0xa2>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cb2:	d004      	beq.n	8003cbe <HAL_RCC_OscConfig+0xa2>
 8003cb4:	f240 1175 	movw	r1, #373	; 0x175
 8003cb8:	4895      	ldr	r0, [pc, #596]	; (8003f10 <HAL_RCC_OscConfig+0x2f4>)
 8003cba:	f00b feda 	bl	800fa72 <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cbe:	4b95      	ldr	r3, [pc, #596]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003cc8:	4b92      	ldr	r3, [pc, #584]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ccc:	623b      	str	r3, [r7, #32]
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd0:	2b10      	cmp	r3, #16
 8003cd2:	d007      	beq.n	8003ce4 <HAL_RCC_OscConfig+0xc8>
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	2b18      	cmp	r3, #24
 8003cd8:	d111      	bne.n	8003cfe <HAL_RCC_OscConfig+0xe2>
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	f003 0303 	and.w	r3, r3, #3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d10c      	bne.n	8003cfe <HAL_RCC_OscConfig+0xe2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ce4:	4b8b      	ldr	r3, [pc, #556]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d06f      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x1b4>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d16b      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	f000 bc62 	b.w	80045c2 <HAL_RCC_OscConfig+0x9a6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d06:	d106      	bne.n	8003d16 <HAL_RCC_OscConfig+0xfa>
 8003d08:	4b82      	ldr	r3, [pc, #520]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a81      	ldr	r2, [pc, #516]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	e02e      	b.n	8003d74 <HAL_RCC_OscConfig+0x158>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCC_OscConfig+0x11c>
 8003d1e:	4b7d      	ldr	r3, [pc, #500]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a7c      	ldr	r2, [pc, #496]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	4b7a      	ldr	r3, [pc, #488]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a79      	ldr	r2, [pc, #484]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d34:	6013      	str	r3, [r2, #0]
 8003d36:	e01d      	b.n	8003d74 <HAL_RCC_OscConfig+0x158>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d40:	d10c      	bne.n	8003d5c <HAL_RCC_OscConfig+0x140>
 8003d42:	4b74      	ldr	r3, [pc, #464]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a73      	ldr	r2, [pc, #460]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	4b71      	ldr	r3, [pc, #452]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a70      	ldr	r2, [pc, #448]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	e00b      	b.n	8003d74 <HAL_RCC_OscConfig+0x158>
 8003d5c:	4b6d      	ldr	r3, [pc, #436]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a6c      	ldr	r2, [pc, #432]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d66:	6013      	str	r3, [r2, #0]
 8003d68:	4b6a      	ldr	r3, [pc, #424]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a69      	ldr	r2, [pc, #420]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d014      	beq.n	8003da6 <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7c:	f7fc fe6a 	bl	8000a54 <HAL_GetTick>
 8003d80:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d82:	e009      	b.n	8003d98 <HAL_RCC_OscConfig+0x17c>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d84:	f7fc fe66 	bl	8000a54 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b64      	cmp	r3, #100	; 0x64
 8003d90:	d902      	bls.n	8003d98 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	f000 bc15 	b.w	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d98:	4b5e      	ldr	r3, [pc, #376]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0ef      	beq.n	8003d84 <HAL_RCC_OscConfig+0x168>
 8003da4:	e015      	b.n	8003dd2 <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da6:	f7fc fe55 	bl	8000a54 <HAL_GetTick>
 8003daa:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003dac:	e009      	b.n	8003dc2 <HAL_RCC_OscConfig+0x1a6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dae:	f7fc fe51 	bl	8000a54 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b64      	cmp	r3, #100	; 0x64
 8003dba:	d902      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f000 bc00 	b.w	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003dc2:	4b54      	ldr	r3, [pc, #336]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1ef      	bne.n	8003dae <HAL_RCC_OscConfig+0x192>
 8003dce:	e000      	b.n	8003dd2 <HAL_RCC_OscConfig+0x1b6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f000 80d8 	beq.w	8003f90 <HAL_RCC_OscConfig+0x374>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d018      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1fe>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d014      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1fe>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d010      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1fe>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	2b09      	cmp	r3, #9
 8003dfe:	d00c      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1fe>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b11      	cmp	r3, #17
 8003e06:	d008      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1fe>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	2b19      	cmp	r3, #25
 8003e0e:	d004      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1fe>
 8003e10:	f240 11a9 	movw	r1, #425	; 0x1a9
 8003e14:	483e      	ldr	r0, [pc, #248]	; (8003f10 <HAL_RCC_OscConfig+0x2f4>)
 8003e16:	f00b fe2c 	bl	800fa72 <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	2b7f      	cmp	r3, #127	; 0x7f
 8003e20:	d904      	bls.n	8003e2c <HAL_RCC_OscConfig+0x210>
 8003e22:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003e26:	483a      	ldr	r0, [pc, #232]	; (8003f10 <HAL_RCC_OscConfig+0x2f4>)
 8003e28:	f00b fe23 	bl	800fa72 <assert_failed>

    /* When the HSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e2c:	4b39      	ldr	r3, [pc, #228]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e34:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e36:	4b37      	ldr	r3, [pc, #220]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3a:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d007      	beq.n	8003e52 <HAL_RCC_OscConfig+0x236>
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	2b18      	cmp	r3, #24
 8003e46:	d149      	bne.n	8003edc <HAL_RCC_OscConfig+0x2c0>
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d144      	bne.n	8003edc <HAL_RCC_OscConfig+0x2c0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e52:	4b30      	ldr	r3, [pc, #192]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d005      	beq.n	8003e6a <HAL_RCC_OscConfig+0x24e>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_OscConfig+0x24e>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e3ab      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003e6a:	4b2a      	ldr	r3, [pc, #168]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f023 0219 	bic.w	r2, r3, #25
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	4927      	ldr	r1, [pc, #156]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7fc fdea 	bl	8000a54 <HAL_GetTick>
 8003e80:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x27a>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e84:	f7fc fde6 	bl	8000a54 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x27a>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e395      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e96:	4b1f      	ldr	r3, [pc, #124]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0x268>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea2:	f7fc fe05 	bl	8000ab0 <HAL_GetREVID>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	f241 0303 	movw	r3, #4099	; 0x1003
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d80a      	bhi.n	8003ec6 <HAL_RCC_OscConfig+0x2aa>
 8003eb0:	4b18      	ldr	r3, [pc, #96]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	031b      	lsls	r3, r3, #12
 8003ebe:	4915      	ldr	r1, [pc, #84]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ec4:	e064      	b.n	8003f90 <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec6:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	061b      	lsls	r3, r3, #24
 8003ed4:	490f      	ldr	r1, [pc, #60]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eda:	e059      	b.n	8003f90 <HAL_RCC_OscConfig+0x374>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d03c      	beq.n	8003f5e <HAL_RCC_OscConfig+0x342>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ee4:	4b0b      	ldr	r3, [pc, #44]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f023 0219 	bic.w	r2, r3, #25
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	4908      	ldr	r1, [pc, #32]	; (8003f14 <HAL_RCC_OscConfig+0x2f8>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef6:	f7fc fdad 	bl	8000a54 <HAL_GetTick>
 8003efa:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003efc:	e00c      	b.n	8003f18 <HAL_RCC_OscConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003efe:	f7fc fda9 	bl	8000a54 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d905      	bls.n	8003f18 <HAL_RCC_OscConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e358      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
 8003f10:	08011740 	.word	0x08011740
 8003f14:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f18:	4b95      	ldr	r3, [pc, #596]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0ec      	beq.n	8003efe <HAL_RCC_OscConfig+0x2e2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f24:	f7fc fdc4 	bl	8000ab0 <HAL_GetREVID>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	f241 0303 	movw	r3, #4099	; 0x1003
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d80a      	bhi.n	8003f48 <HAL_RCC_OscConfig+0x32c>
 8003f32:	4b8f      	ldr	r3, [pc, #572]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	031b      	lsls	r3, r3, #12
 8003f40:	498b      	ldr	r1, [pc, #556]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	604b      	str	r3, [r1, #4]
 8003f46:	e023      	b.n	8003f90 <HAL_RCC_OscConfig+0x374>
 8003f48:	4b89      	ldr	r3, [pc, #548]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	061b      	lsls	r3, r3, #24
 8003f56:	4986      	ldr	r1, [pc, #536]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	604b      	str	r3, [r1, #4]
 8003f5c:	e018      	b.n	8003f90 <HAL_RCC_OscConfig+0x374>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f5e:	4b84      	ldr	r3, [pc, #528]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a83      	ldr	r2, [pc, #524]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f64:	f023 0301 	bic.w	r3, r3, #1
 8003f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6a:	f7fc fd73 	bl	8000a54 <HAL_GetTick>
 8003f6e:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f70:	e008      	b.n	8003f84 <HAL_RCC_OscConfig+0x368>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f72:	f7fc fd6f 	bl	8000a54 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e31e      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f84:	4b7a      	ldr	r3, [pc, #488]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0304 	and.w	r3, r3, #4
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1f0      	bne.n	8003f72 <HAL_RCC_OscConfig+0x356>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0310 	and.w	r3, r3, #16
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80a5 	beq.w	80040e8 <HAL_RCC_OscConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d008      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x39c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	2b80      	cmp	r3, #128	; 0x80
 8003fac:	d004      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x39c>
 8003fae:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 8003fb2:	4870      	ldr	r0, [pc, #448]	; (8004174 <HAL_RCC_OscConfig+0x558>)
 8003fb4:	f00b fd5d 	bl	800fa72 <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	2b1f      	cmp	r3, #31
 8003fbe:	d904      	bls.n	8003fca <HAL_RCC_OscConfig+0x3ae>
 8003fc0:	f240 11fb 	movw	r1, #507	; 0x1fb
 8003fc4:	486b      	ldr	r0, [pc, #428]	; (8004174 <HAL_RCC_OscConfig+0x558>)
 8003fc6:	f00b fd54 	bl	800fa72 <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fca:	4b69      	ldr	r3, [pc, #420]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fd2:	613b      	str	r3, [r7, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fd4:	4b66      	ldr	r3, [pc, #408]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd8:	60fb      	str	r3, [r7, #12]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d007      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x3d4>
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	2b18      	cmp	r3, #24
 8003fe4:	d12d      	bne.n	8004042 <HAL_RCC_OscConfig+0x426>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d128      	bne.n	8004042 <HAL_RCC_OscConfig+0x426>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ff0:	4b5f      	ldr	r3, [pc, #380]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_RCC_OscConfig+0x3ec>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	2b80      	cmp	r3, #128	; 0x80
 8004002:	d001      	beq.n	8004008 <HAL_RCC_OscConfig+0x3ec>
      {
        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e2dc      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004008:	f7fc fd52 	bl	8000ab0 <HAL_GetREVID>
 800400c:	4602      	mov	r2, r0
 800400e:	f241 0303 	movw	r3, #4099	; 0x1003
 8004012:	429a      	cmp	r2, r3
 8004014:	d80a      	bhi.n	800402c <HAL_RCC_OscConfig+0x410>
 8004016:	4b56      	ldr	r3, [pc, #344]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	069b      	lsls	r3, r3, #26
 8004024:	4952      	ldr	r1, [pc, #328]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8004026:	4313      	orrs	r3, r2
 8004028:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800402a:	e05d      	b.n	80040e8 <HAL_RCC_OscConfig+0x4cc>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800402c:	4b50      	ldr	r3, [pc, #320]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	061b      	lsls	r3, r3, #24
 800403a:	494d      	ldr	r1, [pc, #308]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800403c:	4313      	orrs	r3, r2
 800403e:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004040:	e052      	b.n	80040e8 <HAL_RCC_OscConfig+0x4cc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d035      	beq.n	80040b6 <HAL_RCC_OscConfig+0x49a>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800404a:	4b49      	ldr	r3, [pc, #292]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a48      	ldr	r2, [pc, #288]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8004050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004056:	f7fc fcfd 	bl	8000a54 <HAL_GetTick>
 800405a:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800405e:	f7fc fcf9 	bl	8000a54 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e2a8      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004070:	4b3f      	ldr	r3, [pc, #252]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0f0      	beq.n	800405e <HAL_RCC_OscConfig+0x442>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800407c:	f7fc fd18 	bl	8000ab0 <HAL_GetREVID>
 8004080:	4602      	mov	r2, r0
 8004082:	f241 0303 	movw	r3, #4099	; 0x1003
 8004086:	429a      	cmp	r2, r3
 8004088:	d80a      	bhi.n	80040a0 <HAL_RCC_OscConfig+0x484>
 800408a:	4b39      	ldr	r3, [pc, #228]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	069b      	lsls	r3, r3, #26
 8004098:	4935      	ldr	r1, [pc, #212]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800409a:	4313      	orrs	r3, r2
 800409c:	604b      	str	r3, [r1, #4]
 800409e:	e023      	b.n	80040e8 <HAL_RCC_OscConfig+0x4cc>
 80040a0:	4b33      	ldr	r3, [pc, #204]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	061b      	lsls	r3, r3, #24
 80040ae:	4930      	ldr	r1, [pc, #192]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60cb      	str	r3, [r1, #12]
 80040b4:	e018      	b.n	80040e8 <HAL_RCC_OscConfig+0x4cc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80040b6:	4b2e      	ldr	r3, [pc, #184]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a2d      	ldr	r2, [pc, #180]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 80040bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c2:	f7fc fcc7 	bl	8000a54 <HAL_GetTick>
 80040c6:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80040ca:	f7fc fcc3 	bl	8000a54 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e272      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80040dc:	4b24      	ldr	r3, [pc, #144]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1f0      	bne.n	80040ca <HAL_RCC_OscConfig+0x4ae>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d047      	beq.n	8004184 <HAL_RCC_OscConfig+0x568>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d008      	beq.n	800410e <HAL_RCC_OscConfig+0x4f2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d004      	beq.n	800410e <HAL_RCC_OscConfig+0x4f2>
 8004104:	f44f 710f 	mov.w	r1, #572	; 0x23c
 8004108:	481a      	ldr	r0, [pc, #104]	; (8004174 <HAL_RCC_OscConfig+0x558>)
 800410a:	f00b fcb2 	bl	800fa72 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d019      	beq.n	800414a <HAL_RCC_OscConfig+0x52e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004116:	4b16      	ldr	r3, [pc, #88]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8004118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411a:	4a15      	ldr	r2, [pc, #84]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004122:	f7fc fc97 	bl	8000a54 <HAL_GetTick>
 8004126:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004128:	e008      	b.n	800413c <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800412a:	f7fc fc93 	bl	8000a54 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	2b02      	cmp	r3, #2
 8004136:	d901      	bls.n	800413c <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e242      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800413c:	4b0c      	ldr	r3, [pc, #48]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800413e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0f0      	beq.n	800412a <HAL_RCC_OscConfig+0x50e>
 8004148:	e01c      	b.n	8004184 <HAL_RCC_OscConfig+0x568>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800414a:	4b09      	ldr	r3, [pc, #36]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 800414c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800414e:	4a08      	ldr	r2, [pc, #32]	; (8004170 <HAL_RCC_OscConfig+0x554>)
 8004150:	f023 0301 	bic.w	r3, r3, #1
 8004154:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004156:	f7fc fc7d 	bl	8000a54 <HAL_GetTick>
 800415a:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800415c:	e00c      	b.n	8004178 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800415e:	f7fc fc79 	bl	8000a54 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d905      	bls.n	8004178 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e228      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
 8004170:	58024400 	.word	0x58024400
 8004174:	08011740 	.word	0x08011740
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004178:	4b71      	ldr	r3, [pc, #452]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 800417a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1ec      	bne.n	800415e <HAL_RCC_OscConfig+0x542>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b00      	cmp	r3, #0
 800418e:	d043      	beq.n	8004218 <HAL_RCC_OscConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d008      	beq.n	80041aa <HAL_RCC_OscConfig+0x58e>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d004      	beq.n	80041aa <HAL_RCC_OscConfig+0x58e>
 80041a0:	f240 2167 	movw	r1, #615	; 0x267
 80041a4:	4867      	ldr	r0, [pc, #412]	; (8004344 <HAL_RCC_OscConfig+0x728>)
 80041a6:	f00b fc64 	bl	800fa72 <assert_failed>

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d019      	beq.n	80041e6 <HAL_RCC_OscConfig+0x5ca>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041b2:	4b63      	ldr	r3, [pc, #396]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a62      	ldr	r2, [pc, #392]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80041b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041be:	f7fc fc49 	bl	8000a54 <HAL_GetTick>
 80041c2:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x5bc>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80041c6:	f7fc fc45 	bl	8000a54 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x5bc>
        {
          return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e1f4      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041d8:	4b59      	ldr	r3, [pc, #356]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x5aa>
 80041e4:	e018      	b.n	8004218 <HAL_RCC_OscConfig+0x5fc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041e6:	4b56      	ldr	r3, [pc, #344]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a55      	ldr	r2, [pc, #340]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80041ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041f0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041f2:	f7fc fc2f 	bl	8000a54 <HAL_GetTick>
 80041f6:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80041f8:	e008      	b.n	800420c <HAL_RCC_OscConfig+0x5f0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80041fa:	f7fc fc2b 	bl	8000a54 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d901      	bls.n	800420c <HAL_RCC_OscConfig+0x5f0>
        {
          return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e1da      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800420c:	4b4c      	ldr	r3, [pc, #304]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1f0      	bne.n	80041fa <HAL_RCC_OscConfig+0x5de>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 8099 	beq.w	8004358 <HAL_RCC_OscConfig+0x73c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00c      	beq.n	8004248 <HAL_RCC_OscConfig+0x62c>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d008      	beq.n	8004248 <HAL_RCC_OscConfig+0x62c>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b05      	cmp	r3, #5
 800423c:	d004      	beq.n	8004248 <HAL_RCC_OscConfig+0x62c>
 800423e:	f240 2191 	movw	r1, #657	; 0x291
 8004242:	4840      	ldr	r0, [pc, #256]	; (8004344 <HAL_RCC_OscConfig+0x728>)
 8004244:	f00b fc15 	bl	800fa72 <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004248:	4b3f      	ldr	r3, [pc, #252]	; (8004348 <HAL_RCC_OscConfig+0x72c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a3e      	ldr	r2, [pc, #248]	; (8004348 <HAL_RCC_OscConfig+0x72c>)
 800424e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004252:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004254:	f7fc fbfe 	bl	8000a54 <HAL_GetTick>
 8004258:	61f8      	str	r0, [r7, #28]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x652>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800425c:	f7fc fbfa 	bl	8000a54 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b64      	cmp	r3, #100	; 0x64
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x652>
      {
        return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e1a9      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800426e:	4b36      	ldr	r3, [pc, #216]	; (8004348 <HAL_RCC_OscConfig+0x72c>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0f0      	beq.n	800425c <HAL_RCC_OscConfig+0x640>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d106      	bne.n	8004290 <HAL_RCC_OscConfig+0x674>
 8004282:	4b2f      	ldr	r3, [pc, #188]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004286:	4a2e      	ldr	r2, [pc, #184]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	6713      	str	r3, [r2, #112]	; 0x70
 800428e:	e02d      	b.n	80042ec <HAL_RCC_OscConfig+0x6d0>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10c      	bne.n	80042b2 <HAL_RCC_OscConfig+0x696>
 8004298:	4b29      	ldr	r3, [pc, #164]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 800429a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429c:	4a28      	ldr	r2, [pc, #160]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	6713      	str	r3, [r2, #112]	; 0x70
 80042a4:	4b26      	ldr	r3, [pc, #152]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a8:	4a25      	ldr	r2, [pc, #148]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042aa:	f023 0304 	bic.w	r3, r3, #4
 80042ae:	6713      	str	r3, [r2, #112]	; 0x70
 80042b0:	e01c      	b.n	80042ec <HAL_RCC_OscConfig+0x6d0>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	2b05      	cmp	r3, #5
 80042b8:	d10c      	bne.n	80042d4 <HAL_RCC_OscConfig+0x6b8>
 80042ba:	4b21      	ldr	r3, [pc, #132]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042be:	4a20      	ldr	r2, [pc, #128]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042c0:	f043 0304 	orr.w	r3, r3, #4
 80042c4:	6713      	str	r3, [r2, #112]	; 0x70
 80042c6:	4b1e      	ldr	r3, [pc, #120]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ca:	4a1d      	ldr	r2, [pc, #116]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042cc:	f043 0301 	orr.w	r3, r3, #1
 80042d0:	6713      	str	r3, [r2, #112]	; 0x70
 80042d2:	e00b      	b.n	80042ec <HAL_RCC_OscConfig+0x6d0>
 80042d4:	4b1a      	ldr	r3, [pc, #104]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042d8:	4a19      	ldr	r2, [pc, #100]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042da:	f023 0301 	bic.w	r3, r3, #1
 80042de:	6713      	str	r3, [r2, #112]	; 0x70
 80042e0:	4b17      	ldr	r3, [pc, #92]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e4:	4a16      	ldr	r2, [pc, #88]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 80042e6:	f023 0304 	bic.w	r3, r3, #4
 80042ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d015      	beq.n	8004320 <HAL_RCC_OscConfig+0x704>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f4:	f7fc fbae 	bl	8000a54 <HAL_GetTick>
 80042f8:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042fa:	e00a      	b.n	8004312 <HAL_RCC_OscConfig+0x6f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042fc:	f7fc fbaa 	bl	8000a54 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f241 3288 	movw	r2, #5000	; 0x1388
 800430a:	4293      	cmp	r3, r2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x6f6>
        {
          return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e157      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004312:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <HAL_RCC_OscConfig+0x724>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d0ee      	beq.n	80042fc <HAL_RCC_OscConfig+0x6e0>
 800431e:	e01b      	b.n	8004358 <HAL_RCC_OscConfig+0x73c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004320:	f7fc fb98 	bl	8000a54 <HAL_GetTick>
 8004324:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004326:	e011      	b.n	800434c <HAL_RCC_OscConfig+0x730>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004328:	f7fc fb94 	bl	8000a54 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	f241 3288 	movw	r2, #5000	; 0x1388
 8004336:	4293      	cmp	r3, r2
 8004338:	d908      	bls.n	800434c <HAL_RCC_OscConfig+0x730>
        {
          return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e141      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
 800433e:	bf00      	nop
 8004340:	58024400 	.word	0x58024400
 8004344:	08011740 	.word	0x08011740
 8004348:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800434c:	4b9f      	ldr	r3, [pc, #636]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800434e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e7      	bne.n	8004328 <HAL_RCC_OscConfig+0x70c>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00c      	beq.n	800437a <HAL_RCC_OscConfig+0x75e>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	2b01      	cmp	r3, #1
 8004366:	d008      	beq.n	800437a <HAL_RCC_OscConfig+0x75e>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436c:	2b02      	cmp	r3, #2
 800436e:	d004      	beq.n	800437a <HAL_RCC_OscConfig+0x75e>
 8004370:	f240 21c3 	movw	r1, #707	; 0x2c3
 8004374:	4896      	ldr	r0, [pc, #600]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 8004376:	f00b fb7c 	bl	800fa72 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437e:	2b00      	cmp	r3, #0
 8004380:	f000 811e 	beq.w	80045c0 <HAL_RCC_OscConfig+0x9a4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004384:	4b91      	ldr	r3, [pc, #580]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800438c:	2b18      	cmp	r3, #24
 800438e:	f000 8115 	beq.w	80045bc <HAL_RCC_OscConfig+0x9a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	2b02      	cmp	r3, #2
 8004398:	f040 80f6 	bne.w	8004588 <HAL_RCC_OscConfig+0x96c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d010      	beq.n	80043c6 <HAL_RCC_OscConfig+0x7aa>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00c      	beq.n	80043c6 <HAL_RCC_OscConfig+0x7aa>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	d008      	beq.n	80043c6 <HAL_RCC_OscConfig+0x7aa>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d004      	beq.n	80043c6 <HAL_RCC_OscConfig+0x7aa>
 80043bc:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 80043c0:	4883      	ldr	r0, [pc, #524]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 80043c2:	f00b fb56 	bl	800fa72 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_RCC_OscConfig+0x7ba>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d2:	2b3f      	cmp	r3, #63	; 0x3f
 80043d4:	d904      	bls.n	80043e0 <HAL_RCC_OscConfig+0x7c4>
 80043d6:	f240 21cd 	movw	r1, #717	; 0x2cd
 80043da:	487d      	ldr	r0, [pc, #500]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 80043dc:	f00b fb49 	bl	800fa72 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d904      	bls.n	80043f2 <HAL_RCC_OscConfig+0x7d6>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043f0:	d904      	bls.n	80043fc <HAL_RCC_OscConfig+0x7e0>
 80043f2:	f240 21ce 	movw	r1, #718	; 0x2ce
 80043f6:	4876      	ldr	r0, [pc, #472]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 80043f8:	f00b fb3b 	bl	800fa72 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_RCC_OscConfig+0x7f0>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004408:	2b80      	cmp	r3, #128	; 0x80
 800440a:	d904      	bls.n	8004416 <HAL_RCC_OscConfig+0x7fa>
 800440c:	f240 21cf 	movw	r1, #719	; 0x2cf
 8004410:	486f      	ldr	r0, [pc, #444]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 8004412:	f00b fb2e 	bl	800fa72 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_RCC_OscConfig+0x80a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004422:	2b80      	cmp	r3, #128	; 0x80
 8004424:	d904      	bls.n	8004430 <HAL_RCC_OscConfig+0x814>
 8004426:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 800442a:	4869      	ldr	r0, [pc, #420]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 800442c:	f00b fb21 	bl	800fa72 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_RCC_OscConfig+0x824>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443c:	2b80      	cmp	r3, #128	; 0x80
 800443e:	d904      	bls.n	800444a <HAL_RCC_OscConfig+0x82e>
 8004440:	f240 21d1 	movw	r1, #721	; 0x2d1
 8004444:	4862      	ldr	r0, [pc, #392]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 8004446:	f00b fb14 	bl	800fa72 <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800444e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004452:	d304      	bcc.n	800445e <HAL_RCC_OscConfig+0x842>
 8004454:	f240 21d2 	movw	r1, #722	; 0x2d2
 8004458:	485d      	ldr	r0, [pc, #372]	; (80045d0 <HAL_RCC_OscConfig+0x9b4>)
 800445a:	f00b fb0a 	bl	800fa72 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445e:	4b5b      	ldr	r3, [pc, #364]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a5a      	ldr	r2, [pc, #360]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004464:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446a:	f7fc faf3 	bl	8000a54 <HAL_GetTick>
 800446e:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x868>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004472:	f7fc faef 	bl	8000a54 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x868>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e09e      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004484:	4b51      	ldr	r3, [pc, #324]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1f0      	bne.n	8004472 <HAL_RCC_OscConfig+0x856>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004490:	4b4e      	ldr	r3, [pc, #312]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004492:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004494:	4b4f      	ldr	r3, [pc, #316]	; (80045d4 <HAL_RCC_OscConfig+0x9b8>)
 8004496:	4013      	ands	r3, r2
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044a0:	0112      	lsls	r2, r2, #4
 80044a2:	430a      	orrs	r2, r1
 80044a4:	4949      	ldr	r1, [pc, #292]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	628b      	str	r3, [r1, #40]	; 0x28
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	3b01      	subs	r3, #1
 80044b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b8:	3b01      	subs	r3, #1
 80044ba:	025b      	lsls	r3, r3, #9
 80044bc:	b29b      	uxth	r3, r3
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c4:	3b01      	subs	r3, #1
 80044c6:	041b      	lsls	r3, r3, #16
 80044c8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d2:	3b01      	subs	r3, #1
 80044d4:	061b      	lsls	r3, r3, #24
 80044d6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80044da:	493c      	ldr	r1, [pc, #240]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80044e0:	4b3a      	ldr	r3, [pc, #232]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80044e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e4:	4a39      	ldr	r2, [pc, #228]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL  PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80044ec:	4b37      	ldr	r3, [pc, #220]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80044ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044f0:	4b39      	ldr	r3, [pc, #228]	; (80045d8 <HAL_RCC_OscConfig+0x9bc>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80044f8:	00d2      	lsls	r2, r2, #3
 80044fa:	4934      	ldr	r1, [pc, #208]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004500:	4b32      	ldr	r3, [pc, #200]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004504:	f023 020c 	bic.w	r2, r3, #12
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450c:	492f      	ldr	r1, [pc, #188]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800450e:	4313      	orrs	r3, r2
 8004510:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004512:	4b2e      	ldr	r3, [pc, #184]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004516:	f023 0202 	bic.w	r2, r3, #2
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800451e:	492b      	ldr	r1, [pc, #172]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004520:	4313      	orrs	r3, r2
 8004522:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004524:	4b29      	ldr	r3, [pc, #164]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	4a28      	ldr	r2, [pc, #160]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800452a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800452e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004530:	4b26      	ldr	r3, [pc, #152]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004534:	4a25      	ldr	r2, [pc, #148]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004536:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800453a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800453c:	4b23      	ldr	r3, [pc, #140]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800453e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004540:	4a22      	ldr	r2, [pc, #136]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004542:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004546:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004548:	4b20      	ldr	r3, [pc, #128]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800454a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454c:	4a1f      	ldr	r2, [pc, #124]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800454e:	f043 0301 	orr.w	r3, r3, #1
 8004552:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004554:	4b1d      	ldr	r3, [pc, #116]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a1c      	ldr	r2, [pc, #112]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800455a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800455e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004560:	f7fc fa78 	bl	8000a54 <HAL_GetTick>
 8004564:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x95e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004568:	f7fc fa74 	bl	8000a54 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x95e>
          {
            return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e023      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800457a:	4b14      	ldr	r3, [pc, #80]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0f0      	beq.n	8004568 <HAL_RCC_OscConfig+0x94c>
 8004586:	e01b      	b.n	80045c0 <HAL_RCC_OscConfig+0x9a4>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004588:	4b10      	ldr	r3, [pc, #64]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a0f      	ldr	r2, [pc, #60]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 800458e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004594:	f7fc fa5e 	bl	8000a54 <HAL_GetTick>
 8004598:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x992>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800459c:	f7fc fa5a 	bl	8000a54 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x992>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e009      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045ae:	4b07      	ldr	r3, [pc, #28]	; (80045cc <HAL_RCC_OscConfig+0x9b0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1f0      	bne.n	800459c <HAL_RCC_OscConfig+0x980>
 80045ba:	e001      	b.n	80045c0 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <HAL_RCC_OscConfig+0x9a6>
    }
  }
  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3728      	adds	r7, #40	; 0x28
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	58024400 	.word	0x58024400
 80045d0:	08011740 	.word	0x08011740
 80045d4:	fffffc0c 	.word	0xfffffc0c
 80045d8:	ffff0007 	.word	0xffff0007

080045dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e345      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d003      	beq.n	8004600 <HAL_RCC_ClockConfig+0x24>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b3f      	cmp	r3, #63	; 0x3f
 80045fe:	d904      	bls.n	800460a <HAL_RCC_ClockConfig+0x2e>
 8004600:	f240 3152 	movw	r1, #850	; 0x352
 8004604:	4827      	ldr	r0, [pc, #156]	; (80046a4 <HAL_RCC_ClockConfig+0xc8>)
 8004606:	f00b fa34 	bl	800fa72 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d031      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d02e      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b02      	cmp	r3, #2
 800461a:	d02b      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2b03      	cmp	r3, #3
 8004620:	d028      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b04      	cmp	r3, #4
 8004626:	d025      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	2b05      	cmp	r3, #5
 800462c:	d022      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b06      	cmp	r3, #6
 8004632:	d01f      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	2b07      	cmp	r3, #7
 8004638:	d01c      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d019      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2b09      	cmp	r3, #9
 8004644:	d016      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b0a      	cmp	r3, #10
 800464a:	d013      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	2b0b      	cmp	r3, #11
 8004650:	d010      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b0c      	cmp	r3, #12
 8004656:	d00d      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b0d      	cmp	r3, #13
 800465c:	d00a      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b0e      	cmp	r3, #14
 8004662:	d007      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b0f      	cmp	r3, #15
 8004668:	d004      	beq.n	8004674 <HAL_RCC_ClockConfig+0x98>
 800466a:	f240 3153 	movw	r1, #851	; 0x353
 800466e:	480d      	ldr	r0, [pc, #52]	; (80046a4 <HAL_RCC_ClockConfig+0xc8>)
 8004670:	f00b f9ff 	bl	800fa72 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004674:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <HAL_RCC_ClockConfig+0xcc>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 030f 	and.w	r3, r3, #15
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d914      	bls.n	80046ac <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004682:	4b09      	ldr	r3, [pc, #36]	; (80046a8 <HAL_RCC_ClockConfig+0xcc>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f023 020f 	bic.w	r2, r3, #15
 800468a:	4907      	ldr	r1, [pc, #28]	; (80046a8 <HAL_RCC_ClockConfig+0xcc>)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	4313      	orrs	r3, r2
 8004690:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004692:	4b05      	ldr	r3, [pc, #20]	; (80046a8 <HAL_RCC_ClockConfig+0xcc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d005      	beq.n	80046ac <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e2eb      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
 80046a4:	08011740 	.word	0x08011740
 80046a8:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0304 	and.w	r3, r3, #4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d029      	beq.n	800470c <HAL_RCC_ClockConfig+0x130>
  {
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691a      	ldr	r2, [r3, #16]
 80046bc:	4b9a      	ldr	r3, [pc, #616]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d921      	bls.n	800470c <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d014      	beq.n	80046fa <HAL_RCC_ClockConfig+0x11e>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	2b40      	cmp	r3, #64	; 0x40
 80046d6:	d010      	beq.n	80046fa <HAL_RCC_ClockConfig+0x11e>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	2b50      	cmp	r3, #80	; 0x50
 80046de:	d00c      	beq.n	80046fa <HAL_RCC_ClockConfig+0x11e>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	2b60      	cmp	r3, #96	; 0x60
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x11e>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	691b      	ldr	r3, [r3, #16]
 80046ec:	2b70      	cmp	r3, #112	; 0x70
 80046ee:	d004      	beq.n	80046fa <HAL_RCC_ClockConfig+0x11e>
 80046f0:	f240 316e 	movw	r1, #878	; 0x36e
 80046f4:	488d      	ldr	r0, [pc, #564]	; (800492c <HAL_RCC_ClockConfig+0x350>)
 80046f6:	f00b f9bc 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80046fa:	4b8b      	ldr	r3, [pc, #556]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	4988      	ldr	r1, [pc, #544]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 8004708:	4313      	orrs	r3, r2
 800470a:	618b      	str	r3, [r1, #24]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0308 	and.w	r3, r3, #8
 8004714:	2b00      	cmp	r3, #0
 8004716:	d029      	beq.n	800476c <HAL_RCC_ClockConfig+0x190>
  {
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	695a      	ldr	r2, [r3, #20]
 800471c:	4b82      	ldr	r3, [pc, #520]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 800471e:	69db      	ldr	r3, [r3, #28]
 8004720:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004724:	429a      	cmp	r2, r3
 8004726:	d921      	bls.n	800476c <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d014      	beq.n	800475a <HAL_RCC_ClockConfig+0x17e>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	2b40      	cmp	r3, #64	; 0x40
 8004736:	d010      	beq.n	800475a <HAL_RCC_ClockConfig+0x17e>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	2b50      	cmp	r3, #80	; 0x50
 800473e:	d00c      	beq.n	800475a <HAL_RCC_ClockConfig+0x17e>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	2b60      	cmp	r3, #96	; 0x60
 8004746:	d008      	beq.n	800475a <HAL_RCC_ClockConfig+0x17e>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	2b70      	cmp	r3, #112	; 0x70
 800474e:	d004      	beq.n	800475a <HAL_RCC_ClockConfig+0x17e>
 8004750:	f44f 715e 	mov.w	r1, #888	; 0x378
 8004754:	4875      	ldr	r0, [pc, #468]	; (800492c <HAL_RCC_ClockConfig+0x350>)
 8004756:	f00b f98c 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800475a:	4b73      	ldr	r3, [pc, #460]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	4970      	ldr	r1, [pc, #448]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 8004768:	4313      	orrs	r3, r2
 800476a:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0310 	and.w	r3, r3, #16
 8004774:	2b00      	cmp	r3, #0
 8004776:	d02d      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x1f8>
  {
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699a      	ldr	r2, [r3, #24]
 800477c:	4b6a      	ldr	r3, [pc, #424]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 800477e:	69db      	ldr	r3, [r3, #28]
 8004780:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004784:	429a      	cmp	r2, r3
 8004786:	d925      	bls.n	80047d4 <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d018      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x1e6>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004798:	d013      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x1e6>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80047a2:	d00e      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x1e6>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80047ac:	d009      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x1e6>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047b6:	d004      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x1e6>
 80047b8:	f240 3182 	movw	r1, #898	; 0x382
 80047bc:	485b      	ldr	r0, [pc, #364]	; (800492c <HAL_RCC_ClockConfig+0x350>)
 80047be:	f00b f958 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80047c2:	4b59      	ldr	r3, [pc, #356]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	4956      	ldr	r1, [pc, #344]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0320 	and.w	r3, r3, #32
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d029      	beq.n	8004834 <HAL_RCC_ClockConfig+0x258>
  {
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	69da      	ldr	r2, [r3, #28]
 80047e4:	4b50      	ldr	r3, [pc, #320]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d921      	bls.n	8004834 <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69db      	ldr	r3, [r3, #28]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d014      	beq.n	8004822 <HAL_RCC_ClockConfig+0x246>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	69db      	ldr	r3, [r3, #28]
 80047fc:	2b40      	cmp	r3, #64	; 0x40
 80047fe:	d010      	beq.n	8004822 <HAL_RCC_ClockConfig+0x246>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	2b50      	cmp	r3, #80	; 0x50
 8004806:	d00c      	beq.n	8004822 <HAL_RCC_ClockConfig+0x246>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	2b60      	cmp	r3, #96	; 0x60
 800480e:	d008      	beq.n	8004822 <HAL_RCC_ClockConfig+0x246>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	2b70      	cmp	r3, #112	; 0x70
 8004816:	d004      	beq.n	8004822 <HAL_RCC_ClockConfig+0x246>
 8004818:	f44f 7163 	mov.w	r1, #908	; 0x38c
 800481c:	4843      	ldr	r0, [pc, #268]	; (800492c <HAL_RCC_ClockConfig+0x350>)
 800481e:	f00b f928 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004822:	4b41      	ldr	r3, [pc, #260]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69db      	ldr	r3, [r3, #28]
 800482e:	493e      	ldr	r1, [pc, #248]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 8004830:	4313      	orrs	r3, r2
 8004832:	620b      	str	r3, [r1, #32]
    }
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d039      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x2d8>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68da      	ldr	r2, [r3, #12]
 8004844:	4b38      	ldr	r3, [pc, #224]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f003 030f 	and.w	r3, r3, #15
 800484c:	429a      	cmp	r2, r3
 800484e:	d931      	bls.n	80048b4 <HAL_RCC_ClockConfig+0x2d8>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d024      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	2b08      	cmp	r3, #8
 800485e:	d020      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	2b09      	cmp	r3, #9
 8004866:	d01c      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	2b0a      	cmp	r3, #10
 800486e:	d018      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	2b0b      	cmp	r3, #11
 8004876:	d014      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	2b0c      	cmp	r3, #12
 800487e:	d010      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	2b0d      	cmp	r3, #13
 8004886:	d00c      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	2b0e      	cmp	r3, #14
 800488e:	d008      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	2b0f      	cmp	r3, #15
 8004896:	d004      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2c6>
 8004898:	f240 3197 	movw	r1, #919	; 0x397
 800489c:	4823      	ldr	r0, [pc, #140]	; (800492c <HAL_RCC_ClockConfig+0x350>)
 800489e:	f00b f8e8 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048a2:	4b21      	ldr	r3, [pc, #132]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	f023 020f 	bic.w	r2, r3, #15
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	491e      	ldr	r1, [pc, #120]	; (8004928 <HAL_RCC_ClockConfig+0x34c>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	618b      	str	r3, [r1, #24]
    }
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 80a2 	beq.w	8004a06 <HAL_RCC_ClockConfig+0x42a>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d032      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048d2:	d02d      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80048dc:	d028      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80048e6:	d023      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 80048f0:	d01e      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048fa:	d019      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 8004904:	d014      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 800490e:	d00f      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004918:	d00a      	beq.n	8004930 <HAL_RCC_ClockConfig+0x354>
 800491a:	f240 319f 	movw	r1, #927	; 0x39f
 800491e:	4803      	ldr	r0, [pc, #12]	; (800492c <HAL_RCC_ClockConfig+0x350>)
 8004920:	f00b f8a7 	bl	800fa72 <assert_failed>
 8004924:	e004      	b.n	8004930 <HAL_RCC_ClockConfig+0x354>
 8004926:	bf00      	nop
 8004928:	58024400 	.word	0x58024400
 800492c:	08011740 	.word	0x08011740
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d010      	beq.n	800495a <HAL_RCC_ClockConfig+0x37e>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00c      	beq.n	800495a <HAL_RCC_ClockConfig+0x37e>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d008      	beq.n	800495a <HAL_RCC_ClockConfig+0x37e>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b03      	cmp	r3, #3
 800494e:	d004      	beq.n	800495a <HAL_RCC_ClockConfig+0x37e>
 8004950:	f44f 7168 	mov.w	r1, #928	; 0x3a0
 8004954:	4858      	ldr	r0, [pc, #352]	; (8004ab8 <HAL_RCC_ClockConfig+0x4dc>)
 8004956:	f00b f88c 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800495a:	4b58      	ldr	r3, [pc, #352]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	4955      	ldr	r1, [pc, #340]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 8004968:	4313      	orrs	r3, r2
 800496a:	618b      	str	r3, [r1, #24]
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	2b02      	cmp	r3, #2
 8004972:	d107      	bne.n	8004984 <HAL_RCC_ClockConfig+0x3a8>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004974:	4b51      	ldr	r3, [pc, #324]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d121      	bne.n	80049c4 <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e17b      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b03      	cmp	r3, #3
 800498a:	d107      	bne.n	800499c <HAL_RCC_ClockConfig+0x3c0>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800498c:	4b4b      	ldr	r3, [pc, #300]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d115      	bne.n	80049c4 <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e16f      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d107      	bne.n	80049b4 <HAL_RCC_ClockConfig+0x3d8>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80049a4:	4b45      	ldr	r3, [pc, #276]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d109      	bne.n	80049c4 <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e163      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049b4:	4b41      	ldr	r3, [pc, #260]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d101      	bne.n	80049c4 <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e15b      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049c4:	4b3d      	ldr	r3, [pc, #244]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	f023 0207 	bic.w	r2, r3, #7
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	493a      	ldr	r1, [pc, #232]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d6:	f7fc f83d 	bl	8000a54 <HAL_GetTick>
 80049da:	60f8      	str	r0, [r7, #12]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049dc:	e00a      	b.n	80049f4 <HAL_RCC_ClockConfig+0x418>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049de:	f7fc f839 	bl	8000a54 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_ClockConfig+0x418>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e143      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049f4:	4b31      	ldr	r3, [pc, #196]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d1eb      	bne.n	80049de <HAL_RCC_ClockConfig+0x402>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d039      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x4aa>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68da      	ldr	r2, [r3, #12]
 8004a16:	4b29      	ldr	r3, [pc, #164]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d231      	bcs.n	8004a86 <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d024      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d020      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	2b09      	cmp	r3, #9
 8004a38:	d01c      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	2b0a      	cmp	r3, #10
 8004a40:	d018      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	2b0b      	cmp	r3, #11
 8004a48:	d014      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	2b0c      	cmp	r3, #12
 8004a50:	d010      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	2b0d      	cmp	r3, #13
 8004a58:	d00c      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	2b0e      	cmp	r3, #14
 8004a60:	d008      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	2b0f      	cmp	r3, #15
 8004a68:	d004      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x498>
 8004a6a:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8004a6e:	4812      	ldr	r0, [pc, #72]	; (8004ab8 <HAL_RCC_ClockConfig+0x4dc>)
 8004a70:	f00a ffff 	bl	800fa72 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a74:	4b11      	ldr	r3, [pc, #68]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	f023 020f 	bic.w	r2, r3, #15
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	490e      	ldr	r1, [pc, #56]	; (8004abc <HAL_RCC_ClockConfig+0x4e0>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	618b      	str	r3, [r1, #24]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a86:	4b0e      	ldr	r3, [pc, #56]	; (8004ac0 <HAL_RCC_ClockConfig+0x4e4>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d217      	bcs.n	8004ac4 <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a94:	4b0a      	ldr	r3, [pc, #40]	; (8004ac0 <HAL_RCC_ClockConfig+0x4e4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f023 020f 	bic.w	r2, r3, #15
 8004a9c:	4908      	ldr	r1, [pc, #32]	; (8004ac0 <HAL_RCC_ClockConfig+0x4e4>)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa4:	4b06      	ldr	r3, [pc, #24]	; (8004ac0 <HAL_RCC_ClockConfig+0x4e4>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d008      	beq.n	8004ac4 <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e0e2      	b.n	8004c7c <HAL_RCC_ClockConfig+0x6a0>
 8004ab6:	bf00      	nop
 8004ab8:	08011740 	.word	0x08011740
 8004abc:	58024400 	.word	0x58024400
 8004ac0:	52002000 	.word	0x52002000
    }
 }

  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d029      	beq.n	8004b24 <HAL_RCC_ClockConfig+0x548>
 {
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	4b6b      	ldr	r3, [pc, #428]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d221      	bcs.n	8004b24 <HAL_RCC_ClockConfig+0x548>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d014      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x536>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	2b40      	cmp	r3, #64	; 0x40
 8004aee:	d010      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x536>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	2b50      	cmp	r3, #80	; 0x50
 8004af6:	d00c      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x536>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2b60      	cmp	r3, #96	; 0x60
 8004afe:	d008      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x536>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	2b70      	cmp	r3, #112	; 0x70
 8004b06:	d004      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x536>
 8004b08:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8004b0c:	485e      	ldr	r0, [pc, #376]	; (8004c88 <HAL_RCC_ClockConfig+0x6ac>)
 8004b0e:	f00a ffb0 	bl	800fa72 <assert_failed>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b12:	4b5c      	ldr	r3, [pc, #368]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	4959      	ldr	r1, [pc, #356]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	618b      	str	r3, [r1, #24]
   }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0308 	and.w	r3, r3, #8
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d029      	beq.n	8004b84 <HAL_RCC_ClockConfig+0x5a8>
 {
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	695a      	ldr	r2, [r3, #20]
 8004b34:	4b53      	ldr	r3, [pc, #332]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004b36:	69db      	ldr	r3, [r3, #28]
 8004b38:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d221      	bcs.n	8004b84 <HAL_RCC_ClockConfig+0x5a8>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d014      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x596>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	2b40      	cmp	r3, #64	; 0x40
 8004b4e:	d010      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x596>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	2b50      	cmp	r3, #80	; 0x50
 8004b56:	d00c      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x596>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	2b60      	cmp	r3, #96	; 0x60
 8004b5e:	d008      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x596>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	2b70      	cmp	r3, #112	; 0x70
 8004b66:	d004      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x596>
 8004b68:	f240 31fe 	movw	r1, #1022	; 0x3fe
 8004b6c:	4846      	ldr	r0, [pc, #280]	; (8004c88 <HAL_RCC_ClockConfig+0x6ac>)
 8004b6e:	f00a ff80 	bl	800fa72 <assert_failed>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b72:	4b44      	ldr	r3, [pc, #272]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	4941      	ldr	r1, [pc, #260]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0310 	and.w	r3, r3, #16
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d02d      	beq.n	8004bec <HAL_RCC_ClockConfig+0x610>
 {
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	4b3b      	ldr	r3, [pc, #236]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004b96:	69db      	ldr	r3, [r3, #28]
 8004b98:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d225      	bcs.n	8004bec <HAL_RCC_ClockConfig+0x610>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d018      	beq.n	8004bda <HAL_RCC_ClockConfig+0x5fe>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bb0:	d013      	beq.n	8004bda <HAL_RCC_ClockConfig+0x5fe>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004bba:	d00e      	beq.n	8004bda <HAL_RCC_ClockConfig+0x5fe>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004bc4:	d009      	beq.n	8004bda <HAL_RCC_ClockConfig+0x5fe>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004bce:	d004      	beq.n	8004bda <HAL_RCC_ClockConfig+0x5fe>
 8004bd0:	f44f 6181 	mov.w	r1, #1032	; 0x408
 8004bd4:	482c      	ldr	r0, [pc, #176]	; (8004c88 <HAL_RCC_ClockConfig+0x6ac>)
 8004bd6:	f00a ff4c 	bl	800fa72 <assert_failed>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bda:	4b2a      	ldr	r3, [pc, #168]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	4927      	ldr	r1, [pc, #156]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0320 	and.w	r3, r3, #32
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d029      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x670>
 {
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	4b21      	ldr	r3, [pc, #132]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d221      	bcs.n	8004c4c <HAL_RCC_ClockConfig+0x670>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d014      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x65e>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	2b40      	cmp	r3, #64	; 0x40
 8004c16:	d010      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x65e>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	69db      	ldr	r3, [r3, #28]
 8004c1c:	2b50      	cmp	r3, #80	; 0x50
 8004c1e:	d00c      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x65e>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	69db      	ldr	r3, [r3, #28]
 8004c24:	2b60      	cmp	r3, #96	; 0x60
 8004c26:	d008      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x65e>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	69db      	ldr	r3, [r3, #28]
 8004c2c:	2b70      	cmp	r3, #112	; 0x70
 8004c2e:	d004      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x65e>
 8004c30:	f240 4112 	movw	r1, #1042	; 0x412
 8004c34:	4814      	ldr	r0, [pc, #80]	; (8004c88 <HAL_RCC_ClockConfig+0x6ac>)
 8004c36:	f00a ff1c 	bl	800fa72 <assert_failed>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004c3a:	4b12      	ldr	r3, [pc, #72]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	490f      	ldr	r1, [pc, #60]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	620b      	str	r3, [r1, #32]
   }
 }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c4c:	f000 f824 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 8004c50:	4601      	mov	r1, r0
 8004c52:	4b0c      	ldr	r3, [pc, #48]	; (8004c84 <HAL_RCC_ClockConfig+0x6a8>)
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	0a1b      	lsrs	r3, r3, #8
 8004c58:	f003 030f 	and.w	r3, r3, #15
 8004c5c:	4a0b      	ldr	r2, [pc, #44]	; (8004c8c <HAL_RCC_ClockConfig+0x6b0>)
 8004c5e:	5cd3      	ldrb	r3, [r2, r3]
 8004c60:	f003 031f 	and.w	r3, r3, #31
 8004c64:	fa21 f303 	lsr.w	r3, r1, r3
 8004c68:	4a09      	ldr	r2, [pc, #36]	; (8004c90 <HAL_RCC_ClockConfig+0x6b4>)
 8004c6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004c6c:	4b09      	ldr	r3, [pc, #36]	; (8004c94 <HAL_RCC_ClockConfig+0x6b8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7fb fea5 	bl	80009c0 <HAL_InitTick>
 8004c76:	4603      	mov	r3, r0
 8004c78:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004c7a:	7afb      	ldrb	r3, [r7, #11]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	58024400 	.word	0x58024400
 8004c88:	08011740 	.word	0x08011740
 8004c8c:	080129f0 	.word	0x080129f0
 8004c90:	2400002c 	.word	0x2400002c
 8004c94:	24000000 	.word	0x24000000

08004c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b089      	sub	sp, #36	; 0x24
 8004c9c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c9e:	4baf      	ldr	r3, [pc, #700]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ca6:	2b18      	cmp	r3, #24
 8004ca8:	f200 814e 	bhi.w	8004f48 <HAL_RCC_GetSysClockFreq+0x2b0>
 8004cac:	a201      	add	r2, pc, #4	; (adr r2, 8004cb4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004d19 	.word	0x08004d19
 8004cb8:	08004f49 	.word	0x08004f49
 8004cbc:	08004f49 	.word	0x08004f49
 8004cc0:	08004f49 	.word	0x08004f49
 8004cc4:	08004f49 	.word	0x08004f49
 8004cc8:	08004f49 	.word	0x08004f49
 8004ccc:	08004f49 	.word	0x08004f49
 8004cd0:	08004f49 	.word	0x08004f49
 8004cd4:	08004d3f 	.word	0x08004d3f
 8004cd8:	08004f49 	.word	0x08004f49
 8004cdc:	08004f49 	.word	0x08004f49
 8004ce0:	08004f49 	.word	0x08004f49
 8004ce4:	08004f49 	.word	0x08004f49
 8004ce8:	08004f49 	.word	0x08004f49
 8004cec:	08004f49 	.word	0x08004f49
 8004cf0:	08004f49 	.word	0x08004f49
 8004cf4:	08004d45 	.word	0x08004d45
 8004cf8:	08004f49 	.word	0x08004f49
 8004cfc:	08004f49 	.word	0x08004f49
 8004d00:	08004f49 	.word	0x08004f49
 8004d04:	08004f49 	.word	0x08004f49
 8004d08:	08004f49 	.word	0x08004f49
 8004d0c:	08004f49 	.word	0x08004f49
 8004d10:	08004f49 	.word	0x08004f49
 8004d14:	08004d4b 	.word	0x08004d4b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d18:	4b90      	ldr	r3, [pc, #576]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0320 	and.w	r3, r3, #32
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d009      	beq.n	8004d38 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004d24:	4b8d      	ldr	r3, [pc, #564]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	08db      	lsrs	r3, r3, #3
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	4a8c      	ldr	r2, [pc, #560]	; (8004f60 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
 8004d34:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004d36:	e10a      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004d38:	4b89      	ldr	r3, [pc, #548]	; (8004f60 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004d3a:	61bb      	str	r3, [r7, #24]
    break;
 8004d3c:	e107      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004d3e:	4b89      	ldr	r3, [pc, #548]	; (8004f64 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004d40:	61bb      	str	r3, [r7, #24]
    break;
 8004d42:	e104      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004d44:	4b88      	ldr	r3, [pc, #544]	; (8004f68 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8004d46:	61bb      	str	r3, [r7, #24]
    break;
 8004d48:	e101      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d4a:	4b84      	ldr	r3, [pc, #528]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004d54:	4b81      	ldr	r3, [pc, #516]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	091b      	lsrs	r3, r3, #4
 8004d5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d5e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d60:	4b7e      	ldr	r3, [pc, #504]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004d6a:	4b7c      	ldr	r3, [pc, #496]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6e:	08db      	lsrs	r3, r3, #3
 8004d70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
 8004d7a:	ee07 3a90 	vmov	s15, r3
 8004d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d82:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80da 	beq.w	8004f42 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d05a      	beq.n	8004e4a <HAL_RCC_GetSysClockFreq+0x1b2>
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d302      	bcc.n	8004d9e <HAL_RCC_GetSysClockFreq+0x106>
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d078      	beq.n	8004e8e <HAL_RCC_GetSysClockFreq+0x1f6>
 8004d9c:	e099      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d9e:	4b6f      	ldr	r3, [pc, #444]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0320 	and.w	r3, r3, #32
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d02d      	beq.n	8004e06 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004daa:	4b6c      	ldr	r3, [pc, #432]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	08db      	lsrs	r3, r3, #3
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	4a6a      	ldr	r2, [pc, #424]	; (8004f60 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004db6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dba:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	ee07 3a90 	vmov	s15, r3
 8004dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	ee07 3a90 	vmov	s15, r3
 8004dcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dd4:	4b61      	ldr	r3, [pc, #388]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ddc:	ee07 3a90 	vmov	s15, r3
 8004de0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004de4:	ed97 6a02 	vldr	s12, [r7, #8]
 8004de8:	eddf 5a60 	vldr	s11, [pc, #384]	; 8004f6c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004dec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004df0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004df4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004df8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e00:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004e04:	e087      	b.n	8004f16 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	ee07 3a90 	vmov	s15, r3
 8004e0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e10:	eddf 6a57 	vldr	s13, [pc, #348]	; 8004f70 <HAL_RCC_GetSysClockFreq+0x2d8>
 8004e14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e18:	4b50      	ldr	r3, [pc, #320]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e20:	ee07 3a90 	vmov	s15, r3
 8004e24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e28:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e2c:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8004f6c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004e30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e48:	e065      	b.n	8004f16 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	ee07 3a90 	vmov	s15, r3
 8004e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e54:	eddf 6a47 	vldr	s13, [pc, #284]	; 8004f74 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004e58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e5c:	4b3f      	ldr	r3, [pc, #252]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e64:	ee07 3a90 	vmov	s15, r3
 8004e68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e70:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8004f6c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004e74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e7c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e88:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e8c:	e043      	b.n	8004f16 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	ee07 3a90 	vmov	s15, r3
 8004e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e98:	eddf 6a37 	vldr	s13, [pc, #220]	; 8004f78 <HAL_RCC_GetSysClockFreq+0x2e0>
 8004e9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ea0:	4b2e      	ldr	r3, [pc, #184]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea8:	ee07 3a90 	vmov	s15, r3
 8004eac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eb0:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eb4:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8004f6c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004eb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ebc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ec0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ec4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ecc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ed0:	e021      	b.n	8004f16 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	ee07 3a90 	vmov	s15, r3
 8004ed8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004edc:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004f74 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004ee0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ee4:	4b1d      	ldr	r3, [pc, #116]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eec:	ee07 3a90 	vmov	s15, r3
 8004ef0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ef4:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ef8:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8004f6c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004efc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f04:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f10:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f14:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004f16:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1a:	0a5b      	lsrs	r3, r3, #9
 8004f1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f20:	3301      	adds	r3, #1
 8004f22:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	ee07 3a90 	vmov	s15, r3
 8004f2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f3a:	ee17 3a90 	vmov	r3, s15
 8004f3e:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004f40:	e005      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	61bb      	str	r3, [r7, #24]
    break;
 8004f46:	e002      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8004f48:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004f4a:	61bb      	str	r3, [r7, #24]
    break;
 8004f4c:	bf00      	nop
  }

  return sysclockfreq;
 8004f4e:	69bb      	ldr	r3, [r7, #24]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3724      	adds	r7, #36	; 0x24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr
 8004f5c:	58024400 	.word	0x58024400
 8004f60:	03d09000 	.word	0x03d09000
 8004f64:	003d0900 	.word	0x003d0900
 8004f68:	007a1200 	.word	0x007a1200
 8004f6c:	46000000 	.word	0x46000000
 8004f70:	4c742400 	.word	0x4c742400
 8004f74:	4a742400 	.word	0x4a742400
 8004f78:	4af42400 	.word	0x4af42400

08004f7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f80:	f001 fc94 	bl	80068ac <HAL_RCCEx_GetD1SysClockFreq>
 8004f84:	4601      	mov	r1, r0
 8004f86:	4b08      	ldr	r3, [pc, #32]	; (8004fa8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f003 030f 	and.w	r3, r3, #15
 8004f8e:	4a07      	ldr	r2, [pc, #28]	; (8004fac <HAL_RCC_GetHCLKFreq+0x30>)
 8004f90:	5cd3      	ldrb	r3, [r2, r3]
 8004f92:	f003 031f 	and.w	r3, r3, #31
 8004f96:	fa21 f303 	lsr.w	r3, r1, r3
 8004f9a:	4a05      	ldr	r2, [pc, #20]	; (8004fb0 <HAL_RCC_GetHCLKFreq+0x34>)
 8004f9c:	6013      	str	r3, [r2, #0]
  return SystemD2Clock;
 8004f9e:	4b04      	ldr	r3, [pc, #16]	; (8004fb0 <HAL_RCC_GetHCLKFreq+0x34>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	58024400 	.word	0x58024400
 8004fac:	080129f0 	.word	0x080129f0
 8004fb0:	24000030 	.word	0x24000030

08004fb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004fb8:	f7ff ffe0 	bl	8004f7c <HAL_RCC_GetHCLKFreq>
 8004fbc:	4601      	mov	r1, r0
 8004fbe:	4b06      	ldr	r3, [pc, #24]	; (8004fd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	091b      	lsrs	r3, r3, #4
 8004fc4:	f003 0307 	and.w	r3, r3, #7
 8004fc8:	4a04      	ldr	r2, [pc, #16]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fca:	5cd3      	ldrb	r3, [r2, r3]
 8004fcc:	f003 031f 	and.w	r3, r3, #31
 8004fd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	58024400 	.word	0x58024400
 8004fdc:	080129f0 	.word	0x080129f0

08004fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004fe4:	f7ff ffca 	bl	8004f7c <HAL_RCC_GetHCLKFreq>
 8004fe8:	4601      	mov	r1, r0
 8004fea:	4b06      	ldr	r3, [pc, #24]	; (8005004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fec:	69db      	ldr	r3, [r3, #28]
 8004fee:	0a1b      	lsrs	r3, r3, #8
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	4a04      	ldr	r2, [pc, #16]	; (8005008 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ff6:	5cd3      	ldrb	r3, [r2, r3]
 8004ff8:	f003 031f 	and.w	r3, r3, #31
 8004ffc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005000:	4618      	mov	r0, r3
 8005002:	bd80      	pop	{r7, pc}
 8005004:	58024400 	.word	0x58024400
 8005008:	080129f0 	.word	0x080129f0

0800500c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005014:	2300      	movs	r3, #0
 8005016:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005018:	2300      	movs	r3, #0
 800501a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d03d      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800502c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005030:	d013      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8005032:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005036:	d802      	bhi.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005038:	2b00      	cmp	r3, #0
 800503a:	d007      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x40>
 800503c:	e01f      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800503e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005042:	d013      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8005044:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005048:	d01c      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800504a:	e018      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800504c:	4baf      	ldr	r3, [pc, #700]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800504e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005050:	4aae      	ldr	r2, [pc, #696]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005052:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005056:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005058:	e015      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	3304      	adds	r3, #4
 800505e:	2102      	movs	r1, #2
 8005060:	4618      	mov	r0, r3
 8005062:	f001 fc3f 	bl	80068e4 <RCCEx_PLL2_Config>
 8005066:	4603      	mov	r3, r0
 8005068:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800506a:	e00c      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3324      	adds	r3, #36	; 0x24
 8005070:	2102      	movs	r1, #2
 8005072:	4618      	mov	r0, r3
 8005074:	f001 fd58 	bl	8006b28 <RCCEx_PLL3_Config>
 8005078:	4603      	mov	r3, r0
 800507a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800507c:	e003      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	75fb      	strb	r3, [r7, #23]
      break;
 8005082:	e000      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8005084:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005086:	7dfb      	ldrb	r3, [r7, #23]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d109      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800508c:	4b9f      	ldr	r3, [pc, #636]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800508e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005090:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005098:	499c      	ldr	r1, [pc, #624]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800509a:	4313      	orrs	r3, r2
 800509c:	650b      	str	r3, [r1, #80]	; 0x50
 800509e:	e001      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050a0:	7dfb      	ldrb	r3, [r7, #23]
 80050a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d03d      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	d826      	bhi.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80050b8:	a201      	add	r2, pc, #4	; (adr r2, 80050c0 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 80050ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050be:	bf00      	nop
 80050c0:	080050d5 	.word	0x080050d5
 80050c4:	080050e3 	.word	0x080050e3
 80050c8:	080050f5 	.word	0x080050f5
 80050cc:	0800510d 	.word	0x0800510d
 80050d0:	0800510d 	.word	0x0800510d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050d4:	4b8d      	ldr	r3, [pc, #564]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d8:	4a8c      	ldr	r2, [pc, #560]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80050e0:	e015      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	3304      	adds	r3, #4
 80050e6:	2100      	movs	r1, #0
 80050e8:	4618      	mov	r0, r3
 80050ea:	f001 fbfb 	bl	80068e4 <RCCEx_PLL2_Config>
 80050ee:	4603      	mov	r3, r0
 80050f0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80050f2:	e00c      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3324      	adds	r3, #36	; 0x24
 80050f8:	2100      	movs	r1, #0
 80050fa:	4618      	mov	r0, r3
 80050fc:	f001 fd14 	bl	8006b28 <RCCEx_PLL3_Config>
 8005100:	4603      	mov	r3, r0
 8005102:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005104:	e003      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	75fb      	strb	r3, [r7, #23]
      break;
 800510a:	e000      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 800510c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800510e:	7dfb      	ldrb	r3, [r7, #23]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d109      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005114:	4b7d      	ldr	r3, [pc, #500]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005118:	f023 0207 	bic.w	r2, r3, #7
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005120:	497a      	ldr	r1, [pc, #488]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005122:	4313      	orrs	r3, r2
 8005124:	650b      	str	r3, [r1, #80]	; 0x50
 8005126:	e001      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005128:	7dfb      	ldrb	r3, [r7, #23]
 800512a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005134:	2b00      	cmp	r3, #0
 8005136:	d03e      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800513c:	2b80      	cmp	r3, #128	; 0x80
 800513e:	d01c      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8005140:	2b80      	cmp	r3, #128	; 0x80
 8005142:	d804      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x142>
 8005144:	2b00      	cmp	r3, #0
 8005146:	d008      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005148:	2b40      	cmp	r3, #64	; 0x40
 800514a:	d00d      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800514c:	e01e      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x180>
 800514e:	2bc0      	cmp	r3, #192	; 0xc0
 8005150:	d01f      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005152:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005156:	d01e      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005158:	e018      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800515a:	4b6c      	ldr	r3, [pc, #432]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515e:	4a6b      	ldr	r2, [pc, #428]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005164:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005166:	e017      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3304      	adds	r3, #4
 800516c:	2100      	movs	r1, #0
 800516e:	4618      	mov	r0, r3
 8005170:	f001 fbb8 	bl	80068e4 <RCCEx_PLL2_Config>
 8005174:	4603      	mov	r3, r0
 8005176:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005178:	e00e      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	3324      	adds	r3, #36	; 0x24
 800517e:	2100      	movs	r1, #0
 8005180:	4618      	mov	r0, r3
 8005182:	f001 fcd1 	bl	8006b28 <RCCEx_PLL3_Config>
 8005186:	4603      	mov	r3, r0
 8005188:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800518a:	e005      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	75fb      	strb	r3, [r7, #23]
      break;
 8005190:	e002      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8005192:	bf00      	nop
 8005194:	e000      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8005196:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005198:	7dfb      	ldrb	r3, [r7, #23]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d109      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800519e:	4b5b      	ldr	r3, [pc, #364]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80051a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051aa:	4958      	ldr	r1, [pc, #352]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	650b      	str	r3, [r1, #80]	; 0x50
 80051b0:	e001      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b2:	7dfb      	ldrb	r3, [r7, #23]
 80051b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d044      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80051c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051cc:	d01f      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80051ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051d2:	d805      	bhi.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80051dc:	d00e      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 80051de:	e01f      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x214>
 80051e0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80051e4:	d01f      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 80051e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80051ea:	d01e      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80051ec:	e018      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051ee:	4b47      	ldr	r3, [pc, #284]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80051f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f2:	4a46      	ldr	r2, [pc, #280]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80051f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051f8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80051fa:	e017      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	3304      	adds	r3, #4
 8005200:	2100      	movs	r1, #0
 8005202:	4618      	mov	r0, r3
 8005204:	f001 fb6e 	bl	80068e4 <RCCEx_PLL2_Config>
 8005208:	4603      	mov	r3, r0
 800520a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800520c:	e00e      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3324      	adds	r3, #36	; 0x24
 8005212:	2100      	movs	r1, #0
 8005214:	4618      	mov	r0, r3
 8005216:	f001 fc87 	bl	8006b28 <RCCEx_PLL3_Config>
 800521a:	4603      	mov	r3, r0
 800521c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800521e:	e005      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	75fb      	strb	r3, [r7, #23]
      break;
 8005224:	e002      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8005226:	bf00      	nop
 8005228:	e000      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800522a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800522c:	7dfb      	ldrb	r3, [r7, #23]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10a      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005232:	4b36      	ldr	r3, [pc, #216]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005236:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005240:	4932      	ldr	r1, [pc, #200]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005242:	4313      	orrs	r3, r2
 8005244:	658b      	str	r3, [r1, #88]	; 0x58
 8005246:	e001      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	7dfb      	ldrb	r3, [r7, #23]
 800524a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005254:	2b00      	cmp	r3, #0
 8005256:	d044      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800525e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005262:	d01f      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005264:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005268:	d805      	bhi.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800526e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005272:	d00e      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005274:	e01f      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8005276:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800527a:	d01f      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800527c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005280:	d01e      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005282:	e018      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005284:	4b21      	ldr	r3, [pc, #132]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005288:	4a20      	ldr	r2, [pc, #128]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800528a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800528e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005290:	e017      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	3304      	adds	r3, #4
 8005296:	2100      	movs	r1, #0
 8005298:	4618      	mov	r0, r3
 800529a:	f001 fb23 	bl	80068e4 <RCCEx_PLL2_Config>
 800529e:	4603      	mov	r3, r0
 80052a0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80052a2:	e00e      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	3324      	adds	r3, #36	; 0x24
 80052a8:	2100      	movs	r1, #0
 80052aa:	4618      	mov	r0, r3
 80052ac:	f001 fc3c 	bl	8006b28 <RCCEx_PLL3_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052b4:	e005      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	75fb      	strb	r3, [r7, #23]
      break;
 80052ba:	e002      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80052bc:	bf00      	nop
 80052be:	e000      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80052c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052c2:	7dfb      	ldrb	r3, [r7, #23]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10a      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80052c8:	4b10      	ldr	r3, [pc, #64]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80052ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052cc:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80052d6:	490d      	ldr	r1, [pc, #52]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	658b      	str	r3, [r1, #88]	; 0x58
 80052dc:	e001      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052de:	7dfb      	ldrb	r3, [r7, #23]
 80052e0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d035      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f2:	2b10      	cmp	r3, #16
 80052f4:	d00c      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x304>
 80052f6:	2b10      	cmp	r3, #16
 80052f8:	d802      	bhi.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d01b      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 80052fe:	e017      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005300:	2b20      	cmp	r3, #32
 8005302:	d00c      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x312>
 8005304:	2b30      	cmp	r3, #48	; 0x30
 8005306:	d018      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8005308:	e012      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800530a:	bf00      	nop
 800530c:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005310:	4baf      	ldr	r3, [pc, #700]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005314:	4aae      	ldr	r2, [pc, #696]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005316:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800531a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800531c:	e00e      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	3304      	adds	r3, #4
 8005322:	2102      	movs	r1, #2
 8005324:	4618      	mov	r0, r3
 8005326:	f001 fadd 	bl	80068e4 <RCCEx_PLL2_Config>
 800532a:	4603      	mov	r3, r0
 800532c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800532e:	e005      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	75fb      	strb	r3, [r7, #23]
      break;
 8005334:	e002      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005336:	bf00      	nop
 8005338:	e000      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800533a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800533c:	7dfb      	ldrb	r3, [r7, #23]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d109      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005342:	4ba3      	ldr	r3, [pc, #652]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005346:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800534e:	49a0      	ldr	r1, [pc, #640]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005350:	4313      	orrs	r3, r2
 8005352:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005354:	e001      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005356:	7dfb      	ldrb	r3, [r7, #23]
 8005358:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d042      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800536e:	d01f      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8005370:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005374:	d805      	bhi.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800537a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800537e:	d00e      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x392>
 8005380:	e01f      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8005382:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005386:	d01f      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005388:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800538c:	d01e      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800538e:	e018      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005390:	4b8f      	ldr	r3, [pc, #572]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005394:	4a8e      	ldr	r2, [pc, #568]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005396:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800539a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800539c:	e017      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3304      	adds	r3, #4
 80053a2:	2100      	movs	r1, #0
 80053a4:	4618      	mov	r0, r3
 80053a6:	f001 fa9d 	bl	80068e4 <RCCEx_PLL2_Config>
 80053aa:	4603      	mov	r3, r0
 80053ac:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80053ae:	e00e      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3324      	adds	r3, #36	; 0x24
 80053b4:	2100      	movs	r1, #0
 80053b6:	4618      	mov	r0, r3
 80053b8:	f001 fbb6 	bl	8006b28 <RCCEx_PLL3_Config>
 80053bc:	4603      	mov	r3, r0
 80053be:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80053c0:	e005      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	75fb      	strb	r3, [r7, #23]
      break;
 80053c6:	e002      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80053c8:	bf00      	nop
 80053ca:	e000      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80053cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053ce:	7dfb      	ldrb	r3, [r7, #23]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d109      	bne.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80053d4:	4b7e      	ldr	r3, [pc, #504]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e0:	497b      	ldr	r1, [pc, #492]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	650b      	str	r3, [r1, #80]	; 0x50
 80053e6:	e001      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053e8:	7dfb      	ldrb	r3, [r7, #23]
 80053ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d042      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005400:	d01b      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005402:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005406:	d805      	bhi.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d022      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x446>
 800540c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005410:	d00a      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005412:	e01b      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x440>
 8005414:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005418:	d01d      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 800541a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800541e:	d01c      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8005420:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005424:	d01b      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x452>
 8005426:	e011      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	3304      	adds	r3, #4
 800542c:	2101      	movs	r1, #1
 800542e:	4618      	mov	r0, r3
 8005430:	f001 fa58 	bl	80068e4 <RCCEx_PLL2_Config>
 8005434:	4603      	mov	r3, r0
 8005436:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005438:	e012      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3324      	adds	r3, #36	; 0x24
 800543e:	2101      	movs	r1, #1
 8005440:	4618      	mov	r0, r3
 8005442:	f001 fb71 	bl	8006b28 <RCCEx_PLL3_Config>
 8005446:	4603      	mov	r3, r0
 8005448:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800544a:	e009      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	75fb      	strb	r3, [r7, #23]
      break;
 8005450:	e006      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005452:	bf00      	nop
 8005454:	e004      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005456:	bf00      	nop
 8005458:	e002      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800545a:	bf00      	nop
 800545c:	e000      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800545e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005460:	7dfb      	ldrb	r3, [r7, #23]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d109      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005466:	4b5a      	ldr	r3, [pc, #360]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800546a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005472:	4957      	ldr	r1, [pc, #348]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005474:	4313      	orrs	r3, r2
 8005476:	650b      	str	r3, [r1, #80]	; 0x50
 8005478:	e001      	b.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800547a:	7dfb      	ldrb	r3, [r7, #23]
 800547c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d044      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005490:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005494:	d01b      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005496:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800549a:	d805      	bhi.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 800549c:	2b00      	cmp	r3, #0
 800549e:	d022      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80054a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054a4:	d00a      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80054a6:	e01b      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80054a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ac:	d01d      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80054ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054b2:	d01c      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80054b4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80054b8:	d01b      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80054ba:	e011      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3304      	adds	r3, #4
 80054c0:	2101      	movs	r1, #1
 80054c2:	4618      	mov	r0, r3
 80054c4:	f001 fa0e 	bl	80068e4 <RCCEx_PLL2_Config>
 80054c8:	4603      	mov	r3, r0
 80054ca:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80054cc:	e012      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	3324      	adds	r3, #36	; 0x24
 80054d2:	2101      	movs	r1, #1
 80054d4:	4618      	mov	r0, r3
 80054d6:	f001 fb27 	bl	8006b28 <RCCEx_PLL3_Config>
 80054da:	4603      	mov	r3, r0
 80054dc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80054de:	e009      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* HSE,  oscillator is used as source of SPI6 clock */
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	75fb      	strb	r3, [r7, #23]
      break;
 80054e4:	e006      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80054e6:	bf00      	nop
 80054e8:	e004      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80054ea:	bf00      	nop
 80054ec:	e002      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80054ee:	bf00      	nop
 80054f0:	e000      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80054f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054f4:	7dfb      	ldrb	r3, [r7, #23]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80054fa:	4b35      	ldr	r3, [pc, #212]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80054fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fe:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005508:	4931      	ldr	r1, [pc, #196]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800550a:	4313      	orrs	r3, r2
 800550c:	658b      	str	r3, [r1, #88]	; 0x58
 800550e:	e001      	b.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005510:	7dfb      	ldrb	r3, [r7, #23]
 8005512:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d02d      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005524:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005528:	d005      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800552a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800552e:	d009      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005530:	2b00      	cmp	r3, #0
 8005532:	d013      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8005534:	e00f      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005536:	4b26      	ldr	r3, [pc, #152]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553a:	4a25      	ldr	r2, [pc, #148]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800553c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005540:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005542:	e00c      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	3304      	adds	r3, #4
 8005548:	2101      	movs	r1, #1
 800554a:	4618      	mov	r0, r3
 800554c:	f001 f9ca 	bl	80068e4 <RCCEx_PLL2_Config>
 8005550:	4603      	mov	r3, r0
 8005552:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005554:	e003      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	75fb      	strb	r3, [r7, #23]
      break;
 800555a:	e000      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 800555c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800555e:	7dfb      	ldrb	r3, [r7, #23]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d109      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005564:	4b1a      	ldr	r3, [pc, #104]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005566:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005568:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005570:	4917      	ldr	r1, [pc, #92]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005572:	4313      	orrs	r3, r2
 8005574:	650b      	str	r3, [r1, #80]	; 0x50
 8005576:	e001      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	7dfb      	ldrb	r3, [r7, #23]
 800557a:	75bb      	strb	r3, [r7, #22]
    }
  }

#endif /*FDCAN1 || FDCAN2*/
  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d037      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558c:	2b03      	cmp	r3, #3
 800558e:	d81b      	bhi.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005590:	a201      	add	r2, pc, #4	; (adr r2, 8005598 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8005592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005596:	bf00      	nop
 8005598:	080055d5 	.word	0x080055d5
 800559c:	080055a9 	.word	0x080055a9
 80055a0:	080055b7 	.word	0x080055b7
 80055a4:	080055d5 	.word	0x080055d5
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055a8:	4b09      	ldr	r3, [pc, #36]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80055aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ac:	4a08      	ldr	r2, [pc, #32]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80055ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80055b4:	e00f      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	3304      	adds	r3, #4
 80055ba:	2102      	movs	r1, #2
 80055bc:	4618      	mov	r0, r3
 80055be:	f001 f991 	bl	80068e4 <RCCEx_PLL2_Config>
 80055c2:	4603      	mov	r3, r0
 80055c4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80055c6:	e006      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	75fb      	strb	r3, [r7, #23]
      break;
 80055cc:	e003      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 80055ce:	bf00      	nop
 80055d0:	58024400 	.word	0x58024400
      break;
 80055d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055d6:	7dfb      	ldrb	r3, [r7, #23]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10b      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80055dc:	4b04      	ldr	r3, [pc, #16]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055e0:	f023 0203 	bic.w	r2, r3, #3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055e8:	4901      	ldr	r1, [pc, #4]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	64cb      	str	r3, [r1, #76]	; 0x4c
 80055ee:	e003      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 80055f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f4:	7dfb      	ldrb	r3, [r7, #23]
 80055f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 829b 	beq.w	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800560c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005610:	f000 81a9 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800561a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800561e:	f000 81a2 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005628:	f5b3 5f0c 	cmp.w	r3, #8960	; 0x2300
 800562c:	f000 819b 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005636:	f5b3 5f4c 	cmp.w	r3, #13056	; 0x3300
 800563a:	f000 8194 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005644:	f5b3 4f86 	cmp.w	r3, #17152	; 0x4300
 8005648:	f000 818d 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005652:	f5b3 4fa6 	cmp.w	r3, #21248	; 0x5300
 8005656:	f000 8186 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005660:	f5b3 4fc6 	cmp.w	r3, #25344	; 0x6300
 8005664:	f000 817f 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800566e:	f5b3 4fe6 	cmp.w	r3, #29440	; 0x7300
 8005672:	f000 8178 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800567c:	f5b3 4f03 	cmp.w	r3, #33536	; 0x8300
 8005680:	f000 8171 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800568a:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 800568e:	f000 816a 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005698:	f5b3 4f23 	cmp.w	r3, #41728	; 0xa300
 800569c:	f000 8163 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056a6:	f5b3 4f33 	cmp.w	r3, #45824	; 0xb300
 80056aa:	f000 815c 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056b4:	f5b3 4f43 	cmp.w	r3, #49920	; 0xc300
 80056b8:	f000 8155 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056c2:	f5b3 4f53 	cmp.w	r3, #54016	; 0xd300
 80056c6:	f000 814e 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056d0:	f5b3 4f63 	cmp.w	r3, #58112	; 0xe300
 80056d4:	f000 8147 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056de:	f5b3 4f73 	cmp.w	r3, #62208	; 0xf300
 80056e2:	f000 8140 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056ec:	4aa8      	ldr	r2, [pc, #672]	; (8005990 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	f000 8139 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056fa:	4aa6      	ldr	r2, [pc, #664]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x988>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	f000 8132 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005708:	4aa3      	ldr	r2, [pc, #652]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x98c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	f000 812b 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005716:	4aa1      	ldr	r2, [pc, #644]	; (800599c <HAL_RCCEx_PeriphCLKConfig+0x990>)
 8005718:	4293      	cmp	r3, r2
 800571a:	f000 8124 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005724:	4a9e      	ldr	r2, [pc, #632]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005726:	4293      	cmp	r3, r2
 8005728:	f000 811d 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005732:	4a9c      	ldr	r2, [pc, #624]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x998>)
 8005734:	4293      	cmp	r3, r2
 8005736:	f000 8116 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005740:	4a99      	ldr	r2, [pc, #612]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x99c>)
 8005742:	4293      	cmp	r3, r2
 8005744:	f000 810f 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800574e:	4a97      	ldr	r2, [pc, #604]	; (80059ac <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005750:	4293      	cmp	r3, r2
 8005752:	f000 8108 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800575c:	4a94      	ldr	r2, [pc, #592]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 800575e:	4293      	cmp	r3, r2
 8005760:	f000 8101 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800576a:	4a92      	ldr	r2, [pc, #584]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	f000 80fa 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005778:	4a8f      	ldr	r2, [pc, #572]	; (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 800577a:	4293      	cmp	r3, r2
 800577c:	f000 80f3 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005786:	4a8d      	ldr	r2, [pc, #564]	; (80059bc <HAL_RCCEx_PeriphCLKConfig+0x9b0>)
 8005788:	4293      	cmp	r3, r2
 800578a:	f000 80ec 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005794:	4a8a      	ldr	r2, [pc, #552]	; (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	f000 80e5 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057a2:	4a88      	ldr	r2, [pc, #544]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	f000 80de 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057b0:	4a85      	ldr	r2, [pc, #532]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	f000 80d7 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057be:	4a83      	ldr	r2, [pc, #524]	; (80059cc <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	f000 80d0 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057cc:	4a80      	ldr	r2, [pc, #512]	; (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x9c4>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	f000 80c9 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057da:	4a7e      	ldr	r2, [pc, #504]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	f000 80c2 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057e8:	4a7b      	ldr	r2, [pc, #492]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	f000 80bb 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057f6:	4a79      	ldr	r2, [pc, #484]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x9d0>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	f000 80b4 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005804:	4a76      	ldr	r2, [pc, #472]	; (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8005806:	4293      	cmp	r3, r2
 8005808:	f000 80ad 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005812:	4a74      	ldr	r2, [pc, #464]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005814:	4293      	cmp	r3, r2
 8005816:	f000 80a6 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005820:	4a71      	ldr	r2, [pc, #452]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>)
 8005822:	4293      	cmp	r3, r2
 8005824:	f000 809f 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800582e:	4a6f      	ldr	r2, [pc, #444]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	f000 8098 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800583c:	4a6c      	ldr	r2, [pc, #432]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	f000 8091 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800584a:	4a6a      	ldr	r2, [pc, #424]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800584c:	4293      	cmp	r3, r2
 800584e:	f000 808a 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005858:	4a67      	ldr	r2, [pc, #412]	; (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800585a:	4293      	cmp	r3, r2
 800585c:	f000 8083 	beq.w	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005866:	4a65      	ldr	r2, [pc, #404]	; (80059fc <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d07c      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005872:	4a63      	ldr	r2, [pc, #396]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x9f4>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d076      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800587e:	4a61      	ldr	r2, [pc, #388]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x9f8>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d070      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800588a:	4a5f      	ldr	r2, [pc, #380]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x9fc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d06a      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005896:	4a5d      	ldr	r2, [pc, #372]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0xa00>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d064      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058a2:	4a5b      	ldr	r2, [pc, #364]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0xa04>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d05e      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058ae:	4a59      	ldr	r2, [pc, #356]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d058      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058ba:	4a57      	ldr	r2, [pc, #348]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xa0c>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d052      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058c6:	4a55      	ldr	r2, [pc, #340]	; (8005a1c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d04c      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058d2:	4a53      	ldr	r2, [pc, #332]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0xa14>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d046      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058de:	4a51      	ldr	r2, [pc, #324]	; (8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa18>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d040      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058ea:	4a4f      	ldr	r2, [pc, #316]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa1c>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d03a      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058f6:	4a4d      	ldr	r2, [pc, #308]	; (8005a2c <HAL_RCCEx_PeriphCLKConfig+0xa20>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d034      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005902:	4a4b      	ldr	r2, [pc, #300]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0xa24>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d02e      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800590e:	4a49      	ldr	r2, [pc, #292]	; (8005a34 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d028      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800591a:	4a47      	ldr	r2, [pc, #284]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0xa2c>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d022      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005926:	4a45      	ldr	r2, [pc, #276]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0xa30>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d01c      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005932:	4a43      	ldr	r2, [pc, #268]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d016      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800593e:	4a41      	ldr	r2, [pc, #260]	; (8005a44 <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d010      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800594a:	4a3f      	ldr	r2, [pc, #252]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0xa3c>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d00a      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005956:	4a3d      	ldr	r2, [pc, #244]	; (8005a4c <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d004      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800595c:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8005960:	483b      	ldr	r0, [pc, #236]	; (8005a50 <HAL_RCCEx_PeriphCLKConfig+0xa44>)
 8005962:	f00a f886 	bl	800fa72 <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005966:	4b3b      	ldr	r3, [pc, #236]	; (8005a54 <HAL_RCCEx_PeriphCLKConfig+0xa48>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a3a      	ldr	r2, [pc, #232]	; (8005a54 <HAL_RCCEx_PeriphCLKConfig+0xa48>)
 800596c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005970:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005972:	f7fb f86f 	bl	8000a54 <HAL_GetTick>
 8005976:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005978:	e06e      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800597a:	f7fb f86b 	bl	8000a54 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b64      	cmp	r3, #100	; 0x64
 8005986:	d967      	bls.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
      {
        ret = HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	75fb      	strb	r3, [r7, #23]
        break;
 800598c:	e06a      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 800598e:	bf00      	nop
 8005990:	00010300 	.word	0x00010300
 8005994:	00011300 	.word	0x00011300
 8005998:	00012300 	.word	0x00012300
 800599c:	00013300 	.word	0x00013300
 80059a0:	00014300 	.word	0x00014300
 80059a4:	00015300 	.word	0x00015300
 80059a8:	00016300 	.word	0x00016300
 80059ac:	00017300 	.word	0x00017300
 80059b0:	00018300 	.word	0x00018300
 80059b4:	00019300 	.word	0x00019300
 80059b8:	0001a300 	.word	0x0001a300
 80059bc:	0001b300 	.word	0x0001b300
 80059c0:	0001c300 	.word	0x0001c300
 80059c4:	0001d300 	.word	0x0001d300
 80059c8:	0001e300 	.word	0x0001e300
 80059cc:	0001f300 	.word	0x0001f300
 80059d0:	00020300 	.word	0x00020300
 80059d4:	00021300 	.word	0x00021300
 80059d8:	00022300 	.word	0x00022300
 80059dc:	00023300 	.word	0x00023300
 80059e0:	00024300 	.word	0x00024300
 80059e4:	00025300 	.word	0x00025300
 80059e8:	00026300 	.word	0x00026300
 80059ec:	00027300 	.word	0x00027300
 80059f0:	00028300 	.word	0x00028300
 80059f4:	00029300 	.word	0x00029300
 80059f8:	0002a300 	.word	0x0002a300
 80059fc:	0002b300 	.word	0x0002b300
 8005a00:	0002c300 	.word	0x0002c300
 8005a04:	0002d300 	.word	0x0002d300
 8005a08:	0002e300 	.word	0x0002e300
 8005a0c:	0002f300 	.word	0x0002f300
 8005a10:	00030300 	.word	0x00030300
 8005a14:	00031300 	.word	0x00031300
 8005a18:	00032300 	.word	0x00032300
 8005a1c:	00033300 	.word	0x00033300
 8005a20:	00034300 	.word	0x00034300
 8005a24:	00035300 	.word	0x00035300
 8005a28:	00036300 	.word	0x00036300
 8005a2c:	00037300 	.word	0x00037300
 8005a30:	00038300 	.word	0x00038300
 8005a34:	00039300 	.word	0x00039300
 8005a38:	0003a300 	.word	0x0003a300
 8005a3c:	0003b300 	.word	0x0003b300
 8005a40:	0003c300 	.word	0x0003c300
 8005a44:	0003d300 	.word	0x0003d300
 8005a48:	0003e300 	.word	0x0003e300
 8005a4c:	0003f300 	.word	0x0003f300
 8005a50:	08011778 	.word	0x08011778
 8005a54:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a58:	4bb9      	ldr	r3, [pc, #740]	; (8005d40 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d08a      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x96e>
      }
    }

    if(ret == HAL_OK)
 8005a64:	7dfb      	ldrb	r3, [r7, #23]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d166      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xb2c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a6a:	4bb6      	ldr	r3, [pc, #728]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005a74:	4053      	eors	r3, r2
 8005a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d013      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a7e:	4bb1      	ldr	r3, [pc, #708]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a86:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a88:	4bae      	ldr	r3, [pc, #696]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a8c:	4aad      	ldr	r2, [pc, #692]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a92:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a94:	4bab      	ldr	r3, [pc, #684]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a98:	4aaa      	ldr	r2, [pc, #680]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a9e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005aa0:	4aa8      	ldr	r2, [pc, #672]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005aac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ab0:	d115      	bne.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0xad2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab2:	f7fa ffcf 	bl	8000a54 <HAL_GetTick>
 8005ab6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ab8:	e00b      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0xac6>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aba:	f7fa ffcb 	bl	8000a54 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d902      	bls.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0xac6>
          {
            ret = HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	75fb      	strb	r3, [r7, #23]
            break;
 8005ad0:	e005      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0xad2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ad2:	4b9c      	ldr	r3, [pc, #624]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0ed      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0xaae>
          }
        }
      }

      if(ret == HAL_OK)
 8005ade:	7dfb      	ldrb	r3, [r7, #23]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d126      	bne.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xb26>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005af2:	d10d      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xb04>
 8005af4:	4b93      	ldr	r3, [pc, #588]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b02:	0919      	lsrs	r1, r3, #4
 8005b04:	4b90      	ldr	r3, [pc, #576]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8005b06:	400b      	ands	r3, r1
 8005b08:	498e      	ldr	r1, [pc, #568]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	610b      	str	r3, [r1, #16]
 8005b0e:	e005      	b.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xb10>
 8005b10:	4b8c      	ldr	r3, [pc, #560]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	4a8b      	ldr	r2, [pc, #556]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b16:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005b1a:	6113      	str	r3, [r2, #16]
 8005b1c:	4b89      	ldr	r3, [pc, #548]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b2a:	4986      	ldr	r1, [pc, #536]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	670b      	str	r3, [r1, #112]	; 0x70
 8005b30:	e004      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b32:	7dfb      	ldrb	r3, [r7, #23]
 8005b34:	75bb      	strb	r3, [r7, #22]
 8005b36:	e001      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b38:	7dfb      	ldrb	r3, [r7, #23]
 8005b3a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d07e      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xc3a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b4c:	2b28      	cmp	r3, #40	; 0x28
 8005b4e:	d867      	bhi.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0xc14>
 8005b50:	a201      	add	r2, pc, #4	; (adr r2, 8005b58 <HAL_RCCEx_PeriphCLKConfig+0xb4c>)
 8005b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b56:	bf00      	nop
 8005b58:	08005c27 	.word	0x08005c27
 8005b5c:	08005c21 	.word	0x08005c21
 8005b60:	08005c21 	.word	0x08005c21
 8005b64:	08005c21 	.word	0x08005c21
 8005b68:	08005c21 	.word	0x08005c21
 8005b6c:	08005c21 	.word	0x08005c21
 8005b70:	08005c21 	.word	0x08005c21
 8005b74:	08005c21 	.word	0x08005c21
 8005b78:	08005bfd 	.word	0x08005bfd
 8005b7c:	08005c21 	.word	0x08005c21
 8005b80:	08005c21 	.word	0x08005c21
 8005b84:	08005c21 	.word	0x08005c21
 8005b88:	08005c21 	.word	0x08005c21
 8005b8c:	08005c21 	.word	0x08005c21
 8005b90:	08005c21 	.word	0x08005c21
 8005b94:	08005c21 	.word	0x08005c21
 8005b98:	08005c0f 	.word	0x08005c0f
 8005b9c:	08005c21 	.word	0x08005c21
 8005ba0:	08005c21 	.word	0x08005c21
 8005ba4:	08005c21 	.word	0x08005c21
 8005ba8:	08005c21 	.word	0x08005c21
 8005bac:	08005c21 	.word	0x08005c21
 8005bb0:	08005c21 	.word	0x08005c21
 8005bb4:	08005c21 	.word	0x08005c21
 8005bb8:	08005c27 	.word	0x08005c27
 8005bbc:	08005c21 	.word	0x08005c21
 8005bc0:	08005c21 	.word	0x08005c21
 8005bc4:	08005c21 	.word	0x08005c21
 8005bc8:	08005c21 	.word	0x08005c21
 8005bcc:	08005c21 	.word	0x08005c21
 8005bd0:	08005c21 	.word	0x08005c21
 8005bd4:	08005c21 	.word	0x08005c21
 8005bd8:	08005c27 	.word	0x08005c27
 8005bdc:	08005c21 	.word	0x08005c21
 8005be0:	08005c21 	.word	0x08005c21
 8005be4:	08005c21 	.word	0x08005c21
 8005be8:	08005c21 	.word	0x08005c21
 8005bec:	08005c21 	.word	0x08005c21
 8005bf0:	08005c21 	.word	0x08005c21
 8005bf4:	08005c21 	.word	0x08005c21
 8005bf8:	08005c27 	.word	0x08005c27
    case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3304      	adds	r3, #4
 8005c00:	2101      	movs	r1, #1
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 fe6e 	bl	80068e4 <RCCEx_PLL2_Config>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005c0c:	e00c      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xc1c>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	3324      	adds	r3, #36	; 0x24
 8005c12:	2101      	movs	r1, #1
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 ff87 	bl	8006b28 <RCCEx_PLL3_Config>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005c1e:	e003      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	75fb      	strb	r3, [r7, #23]
      break;
 8005c24:	e000      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      break;
 8005c26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c28:	7dfb      	ldrb	r3, [r7, #23]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d109      	bne.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0xc36>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c2e:	4b45      	ldr	r3, [pc, #276]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c32:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c3a:	4942      	ldr	r1, [pc, #264]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	654b      	str	r3, [r1, #84]	; 0x54
 8005c40:	e001      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xc3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c42:	7dfb      	ldrb	r3, [r7, #23]
 8005c44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d037      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c56:	2b05      	cmp	r3, #5
 8005c58:	d820      	bhi.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xc90>
 8005c5a:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <HAL_RCCEx_PeriphCLKConfig+0xc54>)
 8005c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c60:	08005ca3 	.word	0x08005ca3
 8005c64:	08005c79 	.word	0x08005c79
 8005c68:	08005c8b 	.word	0x08005c8b
 8005c6c:	08005ca3 	.word	0x08005ca3
 8005c70:	08005ca3 	.word	0x08005ca3
 8005c74:	08005ca3 	.word	0x08005ca3
    case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	3304      	adds	r3, #4
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fe30 	bl	80068e4 <RCCEx_PLL2_Config>
 8005c84:	4603      	mov	r3, r0
 8005c86:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005c88:	e00c      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xc98>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	3324      	adds	r3, #36	; 0x24
 8005c8e:	2101      	movs	r1, #1
 8005c90:	4618      	mov	r0, r3
 8005c92:	f000 ff49 	bl	8006b28 <RCCEx_PLL3_Config>
 8005c96:	4603      	mov	r3, r0
 8005c98:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005c9a:	e003      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	75fb      	strb	r3, [r7, #23]
      break;
 8005ca0:	e000      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
      break;
 8005ca2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d109      	bne.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0xcb2>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005caa:	4b26      	ldr	r3, [pc, #152]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cae:	f023 0207 	bic.w	r2, r3, #7
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cb6:	4923      	ldr	r1, [pc, #140]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	654b      	str	r3, [r1, #84]	; 0x54
 8005cbc:	e001      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cbe:	7dfb      	ldrb	r3, [r7, #23]
 8005cc0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0304 	and.w	r3, r3, #4
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d040      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cd4:	2b05      	cmp	r3, #5
 8005cd6:	d821      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005cd8:	a201      	add	r2, pc, #4	; (adr r2, 8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xcd4>)
 8005cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cde:	bf00      	nop
 8005ce0:	08005d23 	.word	0x08005d23
 8005ce4:	08005cf9 	.word	0x08005cf9
 8005ce8:	08005d0b 	.word	0x08005d0b
 8005cec:	08005d23 	.word	0x08005d23
 8005cf0:	08005d23 	.word	0x08005d23
 8005cf4:	08005d23 	.word	0x08005d23
    case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	3304      	adds	r3, #4
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 fdf0 	bl	80068e4 <RCCEx_PLL2_Config>
 8005d04:	4603      	mov	r3, r0
 8005d06:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005d08:	e00c      	b.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd18>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	3324      	adds	r3, #36	; 0x24
 8005d0e:	2101      	movs	r1, #1
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 ff09 	bl	8006b28 <RCCEx_PLL3_Config>
 8005d16:	4603      	mov	r3, r0
 8005d18:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005d1a:	e003      	b.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	75fb      	strb	r3, [r7, #23]
      break;
 8005d20:	e000      	b.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 8005d22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d24:	7dfb      	ldrb	r3, [r7, #23]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d110      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d2a:	4b06      	ldr	r3, [pc, #24]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d2e:	f023 0207 	bic.w	r2, r3, #7
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d38:	4902      	ldr	r1, [pc, #8]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	658b      	str	r3, [r1, #88]	; 0x58
 8005d3e:	e007      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005d40:	58024800 	.word	0x58024800
 8005d44:	58024400 	.word	0x58024400
 8005d48:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4c:	7dfb      	ldrb	r3, [r7, #23]
 8005d4e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0320 	and.w	r3, r3, #32
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d044      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d66:	d01b      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8005d68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d6c:	d805      	bhi.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d022      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8005d72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d76:	d00a      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8005d78:	e01b      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
 8005d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d7e:	d01d      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8005d80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d84:	d01c      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8005d86:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005d8a:	d01b      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
 8005d8c:	e011      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3304      	adds	r3, #4
 8005d92:	2100      	movs	r1, #0
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 fda5 	bl	80068e4 <RCCEx_PLL2_Config>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005d9e:	e012      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xdba>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	3324      	adds	r3, #36	; 0x24
 8005da4:	2102      	movs	r1, #2
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 febe 	bl	8006b28 <RCCEx_PLL3_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005db0:	e009      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	75fb      	strb	r3, [r7, #23]
      break;
 8005db6:	e006      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 8005db8:	bf00      	nop
 8005dba:	e004      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 8005dbc:	bf00      	nop
 8005dbe:	e002      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 8005dc0:	bf00      	nop
 8005dc2:	e000      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 8005dc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dc6:	7dfb      	ldrb	r3, [r7, #23]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10a      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dcc:	4bb7      	ldr	r3, [pc, #732]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd0:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dda:	49b4      	ldr	r1, [pc, #720]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	654b      	str	r3, [r1, #84]	; 0x54
 8005de0:	e001      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de2:	7dfb      	ldrb	r3, [r7, #23]
 8005de4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d044      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xe70>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005df8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005dfc:	d01b      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0xe2a>
 8005dfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e02:	d805      	bhi.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0xe04>
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d022      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0xe42>
 8005e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e0c:	d00a      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe18>
 8005e0e:	e01b      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 8005e10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e14:	d01d      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0xe46>
 8005e16:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005e1a:	d01c      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xe4a>
 8005e1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e20:	d01b      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xe4e>
 8005e22:	e011      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	3304      	adds	r3, #4
 8005e28:	2100      	movs	r1, #0
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f000 fd5a 	bl	80068e4 <RCCEx_PLL2_Config>
 8005e30:	4603      	mov	r3, r0
 8005e32:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005e34:	e012      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xe50>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	3324      	adds	r3, #36	; 0x24
 8005e3a:	2102      	movs	r1, #2
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f000 fe73 	bl	8006b28 <RCCEx_PLL3_Config>
 8005e42:	4603      	mov	r3, r0
 8005e44:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005e46:	e009      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e4c:	e006      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 8005e4e:	bf00      	nop
 8005e50:	e004      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 8005e52:	bf00      	nop
 8005e54:	e002      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 8005e56:	bf00      	nop
 8005e58:	e000      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 8005e5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e5c:	7dfb      	ldrb	r3, [r7, #23]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10a      	bne.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e62:	4b92      	ldr	r3, [pc, #584]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e66:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e70:	498e      	ldr	r1, [pc, #568]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	658b      	str	r3, [r1, #88]	; 0x58
 8005e76:	e001      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xe70>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e78:	7dfb      	ldrb	r3, [r7, #23]
 8005e7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d044      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0xf06>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e92:	d01b      	beq.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0xec0>
 8005e94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e98:	d805      	bhi.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0xe9a>
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d022      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xed8>
 8005e9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ea2:	d00a      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0xeae>
 8005ea4:	e01b      	b.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0xed2>
 8005ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eaa:	d01d      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8005eac:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005eb0:	d01c      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0xee0>
 8005eb2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005eb6:	d01b      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0xee4>
 8005eb8:	e011      	b.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0xed2>
    case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	3304      	adds	r3, #4
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fd0f 	bl	80068e4 <RCCEx_PLL2_Config>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005eca:	e012      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xee6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	3324      	adds	r3, #36	; 0x24
 8005ed0:	2102      	movs	r1, #2
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 fe28 	bl	8006b28 <RCCEx_PLL3_Config>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005edc:	e009      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xee6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	75fb      	strb	r3, [r7, #23]
      break;
 8005ee2:	e006      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8005ee4:	bf00      	nop
 8005ee6:	e004      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8005ee8:	bf00      	nop
 8005eea:	e002      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8005eec:	bf00      	nop
 8005eee:	e000      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8005ef0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ef2:	7dfb      	ldrb	r3, [r7, #23]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10a      	bne.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0xf02>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005ef8:	4b6c      	ldr	r3, [pc, #432]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005efc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f06:	4969      	ldr	r1, [pc, #420]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	658b      	str	r3, [r1, #88]	; 0x58
 8005f0c:	e001      	b.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0xf06>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0e:	7dfb      	ldrb	r3, [r7, #23]
 8005f10:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0308 	and.w	r3, r3, #8
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d037      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xf82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f28:	d015      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f34:	d00f      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00a      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f46:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f4a:	d004      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8005f4c:	f240 413a 	movw	r1, #1082	; 0x43a
 8005f50:	4857      	ldr	r0, [pc, #348]	; (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
 8005f52:	f009 fd8e 	bl	800fa72 <assert_failed>

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f60:	d10b      	bne.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0xf6e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	3324      	adds	r3, #36	; 0x24
 8005f66:	2102      	movs	r1, #2
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 fddd 	bl	8006b28 <RCCEx_PLL3_Config>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00c      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xf82>
        {
          status = HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	75bb      	strb	r3, [r7, #22]
 8005f78:	e009      	b.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xf82>
        }
    }

    else
    {
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005f7a:	4b4c      	ldr	r3, [pc, #304]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f88:	4948      	ldr	r1, [pc, #288]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	654b      	str	r3, [r1, #84]	; 0x54
    }

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0310 	and.w	r3, r3, #16
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d037      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fa4:	d015      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb0:	d00f      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00a      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fc2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005fc6:	d004      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8005fc8:	f240 414f 	movw	r1, #1103	; 0x44f
 8005fcc:	4838      	ldr	r0, [pc, #224]	; (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
 8005fce:	f009 fd50 	bl	800fa72 <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fdc:	d10b      	bne.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xfea>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	3324      	adds	r3, #36	; 0x24
 8005fe2:	2102      	movs	r1, #2
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 fd9f 	bl	8006b28 <RCCEx_PLL3_Config>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00c      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      {
        status = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	75bb      	strb	r3, [r7, #22]
 8005ff4:	e009      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      }
    }

    else
    {
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ff6:	4b2d      	ldr	r3, [pc, #180]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8005ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ffa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006004:	4929      	ldr	r1, [pc, #164]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8006006:	4313      	orrs	r3, r2
 8006008:	658b      	str	r3, [r1, #88]	; 0x58
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d030      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x106c>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800601c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006020:	d00d      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1032>
 8006022:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006026:	d016      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x104a>
 8006028:	2b00      	cmp	r3, #0
 800602a:	d111      	bne.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x1044>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	3304      	adds	r3, #4
 8006030:	2100      	movs	r1, #0
 8006032:	4618      	mov	r0, r3
 8006034:	f000 fc56 	bl	80068e4 <RCCEx_PLL2_Config>
 8006038:	4603      	mov	r3, r0
 800603a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800603c:	e00c      	b.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x104c>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	3324      	adds	r3, #36	; 0x24
 8006042:	2102      	movs	r1, #2
 8006044:	4618      	mov	r0, r3
 8006046:	f000 fd6f 	bl	8006b28 <RCCEx_PLL3_Config>
 800604a:	4603      	mov	r3, r0
 800604c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800604e:	e003      	b.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x104c>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	75fb      	strb	r3, [r7, #23]
      break;
 8006054:	e000      	b.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x104c>
      break;
 8006056:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006058:	7dfb      	ldrb	r3, [r7, #23]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10a      	bne.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x1068>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800605e:	4b13      	ldr	r3, [pc, #76]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8006060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006062:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800606c:	490f      	ldr	r1, [pc, #60]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 800606e:	4313      	orrs	r3, r2
 8006070:	658b      	str	r3, [r1, #88]	; 0x58
 8006072:	e001      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006074:	7dfb      	ldrb	r3, [r7, #23]
 8006076:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d034      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x10e2>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800608a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800608e:	d011      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
 8006090:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006094:	d01a      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8006096:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800609a:	d114      	bne.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800609c:	4b03      	ldr	r3, [pc, #12]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 800609e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a0:	4a02      	ldr	r2, [pc, #8]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80060a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80060a8:	e011      	b.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x10c2>
 80060aa:	bf00      	nop
 80060ac:	58024400 	.word	0x58024400
 80060b0:	08011778 	.word	0x08011778

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3324      	adds	r3, #36	; 0x24
 80060b8:	2101      	movs	r1, #1
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fd34 	bl	8006b28 <RCCEx_PLL3_Config>
 80060c0:	4603      	mov	r3, r0
 80060c2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80060c4:	e003      	b.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x10c2>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	75fb      	strb	r3, [r7, #23]
      break;
 80060ca:	e000      	b.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x10c2>
      break;
 80060cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060ce:	7dfb      	ldrb	r3, [r7, #23]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10a      	bne.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x10de>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060d4:	4b9c      	ldr	r3, [pc, #624]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80060d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060e2:	4999      	ldr	r1, [pc, #612]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	654b      	str	r3, [r1, #84]	; 0x54
 80060e8:	e001      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x10e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
 80060ec:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d037      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x115e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d009      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x110a>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006106:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800610a:	d004      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x110a>
 800610c:	f240 41b7 	movw	r1, #1207	; 0x4b7
 8006110:	488e      	ldr	r0, [pc, #568]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8006112:	f009 fcae 	bl	800fa72 <assert_failed>

    switch(PeriphClkInit->SdmmcClockSelection)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800611e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006122:	d007      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8006124:	e00f      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x113a>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006126:	4b88      	ldr	r3, [pc, #544]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612a:	4a87      	ldr	r2, [pc, #540]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800612c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006130:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006132:	e00b      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1140>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	3304      	adds	r3, #4
 8006138:	2102      	movs	r1, #2
 800613a:	4618      	mov	r0, r3
 800613c:	f000 fbd2 	bl	80068e4 <RCCEx_PLL2_Config>
 8006140:	4603      	mov	r3, r0
 8006142:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006144:	e002      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1140>

    default:
      ret = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	75fb      	strb	r3, [r7, #23]
      break;
 800614a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800614c:	7dfb      	ldrb	r3, [r7, #23]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d109      	bne.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x115a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006152:	4b7d      	ldr	r3, [pc, #500]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006156:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800615e:	497a      	ldr	r1, [pc, #488]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006160:	4313      	orrs	r3, r2
 8006162:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006164:	e001      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x115e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006166:	7dfb      	ldrb	r3, [r7, #23]
 8006168:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00a      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x1180>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	3324      	adds	r3, #36	; 0x24
 800617a:	2102      	movs	r1, #2
 800617c:	4618      	mov	r0, r3
 800617e:	f000 fcd3 	bl	8006b28 <RCCEx_PLL3_Config>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x1180>
    {
      status=HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d02f      	beq.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800619c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a0:	d00c      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x11b0>
 80061a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a6:	d802      	bhi.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x11a2>
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d011      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x11c4>
 80061ac:	e00d      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x11be>
 80061ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061b2:	d00f      	beq.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 80061b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061b8:	d00e      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
 80061ba:	e006      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x11be>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061bc:	4b62      	ldr	r3, [pc, #392]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80061be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c0:	4a61      	ldr	r2, [pc, #388]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80061c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80061c8:	e007      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	75fb      	strb	r3, [r7, #23]
      break;
 80061ce:	e004      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      break;
 80061d0:	bf00      	nop
 80061d2:	e002      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      break;
 80061d4:	bf00      	nop
 80061d6:	e000      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      break;
 80061d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061da:	7dfb      	ldrb	r3, [r7, #23]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d109      	bne.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061e0:	4b59      	ldr	r3, [pc, #356]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80061e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061ec:	4956      	ldr	r1, [pc, #344]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80061ee:	4313      	orrs	r3, r2
 80061f0:	654b      	str	r3, [r1, #84]	; 0x54
 80061f2:	e001      	b.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061f4:	7dfb      	ldrb	r3, [r7, #23]
 80061f6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006200:	2b00      	cmp	r3, #0
 8006202:	d016      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x1226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006208:	2b00      	cmp	r3, #0
 800620a:	d009      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x1214>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006210:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006214:	d004      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x1214>
 8006216:	f240 5116 	movw	r1, #1302	; 0x516
 800621a:	484c      	ldr	r0, [pc, #304]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 800621c:	f009 fc29 	bl	800fa72 <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006220:	4b49      	ldr	r3, [pc, #292]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006224:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800622c:	4946      	ldr	r1, [pc, #280]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800622e:	4313      	orrs	r3, r2
 8006230:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d019      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00a      	beq.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x1252>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800624e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006252:	d004      	beq.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x1252>
 8006254:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8006258:	483c      	ldr	r0, [pc, #240]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 800625a:	f009 fc0a 	bl	800fa72 <assert_failed>

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800625e:	4b3a      	ldr	r3, [pc, #232]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800626c:	4936      	ldr	r1, [pc, #216]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800626e:	4313      	orrs	r3, r2
 8006270:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d016      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006282:	2b00      	cmp	r3, #0
 8006284:	d009      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x128e>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800628a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800628e:	d004      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x128e>
 8006290:	f240 512a 	movw	r1, #1322	; 0x52a
 8006294:	482d      	ldr	r0, [pc, #180]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8006296:	f009 fbec 	bl	800fa72 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800629a:	4b2b      	ldr	r3, [pc, #172]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800629c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062a6:	4928      	ldr	r1, [pc, #160]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d01d      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x12e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00a      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x12cc>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80062c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062cc:	d004      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x12cc>
 80062ce:	f240 5134 	movw	r1, #1332	; 0x534
 80062d2:	481e      	ldr	r0, [pc, #120]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 80062d4:	f009 fbcd 	bl	800fa72 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80062d8:	4b1b      	ldr	r3, [pc, #108]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	4a1a      	ldr	r2, [pc, #104]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062e2:	6113      	str	r3, [r2, #16]
 80062e4:	4b18      	ldr	r3, [pc, #96]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062e6:	691a      	ldr	r2, [r3, #16]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80062ee:	4916      	ldr	r1, [pc, #88]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062f0:	4313      	orrs	r3, r2
 80062f2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	da1b      	bge.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x1328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00e      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x1316>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006308:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800630c:	d009      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x1316>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006312:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006316:	d004      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x1316>
 8006318:	f240 513e 	movw	r1, #1342	; 0x53e
 800631c:	480b      	ldr	r0, [pc, #44]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 800631e:	f009 fba8 	bl	800fa72 <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006322:	4b09      	ldr	r3, [pc, #36]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006326:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800632e:	4906      	ldr	r1, [pc, #24]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006330:	4313      	orrs	r3, r2
 8006332:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8006334:	7dbb      	ldrb	r3, [r7, #22]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d101      	bne.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x1332>
  {
    return HAL_OK;
 800633a:	2300      	movs	r3, #0
 800633c:	e000      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x1334>
  }
  return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	58024400 	.word	0x58024400
 800634c:	08011778 	.word	0x08011778

08006350 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006354:	f7fe fe12 	bl	8004f7c <HAL_RCC_GetHCLKFreq>
 8006358:	4601      	mov	r1, r0
 800635a:	4b06      	ldr	r3, [pc, #24]	; (8006374 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	091b      	lsrs	r3, r3, #4
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	4a04      	ldr	r2, [pc, #16]	; (8006378 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006366:	5cd3      	ldrb	r3, [r2, r3]
 8006368:	f003 031f 	and.w	r3, r3, #31
 800636c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006370:	4618      	mov	r0, r3
 8006372:	bd80      	pop	{r7, pc}
 8006374:	58024400 	.word	0x58024400
 8006378:	080129f0 	.word	0x080129f0

0800637c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800637c:	b480      	push	{r7}
 800637e:	b089      	sub	sp, #36	; 0x24
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006384:	4b9d      	ldr	r3, [pc, #628]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006388:	f003 0303 	and.w	r3, r3, #3
 800638c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 800638e:	4b9b      	ldr	r3, [pc, #620]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006392:	0b1b      	lsrs	r3, r3, #12
 8006394:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006398:	617b      	str	r3, [r7, #20]
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 800639a:	4b98      	ldr	r3, [pc, #608]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800639c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639e:	f003 0310 	and.w	r3, r3, #16
 80063a2:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80063a4:	4b95      	ldr	r3, [pc, #596]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80063a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a8:	08db      	lsrs	r3, r3, #3
 80063aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	fb02 f303 	mul.w	r3, r2, r3
 80063b4:	ee07 3a90 	vmov	s15, r3
 80063b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063bc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	f000 810a 	beq.w	80065dc <HAL_RCCEx_GetPLL2ClockFreq+0x260>
  {
    switch (pllsource)
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d05a      	beq.n	8006484 <HAL_RCCEx_GetPLL2ClockFreq+0x108>
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d302      	bcc.n	80063d8 <HAL_RCCEx_GetPLL2ClockFreq+0x5c>
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d078      	beq.n	80064c8 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 80063d6:	e099      	b.n	800650c <HAL_RCCEx_GetPLL2ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063d8:	4b88      	ldr	r3, [pc, #544]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d02d      	beq.n	8006440 <HAL_RCCEx_GetPLL2ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063e4:	4b85      	ldr	r3, [pc, #532]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	08db      	lsrs	r3, r3, #3
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	4a84      	ldr	r2, [pc, #528]	; (8006600 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 80063f0:	fa22 f303 	lsr.w	r3, r2, r3
 80063f4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	ee07 3a90 	vmov	s15, r3
 80063fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	ee07 3a90 	vmov	s15, r3
 8006406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800640a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800640e:	4b7b      	ldr	r3, [pc, #492]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800641e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006422:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006604 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800642a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800642e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800643a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800643e:	e087      	b.n	8006550 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	ee07 3a90 	vmov	s15, r3
 8006446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800644a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006608 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 800644e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006452:	4b6a      	ldr	r3, [pc, #424]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800645a:	ee07 3a90 	vmov	s15, r3
 800645e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006462:	ed97 6a03 	vldr	s12, [r7, #12]
 8006466:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006604 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800646a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800646e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006472:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800647a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006482:	e065      	b.n	8006550 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800660c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8006492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006496:	4b59      	ldr	r3, [pc, #356]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80064aa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006604 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80064ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80064c6:	e043      	b.n	8006550 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006610 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 80064d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064da:	4b48      	ldr	r3, [pc, #288]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80064ee:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006604 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80064f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006506:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800650a:	e021      	b.n	8006550 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800660c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 800651a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651e:	4b37      	ldr	r3, [pc, #220]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006532:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006604 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800654e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8006550:	4b2a      	ldr	r3, [pc, #168]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006554:	0a5b      	lsrs	r3, r3, #9
 8006556:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006562:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006566:	ee37 7a87 	vadd.f32	s14, s15, s14
 800656a:	edd7 6a07 	vldr	s13, [r7, #28]
 800656e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006576:	ee17 2a90 	vmov	r2, s15
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800657e:	4b1f      	ldr	r3, [pc, #124]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006582:	0c1b      	lsrs	r3, r3, #16
 8006584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006588:	ee07 3a90 	vmov	s15, r3
 800658c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006590:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006594:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006598:	edd7 6a07 	vldr	s13, [r7, #28]
 800659c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065a4:	ee17 2a90 	vmov	r2, s15
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80065ac:	4b13      	ldr	r3, [pc, #76]	; (80065fc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80065ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b0:	0e1b      	lsrs	r3, r3, #24
 80065b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065b6:	ee07 3a90 	vmov	s15, r3
 80065ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80065c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80065ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065d2:	ee17 2a90 	vmov	r2, s15
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80065da:	e008      	b.n	80065ee <HAL_RCCEx_GetPLL2ClockFreq+0x272>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	609a      	str	r2, [r3, #8]
}
 80065ee:	bf00      	nop
 80065f0:	3724      	adds	r7, #36	; 0x24
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop
 80065fc:	58024400 	.word	0x58024400
 8006600:	03d09000 	.word	0x03d09000
 8006604:	46000000 	.word	0x46000000
 8006608:	4c742400 	.word	0x4c742400
 800660c:	4a742400 	.word	0x4a742400
 8006610:	4af42400 	.word	0x4af42400

08006614 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006614:	b480      	push	{r7}
 8006616:	b089      	sub	sp, #36	; 0x24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800661c:	4b9d      	ldr	r3, [pc, #628]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800661e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006620:	f003 0303 	and.w	r3, r3, #3
 8006624:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006626:	4b9b      	ldr	r3, [pc, #620]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662a:	0d1b      	lsrs	r3, r3, #20
 800662c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006630:	617b      	str	r3, [r7, #20]
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8006632:	4b98      	ldr	r3, [pc, #608]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800663a:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800663c:	4b95      	ldr	r3, [pc, #596]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800663e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006640:	08db      	lsrs	r3, r3, #3
 8006642:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	fb02 f303 	mul.w	r3, r2, r3
 800664c:	ee07 3a90 	vmov	s15, r3
 8006650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006654:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 810a 	beq.w	8006874 <HAL_RCCEx_GetPLL3ClockFreq+0x260>
  {
    switch (pllsource)
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d05a      	beq.n	800671c <HAL_RCCEx_GetPLL3ClockFreq+0x108>
 8006666:	2b01      	cmp	r3, #1
 8006668:	d302      	bcc.n	8006670 <HAL_RCCEx_GetPLL3ClockFreq+0x5c>
 800666a:	2b02      	cmp	r3, #2
 800666c:	d078      	beq.n	8006760 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800666e:	e099      	b.n	80067a4 <HAL_RCCEx_GetPLL3ClockFreq+0x190>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006670:	4b88      	ldr	r3, [pc, #544]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0320 	and.w	r3, r3, #32
 8006678:	2b00      	cmp	r3, #0
 800667a:	d02d      	beq.n	80066d8 <HAL_RCCEx_GetPLL3ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800667c:	4b85      	ldr	r3, [pc, #532]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	08db      	lsrs	r3, r3, #3
 8006682:	f003 0303 	and.w	r3, r3, #3
 8006686:	4a84      	ldr	r2, [pc, #528]	; (8006898 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8006688:	fa22 f303 	lsr.w	r3, r2, r3
 800668c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	ee07 3a90 	vmov	s15, r3
 8006694:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	ee07 3a90 	vmov	s15, r3
 800669e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066a6:	4b7b      	ldr	r3, [pc, #492]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ae:	ee07 3a90 	vmov	s15, r3
 80066b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80066ba:	eddf 5a78 	vldr	s11, [pc, #480]	; 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80066be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80066ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066d2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80066d6:	e087      	b.n	80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	ee07 3a90 	vmov	s15, r3
 80066de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066e2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80068a0 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 80066e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066ea:	4b6a      	ldr	r3, [pc, #424]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80066ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066f2:	ee07 3a90 	vmov	s15, r3
 80066f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80066fe:	eddf 5a67 	vldr	s11, [pc, #412]	; 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006702:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800670a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800670e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006716:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800671a:	e065      	b.n	80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	ee07 3a90 	vmov	s15, r3
 8006722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006726:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80068a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 800672a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800672e:	4b59      	ldr	r3, [pc, #356]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006736:	ee07 3a90 	vmov	s15, r3
 800673a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800673e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006742:	eddf 5a56 	vldr	s11, [pc, #344]	; 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006746:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800674a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800674e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006752:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800675a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800675e:	e043      	b.n	80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	ee07 3a90 	vmov	s15, r3
 8006766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800676a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80068a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 800676e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006772:	4b48      	ldr	r3, [pc, #288]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800677a:	ee07 3a90 	vmov	s15, r3
 800677e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006782:	ed97 6a03 	vldr	s12, [r7, #12]
 8006786:	eddf 5a45 	vldr	s11, [pc, #276]	; 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800678a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800678e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006792:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800679a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800679e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80067a2:	e021      	b.n	80067e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	ee07 3a90 	vmov	s15, r3
 80067aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80068a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80067b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067b6:	4b37      	ldr	r3, [pc, #220]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067be:	ee07 3a90 	vmov	s15, r3
 80067c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80067ca:	eddf 5a34 	vldr	s11, [pc, #208]	; 800689c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80067ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80067e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80067e8:	4b2a      	ldr	r3, [pc, #168]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80067ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ec:	0a5b      	lsrs	r3, r3, #9
 80067ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067f2:	ee07 3a90 	vmov	s15, r3
 80067f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80067fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006802:	edd7 6a07 	vldr	s13, [r7, #28]
 8006806:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800680a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800680e:	ee17 2a90 	vmov	r2, s15
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006816:	4b1f      	ldr	r3, [pc, #124]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	0c1b      	lsrs	r3, r3, #16
 800681c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006820:	ee07 3a90 	vmov	s15, r3
 8006824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006828:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800682c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006830:	edd7 6a07 	vldr	s13, [r7, #28]
 8006834:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800683c:	ee17 2a90 	vmov	r2, s15
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006844:	4b13      	ldr	r3, [pc, #76]	; (8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006848:	0e1b      	lsrs	r3, r3, #24
 800684a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800684e:	ee07 3a90 	vmov	s15, r3
 8006852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006856:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800685a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800685e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800686a:	ee17 2a90 	vmov	r2, s15
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006872:	e008      	b.n	8006886 <HAL_RCCEx_GetPLL3ClockFreq+0x272>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	609a      	str	r2, [r3, #8]
}
 8006886:	bf00      	nop
 8006888:	3724      	adds	r7, #36	; 0x24
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	58024400 	.word	0x58024400
 8006898:	03d09000 	.word	0x03d09000
 800689c:	46000000 	.word	0x46000000
 80068a0:	4c742400 	.word	0x4c742400
 80068a4:	4a742400 	.word	0x4a742400
 80068a8:	4af42400 	.word	0x4af42400

080068ac <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80068b0:	f7fe f9f2 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 80068b4:	4601      	mov	r1, r0
 80068b6:	4b08      	ldr	r3, [pc, #32]	; (80068d8 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	0a1b      	lsrs	r3, r3, #8
 80068bc:	f003 030f 	and.w	r3, r3, #15
 80068c0:	4a06      	ldr	r2, [pc, #24]	; (80068dc <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 80068c2:	5cd3      	ldrb	r3, [r2, r3]
 80068c4:	f003 031f 	and.w	r3, r3, #31
 80068c8:	fa21 f303 	lsr.w	r3, r1, r3
 80068cc:	4a04      	ldr	r2, [pc, #16]	; (80068e0 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 80068ce:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80068d0:	4b03      	ldr	r3, [pc, #12]	; (80068e0 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 80068d2:	681b      	ldr	r3, [r3, #0]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	58024400 	.word	0x58024400
 80068dc:	080129f0 	.word	0x080129f0
 80068e0:	2400002c 	.word	0x2400002c

080068e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d003      	beq.n	8006902 <RCCEx_PLL2_Config+0x1e>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2b3f      	cmp	r3, #63	; 0x3f
 8006900:	d904      	bls.n	800690c <RCCEx_PLL2_Config+0x28>
 8006902:	f640 2186 	movw	r1, #2694	; 0xa86
 8006906:	4885      	ldr	r0, [pc, #532]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 8006908:	f009 f8b3 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2b03      	cmp	r3, #3
 8006912:	d904      	bls.n	800691e <RCCEx_PLL2_Config+0x3a>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800691c:	d904      	bls.n	8006928 <RCCEx_PLL2_Config+0x44>
 800691e:	f640 2187 	movw	r1, #2695	; 0xa87
 8006922:	487e      	ldr	r0, [pc, #504]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 8006924:	f009 f8a5 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d003      	beq.n	8006938 <RCCEx_PLL2_Config+0x54>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	2b80      	cmp	r3, #128	; 0x80
 8006936:	d904      	bls.n	8006942 <RCCEx_PLL2_Config+0x5e>
 8006938:	f640 2188 	movw	r1, #2696	; 0xa88
 800693c:	4877      	ldr	r0, [pc, #476]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 800693e:	f009 f898 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d003      	beq.n	8006952 <RCCEx_PLL2_Config+0x6e>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	2b80      	cmp	r3, #128	; 0x80
 8006950:	d904      	bls.n	800695c <RCCEx_PLL2_Config+0x78>
 8006952:	f640 2189 	movw	r1, #2697	; 0xa89
 8006956:	4871      	ldr	r0, [pc, #452]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 8006958:	f009 f88b 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d003      	beq.n	800696c <RCCEx_PLL2_Config+0x88>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	2b80      	cmp	r3, #128	; 0x80
 800696a:	d904      	bls.n	8006976 <RCCEx_PLL2_Config+0x92>
 800696c:	f640 218a 	movw	r1, #2698	; 0xa8a
 8006970:	486a      	ldr	r0, [pc, #424]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 8006972:	f009 f87e 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d010      	beq.n	80069a0 <RCCEx_PLL2_Config+0xbc>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	2b40      	cmp	r3, #64	; 0x40
 8006984:	d00c      	beq.n	80069a0 <RCCEx_PLL2_Config+0xbc>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	2b80      	cmp	r3, #128	; 0x80
 800698c:	d008      	beq.n	80069a0 <RCCEx_PLL2_Config+0xbc>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	2bc0      	cmp	r3, #192	; 0xc0
 8006994:	d004      	beq.n	80069a0 <RCCEx_PLL2_Config+0xbc>
 8006996:	f640 218b 	movw	r1, #2699	; 0xa8b
 800699a:	4860      	ldr	r0, [pc, #384]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 800699c:	f009 f869 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d008      	beq.n	80069ba <RCCEx_PLL2_Config+0xd6>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	2b20      	cmp	r3, #32
 80069ae:	d004      	beq.n	80069ba <RCCEx_PLL2_Config+0xd6>
 80069b0:	f640 218c 	movw	r1, #2700	; 0xa8c
 80069b4:	4859      	ldr	r0, [pc, #356]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 80069b6:	f009 f85c 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069c2:	d304      	bcc.n	80069ce <RCCEx_PLL2_Config+0xea>
 80069c4:	f640 218d 	movw	r1, #2701	; 0xa8d
 80069c8:	4854      	ldr	r0, [pc, #336]	; (8006b1c <RCCEx_PLL2_Config+0x238>)
 80069ca:	f009 f852 	bl	800fa72 <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069ce:	4b54      	ldr	r3, [pc, #336]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 80069d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d101      	bne.n	80069de <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e099      	b.n	8006b12 <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80069de:	4b50      	ldr	r3, [pc, #320]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a4f      	ldr	r2, [pc, #316]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 80069e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80069e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069ea:	f7fa f833 	bl	8000a54 <HAL_GetTick>
 80069ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80069f0:	e008      	b.n	8006a04 <RCCEx_PLL2_Config+0x120>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80069f2:	f7fa f82f 	bl	8000a54 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d901      	bls.n	8006a04 <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e086      	b.n	8006b12 <RCCEx_PLL2_Config+0x22e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006a04:	4b46      	ldr	r3, [pc, #280]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1f0      	bne.n	80069f2 <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006a10:	4b43      	ldr	r3, [pc, #268]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a14:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	031b      	lsls	r3, r3, #12
 8006a1e:	4940      	ldr	r1, [pc, #256]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	628b      	str	r3, [r1, #40]	; 0x28
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	3b01      	subs	r3, #1
 8006a34:	025b      	lsls	r3, r3, #9
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	041b      	lsls	r3, r3, #16
 8006a42:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006a46:	431a      	orrs	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	061b      	lsls	r3, r3, #24
 8006a50:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006a54:	4932      	ldr	r1, [pc, #200]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006a5a:	4b31      	ldr	r3, [pc, #196]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	492e      	ldr	r1, [pc, #184]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006a6c:	4b2c      	ldr	r3, [pc, #176]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a70:	f023 0220 	bic.w	r2, r3, #32
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	4929      	ldr	r1, [pc, #164]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006a7e:	4b28      	ldr	r3, [pc, #160]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a82:	4a27      	ldr	r2, [pc, #156]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a84:	f023 0310 	bic.w	r3, r3, #16
 8006a88:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006a8a:	4b25      	ldr	r3, [pc, #148]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a8e:	4b25      	ldr	r3, [pc, #148]	; (8006b24 <RCCEx_PLL2_Config+0x240>)
 8006a90:	4013      	ands	r3, r2
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	69d2      	ldr	r2, [r2, #28]
 8006a96:	00d2      	lsls	r2, r2, #3
 8006a98:	4921      	ldr	r1, [pc, #132]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006a9e:	4b20      	ldr	r3, [pc, #128]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aa2:	4a1f      	ldr	r2, [pc, #124]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006aa4:	f043 0310 	orr.w	r3, r3, #16
 8006aa8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d106      	bne.n	8006abe <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006ab0:	4b1b      	ldr	r3, [pc, #108]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab4:	4a1a      	ldr	r2, [pc, #104]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ab6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006aba:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006abc:	e00f      	b.n	8006ade <RCCEx_PLL2_Config+0x1fa>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d106      	bne.n	8006ad2 <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006ac4:	4b16      	ldr	r3, [pc, #88]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac8:	4a15      	ldr	r2, [pc, #84]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006aca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ace:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006ad0:	e005      	b.n	8006ade <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006ad2:	4b13      	ldr	r3, [pc, #76]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad6:	4a12      	ldr	r2, [pc, #72]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ad8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006adc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006ade:	4b10      	ldr	r3, [pc, #64]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a0f      	ldr	r2, [pc, #60]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006ae4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006ae8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aea:	f7f9 ffb3 	bl	8000a54 <HAL_GetTick>
 8006aee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006af0:	e008      	b.n	8006b04 <RCCEx_PLL2_Config+0x220>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006af2:	f7f9 ffaf 	bl	8000a54 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d901      	bls.n	8006b04 <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 8006b00:	2303      	movs	r3, #3
 8006b02:	e006      	b.n	8006b12 <RCCEx_PLL2_Config+0x22e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006b04:	4b06      	ldr	r3, [pc, #24]	; (8006b20 <RCCEx_PLL2_Config+0x23c>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0f0      	beq.n	8006af2 <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	08011778 	.word	0x08011778
 8006b20:	58024400 	.word	0x58024400
 8006b24:	ffff0007 	.word	0xffff0007

08006b28 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b32:	2300      	movs	r3, #0
 8006b34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d003      	beq.n	8006b46 <RCCEx_PLL3_Config+0x1e>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b3f      	cmp	r3, #63	; 0x3f
 8006b44:	d904      	bls.n	8006b50 <RCCEx_PLL3_Config+0x28>
 8006b46:	f640 21ee 	movw	r1, #2798	; 0xaee
 8006b4a:	4887      	ldr	r0, [pc, #540]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006b4c:	f008 ff91 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	2b03      	cmp	r3, #3
 8006b56:	d904      	bls.n	8006b62 <RCCEx_PLL3_Config+0x3a>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b60:	d904      	bls.n	8006b6c <RCCEx_PLL3_Config+0x44>
 8006b62:	f640 21ef 	movw	r1, #2799	; 0xaef
 8006b66:	4880      	ldr	r0, [pc, #512]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006b68:	f008 ff83 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d003      	beq.n	8006b7c <RCCEx_PLL3_Config+0x54>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	2b80      	cmp	r3, #128	; 0x80
 8006b7a:	d904      	bls.n	8006b86 <RCCEx_PLL3_Config+0x5e>
 8006b7c:	f44f 612f 	mov.w	r1, #2800	; 0xaf0
 8006b80:	4879      	ldr	r0, [pc, #484]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006b82:	f008 ff76 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d003      	beq.n	8006b96 <RCCEx_PLL3_Config+0x6e>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	2b80      	cmp	r3, #128	; 0x80
 8006b94:	d904      	bls.n	8006ba0 <RCCEx_PLL3_Config+0x78>
 8006b96:	f640 21f1 	movw	r1, #2801	; 0xaf1
 8006b9a:	4873      	ldr	r0, [pc, #460]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006b9c:	f008 ff69 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d003      	beq.n	8006bb0 <RCCEx_PLL3_Config+0x88>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	2b80      	cmp	r3, #128	; 0x80
 8006bae:	d904      	bls.n	8006bba <RCCEx_PLL3_Config+0x92>
 8006bb0:	f640 21f2 	movw	r1, #2802	; 0xaf2
 8006bb4:	486c      	ldr	r0, [pc, #432]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006bb6:	f008 ff5c 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d013      	beq.n	8006bea <RCCEx_PLL3_Config+0xc2>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bca:	d00e      	beq.n	8006bea <RCCEx_PLL3_Config+0xc2>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bd4:	d009      	beq.n	8006bea <RCCEx_PLL3_Config+0xc2>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bde:	d004      	beq.n	8006bea <RCCEx_PLL3_Config+0xc2>
 8006be0:	f640 21f3 	movw	r1, #2803	; 0xaf3
 8006be4:	4860      	ldr	r0, [pc, #384]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006be6:	f008 ff44 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	699b      	ldr	r3, [r3, #24]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d009      	beq.n	8006c06 <RCCEx_PLL3_Config+0xde>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bfa:	d004      	beq.n	8006c06 <RCCEx_PLL3_Config+0xde>
 8006bfc:	f640 21f4 	movw	r1, #2804	; 0xaf4
 8006c00:	4859      	ldr	r0, [pc, #356]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006c02:	f008 ff36 	bl	800fa72 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	69db      	ldr	r3, [r3, #28]
 8006c0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c0e:	d304      	bcc.n	8006c1a <RCCEx_PLL3_Config+0xf2>
 8006c10:	f640 21f5 	movw	r1, #2805	; 0xaf5
 8006c14:	4854      	ldr	r0, [pc, #336]	; (8006d68 <RCCEx_PLL3_Config+0x240>)
 8006c16:	f008 ff2c 	bl	800fa72 <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006c1a:	4b54      	ldr	r3, [pc, #336]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1e:	f003 0303 	and.w	r3, r3, #3
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d101      	bne.n	8006c2a <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e099      	b.n	8006d5e <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006c2a:	4b50      	ldr	r3, [pc, #320]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a4f      	ldr	r2, [pc, #316]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006c30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c36:	f7f9 ff0d 	bl	8000a54 <HAL_GetTick>
 8006c3a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006c3c:	e008      	b.n	8006c50 <RCCEx_PLL3_Config+0x128>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006c3e:	f7f9 ff09 	bl	8000a54 <HAL_GetTick>
 8006c42:	4602      	mov	r2, r0
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d901      	bls.n	8006c50 <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e086      	b.n	8006d5e <RCCEx_PLL3_Config+0x236>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006c50:	4b46      	ldr	r3, [pc, #280]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1f0      	bne.n	8006c3e <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006c5c:	4b43      	ldr	r3, [pc, #268]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c60:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	051b      	lsls	r3, r3, #20
 8006c6a:	4940      	ldr	r1, [pc, #256]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	628b      	str	r3, [r1, #40]	; 0x28
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	3b01      	subs	r3, #1
 8006c76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	025b      	lsls	r3, r3, #9
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	431a      	orrs	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	041b      	lsls	r3, r3, #16
 8006c8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006c92:	431a      	orrs	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	061b      	lsls	r3, r3, #24
 8006c9c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006ca0:	4932      	ldr	r1, [pc, #200]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006ca6:	4b31      	ldr	r3, [pc, #196]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006caa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	492e      	ldr	r1, [pc, #184]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006cb8:	4b2c      	ldr	r3, [pc, #176]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cbc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	4929      	ldr	r1, [pc, #164]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006cca:	4b28      	ldr	r3, [pc, #160]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cce:	4a27      	ldr	r2, [pc, #156]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cd4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006cd6:	4b25      	ldr	r3, [pc, #148]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cda:	4b25      	ldr	r3, [pc, #148]	; (8006d70 <RCCEx_PLL3_Config+0x248>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	69d2      	ldr	r2, [r2, #28]
 8006ce2:	00d2      	lsls	r2, r2, #3
 8006ce4:	4921      	ldr	r1, [pc, #132]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006cea:	4b20      	ldr	r3, [pc, #128]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cee:	4a1f      	ldr	r2, [pc, #124]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cf4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d106      	bne.n	8006d0a <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006cfc:	4b1b      	ldr	r3, [pc, #108]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d00:	4a1a      	ldr	r2, [pc, #104]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006d06:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006d08:	e00f      	b.n	8006d2a <RCCEx_PLL3_Config+0x202>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d106      	bne.n	8006d1e <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006d10:	4b16      	ldr	r3, [pc, #88]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d14:	4a15      	ldr	r2, [pc, #84]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d16:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d1a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006d1c:	e005      	b.n	8006d2a <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006d1e:	4b13      	ldr	r3, [pc, #76]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d22:	4a12      	ldr	r2, [pc, #72]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d24:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d28:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006d2a:	4b10      	ldr	r3, [pc, #64]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a0f      	ldr	r2, [pc, #60]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d36:	f7f9 fe8d 	bl	8000a54 <HAL_GetTick>
 8006d3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006d3c:	e008      	b.n	8006d50 <RCCEx_PLL3_Config+0x228>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006d3e:	f7f9 fe89 	bl	8000a54 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	2b02      	cmp	r3, #2
 8006d4a:	d901      	bls.n	8006d50 <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e006      	b.n	8006d5e <RCCEx_PLL3_Config+0x236>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006d50:	4b06      	ldr	r3, [pc, #24]	; (8006d6c <RCCEx_PLL3_Config+0x244>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d0f0      	beq.n	8006d3e <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 8006d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3710      	adds	r7, #16
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop
 8006d68:	08011778 	.word	0x08011778
 8006d6c:	58024400 	.word	0x58024400
 8006d70:	ffff0007 	.word	0xffff0007

08006d74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e0ab      	b.n	8006ede <HAL_UART_Init+0x16a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d032      	beq.n	8006df4 <HAL_UART_Init+0x80>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a55      	ldr	r2, [pc, #340]	; (8006ee8 <HAL_UART_Init+0x174>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d05f      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a53      	ldr	r2, [pc, #332]	; (8006eec <HAL_UART_Init+0x178>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d05a      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a52      	ldr	r2, [pc, #328]	; (8006ef0 <HAL_UART_Init+0x17c>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d055      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a50      	ldr	r2, [pc, #320]	; (8006ef4 <HAL_UART_Init+0x180>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d050      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a4f      	ldr	r2, [pc, #316]	; (8006ef8 <HAL_UART_Init+0x184>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d04b      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a4d      	ldr	r2, [pc, #308]	; (8006efc <HAL_UART_Init+0x188>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d046      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a4c      	ldr	r2, [pc, #304]	; (8006f00 <HAL_UART_Init+0x18c>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d041      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a4a      	ldr	r2, [pc, #296]	; (8006f04 <HAL_UART_Init+0x190>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d03c      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a49      	ldr	r2, [pc, #292]	; (8006f08 <HAL_UART_Init+0x194>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d037      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006de8:	f44f 7199 	mov.w	r1, #306	; 0x132
 8006dec:	4847      	ldr	r0, [pc, #284]	; (8006f0c <HAL_UART_Init+0x198>)
 8006dee:	f008 fe40 	bl	800fa72 <assert_failed>
 8006df2:	e031      	b.n	8006e58 <HAL_UART_Init+0xe4>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a3b      	ldr	r2, [pc, #236]	; (8006ee8 <HAL_UART_Init+0x174>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d02c      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a3a      	ldr	r2, [pc, #232]	; (8006eec <HAL_UART_Init+0x178>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d027      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a38      	ldr	r2, [pc, #224]	; (8006ef0 <HAL_UART_Init+0x17c>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d022      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a37      	ldr	r2, [pc, #220]	; (8006ef4 <HAL_UART_Init+0x180>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d01d      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a35      	ldr	r2, [pc, #212]	; (8006ef8 <HAL_UART_Init+0x184>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d018      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a34      	ldr	r2, [pc, #208]	; (8006efc <HAL_UART_Init+0x188>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d013      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a32      	ldr	r2, [pc, #200]	; (8006f00 <HAL_UART_Init+0x18c>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d00e      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a31      	ldr	r2, [pc, #196]	; (8006f04 <HAL_UART_Init+0x190>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d009      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a2f      	ldr	r2, [pc, #188]	; (8006f08 <HAL_UART_Init+0x194>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d004      	beq.n	8006e58 <HAL_UART_Init+0xe4>
 8006e4e:	f240 1137 	movw	r1, #311	; 0x137
 8006e52:	482e      	ldr	r0, [pc, #184]	; (8006f0c <HAL_UART_Init+0x198>)
 8006e54:	f008 fe0d 	bl	800fa72 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d106      	bne.n	8006e70 <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f009 f968 	bl	8010140 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2224      	movs	r2, #36	; 0x24
 8006e74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0201 	bic.w	r2, r2, #1
 8006e86:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 f8d9 	bl	8007040 <UART_SetConfig>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d101      	bne.n	8006e98 <HAL_UART_Init+0x124>
  {
    return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e022      	b.n	8006ede <HAL_UART_Init+0x16a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <HAL_UART_Init+0x132>
  {
    UART_AdvFeatureConfig(huart);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f002 fb2b 	bl	80094fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006eb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ec4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f042 0201 	orr.w	r2, r2, #1
 8006ed4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f002 fc86 	bl	80097e8 <UART_CheckIdleState>
 8006edc:	4603      	mov	r3, r0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	40011000 	.word	0x40011000
 8006eec:	40004400 	.word	0x40004400
 8006ef0:	40004800 	.word	0x40004800
 8006ef4:	40004c00 	.word	0x40004c00
 8006ef8:	40005000 	.word	0x40005000
 8006efc:	40011400 	.word	0x40011400
 8006f00:	40007800 	.word	0x40007800
 8006f04:	40007c00 	.word	0x40007c00
 8006f08:	58000c00 	.word	0x58000c00
 8006f0c:	080117b4 	.word	0x080117b4

08006f10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b08a      	sub	sp, #40	; 0x28
 8006f14:	af02      	add	r7, sp, #8
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	603b      	str	r3, [r7, #0]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f26:	2b20      	cmp	r3, #32
 8006f28:	f040 8083 	bne.w	8007032 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d002      	beq.n	8006f38 <HAL_UART_Transmit+0x28>
 8006f32:	88fb      	ldrh	r3, [r7, #6]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d101      	bne.n	8006f3c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e07b      	b.n	8007034 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d101      	bne.n	8006f4a <HAL_UART_Transmit+0x3a>
 8006f46:	2302      	movs	r3, #2
 8006f48:	e074      	b.n	8007034 <HAL_UART_Transmit+0x124>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2221      	movs	r2, #33	; 0x21
 8006f5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006f62:	f7f9 fd77 	bl	8000a54 <HAL_GetTick>
 8006f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	88fa      	ldrh	r2, [r7, #6]
 8006f6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	88fa      	ldrh	r2, [r7, #6]
 8006f74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f80:	d108      	bne.n	8006f94 <HAL_UART_Transmit+0x84>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d104      	bne.n	8006f94 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	61bb      	str	r3, [r7, #24]
 8006f92:	e003      	b.n	8006f9c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f9c:	e02c      	b.n	8006ff8 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	2180      	movs	r1, #128	; 0x80
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f002 fc65 	bl	8009878 <UART_WaitOnFlagUntilTimeout>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d001      	beq.n	8006fb8 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	e03d      	b.n	8007034 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10b      	bne.n	8006fd6 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fcc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006fce:	69bb      	ldr	r3, [r7, #24]
 8006fd0:	3302      	adds	r3, #2
 8006fd2:	61bb      	str	r3, [r7, #24]
 8006fd4:	e007      	b.n	8006fe6 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	781a      	ldrb	r2, [r3, #0]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1cc      	bne.n	8006f9e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	9300      	str	r3, [sp, #0]
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	2200      	movs	r2, #0
 800700c:	2140      	movs	r1, #64	; 0x40
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f002 fc32 	bl	8009878 <UART_WaitOnFlagUntilTimeout>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800701a:	2303      	movs	r3, #3
 800701c:	e00a      	b.n	8007034 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2220      	movs	r2, #32
 8007022:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    __HAL_UNLOCK(huart);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800702e:	2300      	movs	r3, #0
 8007030:	e000      	b.n	8007034 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007032:	2302      	movs	r3, #2
  }
}
 8007034:	4618      	mov	r0, r3
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	0000      	movs	r0, r0
	...

08007040 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007040:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007044:	b090      	sub	sp, #64	; 0x40
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800704a:	2300      	movs	r3, #0
 800704c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 800704e:	2300      	movs	r3, #0
 8007050:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8007054:	2300      	movs	r3, #0
 8007056:	62fb      	str	r3, [r7, #44]	; 0x2c
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4a17      	ldr	r2, [pc, #92]	; (80070bc <UART_SetConfig+0x7c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d904      	bls.n	800706c <UART_SetConfig+0x2c>
 8007062:	f640 3134 	movw	r1, #2868	; 0xb34
 8007066:	4816      	ldr	r0, [pc, #88]	; (80070c0 <UART_SetConfig+0x80>)
 8007068:	f008 fd03 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007074:	d00d      	beq.n	8007092 <UART_SetConfig+0x52>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d009      	beq.n	8007092 <UART_SetConfig+0x52>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007086:	d004      	beq.n	8007092 <UART_SetConfig+0x52>
 8007088:	f640 3135 	movw	r1, #2869	; 0xb35
 800708c:	480c      	ldr	r0, [pc, #48]	; (80070c0 <UART_SetConfig+0x80>)
 800708e:	f008 fcf0 	bl	800fa72 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a0b      	ldr	r2, [pc, #44]	; (80070c4 <UART_SetConfig+0x84>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d115      	bne.n	80070c8 <UART_SetConfig+0x88>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d037      	beq.n	8007114 <UART_SetConfig+0xd4>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ac:	d032      	beq.n	8007114 <UART_SetConfig+0xd4>
 80070ae:	f640 3138 	movw	r1, #2872	; 0xb38
 80070b2:	4803      	ldr	r0, [pc, #12]	; (80070c0 <UART_SetConfig+0x80>)
 80070b4:	f008 fcdd 	bl	800fa72 <assert_failed>
 80070b8:	e02c      	b.n	8007114 <UART_SetConfig+0xd4>
 80070ba:	bf00      	nop
 80070bc:	00bebc20 	.word	0x00bebc20
 80070c0:	080117b4 	.word	0x080117b4
 80070c4:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d0:	d012      	beq.n	80070f8 <UART_SetConfig+0xb8>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00e      	beq.n	80070f8 <UART_SetConfig+0xb8>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80070e2:	d009      	beq.n	80070f8 <UART_SetConfig+0xb8>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ec:	d004      	beq.n	80070f8 <UART_SetConfig+0xb8>
 80070ee:	f640 313c 	movw	r1, #2876	; 0xb3c
 80070f2:	48aa      	ldr	r0, [pc, #680]	; (800739c <UART_SetConfig+0x35c>)
 80070f4:	f008 fcbd 	bl	800fa72 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a1b      	ldr	r3, [r3, #32]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d009      	beq.n	8007114 <UART_SetConfig+0xd4>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007108:	d004      	beq.n	8007114 <UART_SetConfig+0xd4>
 800710a:	f640 313d 	movw	r1, #2877	; 0xb3d
 800710e:	48a3      	ldr	r0, [pc, #652]	; (800739c <UART_SetConfig+0x35c>)
 8007110:	f008 fcaf 	bl	800fa72 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00e      	beq.n	800713a <UART_SetConfig+0xfa>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007124:	d009      	beq.n	800713a <UART_SetConfig+0xfa>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800712e:	d004      	beq.n	800713a <UART_SetConfig+0xfa>
 8007130:	f44f 6134 	mov.w	r1, #2880	; 0xb40
 8007134:	4899      	ldr	r0, [pc, #612]	; (800739c <UART_SetConfig+0x35c>)
 8007136:	f008 fc9c 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	f023 030c 	bic.w	r3, r3, #12
 8007142:	2b00      	cmp	r3, #0
 8007144:	d103      	bne.n	800714e <UART_SetConfig+0x10e>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d104      	bne.n	8007158 <UART_SetConfig+0x118>
 800714e:	f640 3141 	movw	r1, #2881	; 0xb41
 8007152:	4892      	ldr	r0, [pc, #584]	; (800739c <UART_SetConfig+0x35c>)
 8007154:	f008 fc8d 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d013      	beq.n	8007188 <UART_SetConfig+0x148>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007168:	d00e      	beq.n	8007188 <UART_SetConfig+0x148>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007172:	d009      	beq.n	8007188 <UART_SetConfig+0x148>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800717c:	d004      	beq.n	8007188 <UART_SetConfig+0x148>
 800717e:	f640 3142 	movw	r1, #2882	; 0xb42
 8007182:	4886      	ldr	r0, [pc, #536]	; (800739c <UART_SetConfig+0x35c>)
 8007184:	f008 fc75 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d009      	beq.n	80071a4 <UART_SetConfig+0x164>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	69db      	ldr	r3, [r3, #28]
 8007194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007198:	d004      	beq.n	80071a4 <UART_SetConfig+0x164>
 800719a:	f640 3143 	movw	r1, #2883	; 0xb43
 800719e:	487f      	ldr	r0, [pc, #508]	; (800739c <UART_SetConfig+0x35c>)
 80071a0:	f008 fc67 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d030      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d02c      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d028      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c0:	2b03      	cmp	r3, #3
 80071c2:	d024      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	2b04      	cmp	r3, #4
 80071ca:	d020      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d0:	2b05      	cmp	r3, #5
 80071d2:	d01c      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d8:	2b06      	cmp	r3, #6
 80071da:	d018      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e0:	2b07      	cmp	r3, #7
 80071e2:	d014      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d010      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f0:	2b09      	cmp	r3, #9
 80071f2:	d00c      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f8:	2b0a      	cmp	r3, #10
 80071fa:	d008      	beq.n	800720e <UART_SetConfig+0x1ce>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007200:	2b0b      	cmp	r3, #11
 8007202:	d004      	beq.n	800720e <UART_SetConfig+0x1ce>
 8007204:	f640 3144 	movw	r1, #2884	; 0xb44
 8007208:	4864      	ldr	r0, [pc, #400]	; (800739c <UART_SetConfig+0x35c>)
 800720a:	f008 fc32 	bl	800fa72 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	689a      	ldr	r2, [r3, #8]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	431a      	orrs	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	431a      	orrs	r2, r3
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	69db      	ldr	r3, [r3, #28]
 8007222:	4313      	orrs	r3, r2
 8007224:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800722a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800722c:	4313      	orrs	r3, r2
 800722e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	4b5a      	ldr	r3, [pc, #360]	; (80073a0 <UART_SetConfig+0x360>)
 8007238:	4013      	ands	r3, r2
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	6812      	ldr	r2, [r2, #0]
 800723e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007240:	430b      	orrs	r3, r1
 8007242:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	68da      	ldr	r2, [r3, #12]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a4f      	ldr	r2, [pc, #316]	; (80073a4 <UART_SetConfig+0x364>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d004      	beq.n	8007274 <UART_SetConfig+0x234>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a1b      	ldr	r3, [r3, #32]
 800726e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007270:	4313      	orrs	r3, r2
 8007272:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689a      	ldr	r2, [r3, #8]
 800727a:	4b4b      	ldr	r3, [pc, #300]	; (80073a8 <UART_SetConfig+0x368>)
 800727c:	4013      	ands	r3, r2
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	6812      	ldr	r2, [r2, #0]
 8007282:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007284:	430b      	orrs	r3, r1
 8007286:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728e:	f023 010f 	bic.w	r1, r3, #15
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	430a      	orrs	r2, r1
 800729c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a42      	ldr	r2, [pc, #264]	; (80073ac <UART_SetConfig+0x36c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	f040 8085 	bne.w	80073b4 <UART_SetConfig+0x374>
 80072aa:	4b41      	ldr	r3, [pc, #260]	; (80073b0 <UART_SetConfig+0x370>)
 80072ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072b2:	2b28      	cmp	r3, #40	; 0x28
 80072b4:	d86c      	bhi.n	8007390 <UART_SetConfig+0x350>
 80072b6:	a201      	add	r2, pc, #4	; (adr r2, 80072bc <UART_SetConfig+0x27c>)
 80072b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072bc:	08007361 	.word	0x08007361
 80072c0:	08007391 	.word	0x08007391
 80072c4:	08007391 	.word	0x08007391
 80072c8:	08007391 	.word	0x08007391
 80072cc:	08007391 	.word	0x08007391
 80072d0:	08007391 	.word	0x08007391
 80072d4:	08007391 	.word	0x08007391
 80072d8:	08007391 	.word	0x08007391
 80072dc:	08007369 	.word	0x08007369
 80072e0:	08007391 	.word	0x08007391
 80072e4:	08007391 	.word	0x08007391
 80072e8:	08007391 	.word	0x08007391
 80072ec:	08007391 	.word	0x08007391
 80072f0:	08007391 	.word	0x08007391
 80072f4:	08007391 	.word	0x08007391
 80072f8:	08007391 	.word	0x08007391
 80072fc:	08007371 	.word	0x08007371
 8007300:	08007391 	.word	0x08007391
 8007304:	08007391 	.word	0x08007391
 8007308:	08007391 	.word	0x08007391
 800730c:	08007391 	.word	0x08007391
 8007310:	08007391 	.word	0x08007391
 8007314:	08007391 	.word	0x08007391
 8007318:	08007391 	.word	0x08007391
 800731c:	08007379 	.word	0x08007379
 8007320:	08007391 	.word	0x08007391
 8007324:	08007391 	.word	0x08007391
 8007328:	08007391 	.word	0x08007391
 800732c:	08007391 	.word	0x08007391
 8007330:	08007391 	.word	0x08007391
 8007334:	08007391 	.word	0x08007391
 8007338:	08007391 	.word	0x08007391
 800733c:	08007381 	.word	0x08007381
 8007340:	08007391 	.word	0x08007391
 8007344:	08007391 	.word	0x08007391
 8007348:	08007391 	.word	0x08007391
 800734c:	08007391 	.word	0x08007391
 8007350:	08007391 	.word	0x08007391
 8007354:	08007391 	.word	0x08007391
 8007358:	08007391 	.word	0x08007391
 800735c:	08007389 	.word	0x08007389
 8007360:	2301      	movs	r3, #1
 8007362:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007366:	e23b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007368:	2304      	movs	r3, #4
 800736a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800736e:	e237      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007370:	2308      	movs	r3, #8
 8007372:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007376:	e233      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007378:	2310      	movs	r3, #16
 800737a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800737e:	e22f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007380:	2320      	movs	r3, #32
 8007382:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007386:	e22b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007388:	2340      	movs	r3, #64	; 0x40
 800738a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800738e:	e227      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007390:	2380      	movs	r3, #128	; 0x80
 8007392:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007396:	bf00      	nop
 8007398:	e222      	b.n	80077e0 <UART_SetConfig+0x7a0>
 800739a:	bf00      	nop
 800739c:	080117b4 	.word	0x080117b4
 80073a0:	cfff69f3 	.word	0xcfff69f3
 80073a4:	58000c00 	.word	0x58000c00
 80073a8:	11fff4ff 	.word	0x11fff4ff
 80073ac:	40011000 	.word	0x40011000
 80073b0:	58024400 	.word	0x58024400
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4ac9      	ldr	r2, [pc, #804]	; (80076e0 <UART_SetConfig+0x6a0>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d131      	bne.n	8007422 <UART_SetConfig+0x3e2>
 80073be:	4bc9      	ldr	r3, [pc, #804]	; (80076e4 <UART_SetConfig+0x6a4>)
 80073c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c2:	f003 0307 	and.w	r3, r3, #7
 80073c6:	2b05      	cmp	r3, #5
 80073c8:	d826      	bhi.n	8007418 <UART_SetConfig+0x3d8>
 80073ca:	a201      	add	r2, pc, #4	; (adr r2, 80073d0 <UART_SetConfig+0x390>)
 80073cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d0:	080073e9 	.word	0x080073e9
 80073d4:	080073f1 	.word	0x080073f1
 80073d8:	080073f9 	.word	0x080073f9
 80073dc:	08007401 	.word	0x08007401
 80073e0:	08007409 	.word	0x08007409
 80073e4:	08007411 	.word	0x08007411
 80073e8:	2300      	movs	r3, #0
 80073ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80073ee:	e1f7      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80073f0:	2304      	movs	r3, #4
 80073f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80073f6:	e1f3      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80073f8:	2308      	movs	r3, #8
 80073fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80073fe:	e1ef      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007400:	2310      	movs	r3, #16
 8007402:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007406:	e1eb      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007408:	2320      	movs	r3, #32
 800740a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800740e:	e1e7      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007410:	2340      	movs	r3, #64	; 0x40
 8007412:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007416:	e1e3      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007418:	2380      	movs	r3, #128	; 0x80
 800741a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800741e:	bf00      	nop
 8007420:	e1de      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4ab0      	ldr	r2, [pc, #704]	; (80076e8 <UART_SetConfig+0x6a8>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d132      	bne.n	8007492 <UART_SetConfig+0x452>
 800742c:	4bad      	ldr	r3, [pc, #692]	; (80076e4 <UART_SetConfig+0x6a4>)
 800742e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007430:	f003 0307 	and.w	r3, r3, #7
 8007434:	2b05      	cmp	r3, #5
 8007436:	d827      	bhi.n	8007488 <UART_SetConfig+0x448>
 8007438:	a201      	add	r2, pc, #4	; (adr r2, 8007440 <UART_SetConfig+0x400>)
 800743a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800743e:	bf00      	nop
 8007440:	08007459 	.word	0x08007459
 8007444:	08007461 	.word	0x08007461
 8007448:	08007469 	.word	0x08007469
 800744c:	08007471 	.word	0x08007471
 8007450:	08007479 	.word	0x08007479
 8007454:	08007481 	.word	0x08007481
 8007458:	2300      	movs	r3, #0
 800745a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800745e:	e1bf      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007460:	2304      	movs	r3, #4
 8007462:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007466:	e1bb      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007468:	2308      	movs	r3, #8
 800746a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800746e:	e1b7      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007470:	2310      	movs	r3, #16
 8007472:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007476:	e1b3      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007478:	2320      	movs	r3, #32
 800747a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800747e:	e1af      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007480:	2340      	movs	r3, #64	; 0x40
 8007482:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007486:	e1ab      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007488:	2380      	movs	r3, #128	; 0x80
 800748a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800748e:	bf00      	nop
 8007490:	e1a6      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a95      	ldr	r2, [pc, #596]	; (80076ec <UART_SetConfig+0x6ac>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d132      	bne.n	8007502 <UART_SetConfig+0x4c2>
 800749c:	4b91      	ldr	r3, [pc, #580]	; (80076e4 <UART_SetConfig+0x6a4>)
 800749e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a0:	f003 0307 	and.w	r3, r3, #7
 80074a4:	2b05      	cmp	r3, #5
 80074a6:	d827      	bhi.n	80074f8 <UART_SetConfig+0x4b8>
 80074a8:	a201      	add	r2, pc, #4	; (adr r2, 80074b0 <UART_SetConfig+0x470>)
 80074aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ae:	bf00      	nop
 80074b0:	080074c9 	.word	0x080074c9
 80074b4:	080074d1 	.word	0x080074d1
 80074b8:	080074d9 	.word	0x080074d9
 80074bc:	080074e1 	.word	0x080074e1
 80074c0:	080074e9 	.word	0x080074e9
 80074c4:	080074f1 	.word	0x080074f1
 80074c8:	2300      	movs	r3, #0
 80074ca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074ce:	e187      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80074d0:	2304      	movs	r3, #4
 80074d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074d6:	e183      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80074d8:	2308      	movs	r3, #8
 80074da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074de:	e17f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80074e0:	2310      	movs	r3, #16
 80074e2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074e6:	e17b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80074e8:	2320      	movs	r3, #32
 80074ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074ee:	e177      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80074f0:	2340      	movs	r3, #64	; 0x40
 80074f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074f6:	e173      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80074f8:	2380      	movs	r3, #128	; 0x80
 80074fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80074fe:	bf00      	nop
 8007500:	e16e      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a7a      	ldr	r2, [pc, #488]	; (80076f0 <UART_SetConfig+0x6b0>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d132      	bne.n	8007572 <UART_SetConfig+0x532>
 800750c:	4b75      	ldr	r3, [pc, #468]	; (80076e4 <UART_SetConfig+0x6a4>)
 800750e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007510:	f003 0307 	and.w	r3, r3, #7
 8007514:	2b05      	cmp	r3, #5
 8007516:	d827      	bhi.n	8007568 <UART_SetConfig+0x528>
 8007518:	a201      	add	r2, pc, #4	; (adr r2, 8007520 <UART_SetConfig+0x4e0>)
 800751a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751e:	bf00      	nop
 8007520:	08007539 	.word	0x08007539
 8007524:	08007541 	.word	0x08007541
 8007528:	08007549 	.word	0x08007549
 800752c:	08007551 	.word	0x08007551
 8007530:	08007559 	.word	0x08007559
 8007534:	08007561 	.word	0x08007561
 8007538:	2300      	movs	r3, #0
 800753a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800753e:	e14f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007540:	2304      	movs	r3, #4
 8007542:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007546:	e14b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007548:	2308      	movs	r3, #8
 800754a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800754e:	e147      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007550:	2310      	movs	r3, #16
 8007552:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007556:	e143      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007558:	2320      	movs	r3, #32
 800755a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800755e:	e13f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007560:	2340      	movs	r3, #64	; 0x40
 8007562:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007566:	e13b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007568:	2380      	movs	r3, #128	; 0x80
 800756a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800756e:	bf00      	nop
 8007570:	e136      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a5f      	ldr	r2, [pc, #380]	; (80076f4 <UART_SetConfig+0x6b4>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d178      	bne.n	800766e <UART_SetConfig+0x62e>
 800757c:	4b59      	ldr	r3, [pc, #356]	; (80076e4 <UART_SetConfig+0x6a4>)
 800757e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007580:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007584:	2b28      	cmp	r3, #40	; 0x28
 8007586:	d86d      	bhi.n	8007664 <UART_SetConfig+0x624>
 8007588:	a201      	add	r2, pc, #4	; (adr r2, 8007590 <UART_SetConfig+0x550>)
 800758a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758e:	bf00      	nop
 8007590:	08007635 	.word	0x08007635
 8007594:	08007665 	.word	0x08007665
 8007598:	08007665 	.word	0x08007665
 800759c:	08007665 	.word	0x08007665
 80075a0:	08007665 	.word	0x08007665
 80075a4:	08007665 	.word	0x08007665
 80075a8:	08007665 	.word	0x08007665
 80075ac:	08007665 	.word	0x08007665
 80075b0:	0800763d 	.word	0x0800763d
 80075b4:	08007665 	.word	0x08007665
 80075b8:	08007665 	.word	0x08007665
 80075bc:	08007665 	.word	0x08007665
 80075c0:	08007665 	.word	0x08007665
 80075c4:	08007665 	.word	0x08007665
 80075c8:	08007665 	.word	0x08007665
 80075cc:	08007665 	.word	0x08007665
 80075d0:	08007645 	.word	0x08007645
 80075d4:	08007665 	.word	0x08007665
 80075d8:	08007665 	.word	0x08007665
 80075dc:	08007665 	.word	0x08007665
 80075e0:	08007665 	.word	0x08007665
 80075e4:	08007665 	.word	0x08007665
 80075e8:	08007665 	.word	0x08007665
 80075ec:	08007665 	.word	0x08007665
 80075f0:	0800764d 	.word	0x0800764d
 80075f4:	08007665 	.word	0x08007665
 80075f8:	08007665 	.word	0x08007665
 80075fc:	08007665 	.word	0x08007665
 8007600:	08007665 	.word	0x08007665
 8007604:	08007665 	.word	0x08007665
 8007608:	08007665 	.word	0x08007665
 800760c:	08007665 	.word	0x08007665
 8007610:	08007655 	.word	0x08007655
 8007614:	08007665 	.word	0x08007665
 8007618:	08007665 	.word	0x08007665
 800761c:	08007665 	.word	0x08007665
 8007620:	08007665 	.word	0x08007665
 8007624:	08007665 	.word	0x08007665
 8007628:	08007665 	.word	0x08007665
 800762c:	08007665 	.word	0x08007665
 8007630:	0800765d 	.word	0x0800765d
 8007634:	2301      	movs	r3, #1
 8007636:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800763a:	e0d1      	b.n	80077e0 <UART_SetConfig+0x7a0>
 800763c:	2304      	movs	r3, #4
 800763e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007642:	e0cd      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007644:	2308      	movs	r3, #8
 8007646:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800764a:	e0c9      	b.n	80077e0 <UART_SetConfig+0x7a0>
 800764c:	2310      	movs	r3, #16
 800764e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007652:	e0c5      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007654:	2320      	movs	r3, #32
 8007656:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800765a:	e0c1      	b.n	80077e0 <UART_SetConfig+0x7a0>
 800765c:	2340      	movs	r3, #64	; 0x40
 800765e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007662:	e0bd      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007664:	2380      	movs	r3, #128	; 0x80
 8007666:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800766a:	bf00      	nop
 800766c:	e0b8      	b.n	80077e0 <UART_SetConfig+0x7a0>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a21      	ldr	r2, [pc, #132]	; (80076f8 <UART_SetConfig+0x6b8>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d141      	bne.n	80076fc <UART_SetConfig+0x6bc>
 8007678:	4b1a      	ldr	r3, [pc, #104]	; (80076e4 <UART_SetConfig+0x6a4>)
 800767a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	2b05      	cmp	r3, #5
 8007682:	d827      	bhi.n	80076d4 <UART_SetConfig+0x694>
 8007684:	a201      	add	r2, pc, #4	; (adr r2, 800768c <UART_SetConfig+0x64c>)
 8007686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800768a:	bf00      	nop
 800768c:	080076a5 	.word	0x080076a5
 8007690:	080076ad 	.word	0x080076ad
 8007694:	080076b5 	.word	0x080076b5
 8007698:	080076bd 	.word	0x080076bd
 800769c:	080076c5 	.word	0x080076c5
 80076a0:	080076cd 	.word	0x080076cd
 80076a4:	2300      	movs	r3, #0
 80076a6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076aa:	e099      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076ac:	2304      	movs	r3, #4
 80076ae:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076b2:	e095      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076b4:	2308      	movs	r3, #8
 80076b6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076ba:	e091      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076bc:	2310      	movs	r3, #16
 80076be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076c2:	e08d      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076c4:	2320      	movs	r3, #32
 80076c6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076ca:	e089      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076cc:	2340      	movs	r3, #64	; 0x40
 80076ce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076d2:	e085      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076d4:	2380      	movs	r3, #128	; 0x80
 80076d6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80076da:	bf00      	nop
 80076dc:	e080      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80076de:	bf00      	nop
 80076e0:	40004400 	.word	0x40004400
 80076e4:	58024400 	.word	0x58024400
 80076e8:	40004800 	.word	0x40004800
 80076ec:	40004c00 	.word	0x40004c00
 80076f0:	40005000 	.word	0x40005000
 80076f4:	40011400 	.word	0x40011400
 80076f8:	40007800 	.word	0x40007800
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a98      	ldr	r2, [pc, #608]	; (8007964 <UART_SetConfig+0x924>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d131      	bne.n	800776a <UART_SetConfig+0x72a>
 8007706:	4b98      	ldr	r3, [pc, #608]	; (8007968 <UART_SetConfig+0x928>)
 8007708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800770a:	f003 0307 	and.w	r3, r3, #7
 800770e:	2b05      	cmp	r3, #5
 8007710:	d826      	bhi.n	8007760 <UART_SetConfig+0x720>
 8007712:	a201      	add	r2, pc, #4	; (adr r2, 8007718 <UART_SetConfig+0x6d8>)
 8007714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007718:	08007731 	.word	0x08007731
 800771c:	08007739 	.word	0x08007739
 8007720:	08007741 	.word	0x08007741
 8007724:	08007749 	.word	0x08007749
 8007728:	08007751 	.word	0x08007751
 800772c:	08007759 	.word	0x08007759
 8007730:	2300      	movs	r3, #0
 8007732:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007736:	e053      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007738:	2304      	movs	r3, #4
 800773a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800773e:	e04f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007740:	2308      	movs	r3, #8
 8007742:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007746:	e04b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007748:	2310      	movs	r3, #16
 800774a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800774e:	e047      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007750:	2320      	movs	r3, #32
 8007752:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007756:	e043      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007758:	2340      	movs	r3, #64	; 0x40
 800775a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800775e:	e03f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 8007760:	2380      	movs	r3, #128	; 0x80
 8007762:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007766:	bf00      	nop
 8007768:	e03a      	b.n	80077e0 <UART_SetConfig+0x7a0>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a7f      	ldr	r2, [pc, #508]	; (800796c <UART_SetConfig+0x92c>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d132      	bne.n	80077da <UART_SetConfig+0x79a>
 8007774:	4b7c      	ldr	r3, [pc, #496]	; (8007968 <UART_SetConfig+0x928>)
 8007776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007778:	f003 0307 	and.w	r3, r3, #7
 800777c:	2b05      	cmp	r3, #5
 800777e:	d827      	bhi.n	80077d0 <UART_SetConfig+0x790>
 8007780:	a201      	add	r2, pc, #4	; (adr r2, 8007788 <UART_SetConfig+0x748>)
 8007782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007786:	bf00      	nop
 8007788:	080077a1 	.word	0x080077a1
 800778c:	080077a9 	.word	0x080077a9
 8007790:	080077b1 	.word	0x080077b1
 8007794:	080077b9 	.word	0x080077b9
 8007798:	080077c1 	.word	0x080077c1
 800779c:	080077c9 	.word	0x080077c9
 80077a0:	2302      	movs	r3, #2
 80077a2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077a6:	e01b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077a8:	2304      	movs	r3, #4
 80077aa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077ae:	e017      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077b0:	2308      	movs	r3, #8
 80077b2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077b6:	e013      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077b8:	2310      	movs	r3, #16
 80077ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077be:	e00f      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077c0:	2320      	movs	r3, #32
 80077c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077c6:	e00b      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077c8:	2340      	movs	r3, #64	; 0x40
 80077ca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077ce:	e007      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077d0:	2380      	movs	r3, #128	; 0x80
 80077d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80077d6:	bf00      	nop
 80077d8:	e002      	b.n	80077e0 <UART_SetConfig+0x7a0>
 80077da:	2380      	movs	r3, #128	; 0x80
 80077dc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a61      	ldr	r2, [pc, #388]	; (800796c <UART_SetConfig+0x92c>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	f040 86f3 	bne.w	80085d2 <UART_SetConfig+0x1592>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80077ec:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	f000 80bd 	beq.w	8007970 <UART_SetConfig+0x930>
 80077f6:	2b08      	cmp	r3, #8
 80077f8:	dc04      	bgt.n	8007804 <UART_SetConfig+0x7c4>
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d00c      	beq.n	8007818 <UART_SetConfig+0x7d8>
 80077fe:	2b04      	cmp	r3, #4
 8007800:	d05b      	beq.n	80078ba <UART_SetConfig+0x87a>
 8007802:	e276      	b.n	8007cf2 <UART_SetConfig+0xcb2>
 8007804:	2b20      	cmp	r3, #32
 8007806:	f000 81ad 	beq.w	8007b64 <UART_SetConfig+0xb24>
 800780a:	2b40      	cmp	r3, #64	; 0x40
 800780c:	f000 821a 	beq.w	8007c44 <UART_SetConfig+0xc04>
 8007810:	2b10      	cmp	r3, #16
 8007812:	f000 8101 	beq.w	8007a18 <UART_SetConfig+0x9d8>
 8007816:	e26c      	b.n	8007cf2 <UART_SetConfig+0xcb2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007818:	f7fe fd9a 	bl	8006350 <HAL_RCCEx_GetD3PCLK1Freq>
 800781c:	4602      	mov	r2, r0
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	2b00      	cmp	r3, #0
 8007824:	d044      	beq.n	80078b0 <UART_SetConfig+0x870>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782a:	2b01      	cmp	r3, #1
 800782c:	d03e      	beq.n	80078ac <UART_SetConfig+0x86c>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007832:	2b02      	cmp	r3, #2
 8007834:	d038      	beq.n	80078a8 <UART_SetConfig+0x868>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783a:	2b03      	cmp	r3, #3
 800783c:	d032      	beq.n	80078a4 <UART_SetConfig+0x864>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007842:	2b04      	cmp	r3, #4
 8007844:	d02c      	beq.n	80078a0 <UART_SetConfig+0x860>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	2b05      	cmp	r3, #5
 800784c:	d026      	beq.n	800789c <UART_SetConfig+0x85c>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007852:	2b06      	cmp	r3, #6
 8007854:	d020      	beq.n	8007898 <UART_SetConfig+0x858>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785a:	2b07      	cmp	r3, #7
 800785c:	d01a      	beq.n	8007894 <UART_SetConfig+0x854>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007862:	2b08      	cmp	r3, #8
 8007864:	d014      	beq.n	8007890 <UART_SetConfig+0x850>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786a:	2b09      	cmp	r3, #9
 800786c:	d00e      	beq.n	800788c <UART_SetConfig+0x84c>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007872:	2b0a      	cmp	r3, #10
 8007874:	d008      	beq.n	8007888 <UART_SetConfig+0x848>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787a:	2b0b      	cmp	r3, #11
 800787c:	d102      	bne.n	8007884 <UART_SetConfig+0x844>
 800787e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007882:	e016      	b.n	80078b2 <UART_SetConfig+0x872>
 8007884:	2301      	movs	r3, #1
 8007886:	e014      	b.n	80078b2 <UART_SetConfig+0x872>
 8007888:	2380      	movs	r3, #128	; 0x80
 800788a:	e012      	b.n	80078b2 <UART_SetConfig+0x872>
 800788c:	2340      	movs	r3, #64	; 0x40
 800788e:	e010      	b.n	80078b2 <UART_SetConfig+0x872>
 8007890:	2320      	movs	r3, #32
 8007892:	e00e      	b.n	80078b2 <UART_SetConfig+0x872>
 8007894:	2310      	movs	r3, #16
 8007896:	e00c      	b.n	80078b2 <UART_SetConfig+0x872>
 8007898:	230c      	movs	r3, #12
 800789a:	e00a      	b.n	80078b2 <UART_SetConfig+0x872>
 800789c:	230a      	movs	r3, #10
 800789e:	e008      	b.n	80078b2 <UART_SetConfig+0x872>
 80078a0:	2308      	movs	r3, #8
 80078a2:	e006      	b.n	80078b2 <UART_SetConfig+0x872>
 80078a4:	2306      	movs	r3, #6
 80078a6:	e004      	b.n	80078b2 <UART_SetConfig+0x872>
 80078a8:	2304      	movs	r3, #4
 80078aa:	e002      	b.n	80078b2 <UART_SetConfig+0x872>
 80078ac:	2302      	movs	r3, #2
 80078ae:	e000      	b.n	80078b2 <UART_SetConfig+0x872>
 80078b0:	2301      	movs	r3, #1
 80078b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80078b8:	e21f      	b.n	8007cfa <UART_SetConfig+0xcba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078ba:	f107 0318 	add.w	r3, r7, #24
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fe fd5c 	bl	800637c <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80078c4:	69fa      	ldr	r2, [r7, #28]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d044      	beq.n	8007958 <UART_SetConfig+0x918>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d03e      	beq.n	8007954 <UART_SetConfig+0x914>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d038      	beq.n	8007950 <UART_SetConfig+0x910>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e2:	2b03      	cmp	r3, #3
 80078e4:	d032      	beq.n	800794c <UART_SetConfig+0x90c>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ea:	2b04      	cmp	r3, #4
 80078ec:	d02c      	beq.n	8007948 <UART_SetConfig+0x908>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f2:	2b05      	cmp	r3, #5
 80078f4:	d026      	beq.n	8007944 <UART_SetConfig+0x904>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fa:	2b06      	cmp	r3, #6
 80078fc:	d020      	beq.n	8007940 <UART_SetConfig+0x900>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007902:	2b07      	cmp	r3, #7
 8007904:	d01a      	beq.n	800793c <UART_SetConfig+0x8fc>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790a:	2b08      	cmp	r3, #8
 800790c:	d014      	beq.n	8007938 <UART_SetConfig+0x8f8>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007912:	2b09      	cmp	r3, #9
 8007914:	d00e      	beq.n	8007934 <UART_SetConfig+0x8f4>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791a:	2b0a      	cmp	r3, #10
 800791c:	d008      	beq.n	8007930 <UART_SetConfig+0x8f0>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007922:	2b0b      	cmp	r3, #11
 8007924:	d102      	bne.n	800792c <UART_SetConfig+0x8ec>
 8007926:	f44f 7380 	mov.w	r3, #256	; 0x100
 800792a:	e016      	b.n	800795a <UART_SetConfig+0x91a>
 800792c:	2301      	movs	r3, #1
 800792e:	e014      	b.n	800795a <UART_SetConfig+0x91a>
 8007930:	2380      	movs	r3, #128	; 0x80
 8007932:	e012      	b.n	800795a <UART_SetConfig+0x91a>
 8007934:	2340      	movs	r3, #64	; 0x40
 8007936:	e010      	b.n	800795a <UART_SetConfig+0x91a>
 8007938:	2320      	movs	r3, #32
 800793a:	e00e      	b.n	800795a <UART_SetConfig+0x91a>
 800793c:	2310      	movs	r3, #16
 800793e:	e00c      	b.n	800795a <UART_SetConfig+0x91a>
 8007940:	230c      	movs	r3, #12
 8007942:	e00a      	b.n	800795a <UART_SetConfig+0x91a>
 8007944:	230a      	movs	r3, #10
 8007946:	e008      	b.n	800795a <UART_SetConfig+0x91a>
 8007948:	2308      	movs	r3, #8
 800794a:	e006      	b.n	800795a <UART_SetConfig+0x91a>
 800794c:	2306      	movs	r3, #6
 800794e:	e004      	b.n	800795a <UART_SetConfig+0x91a>
 8007950:	2304      	movs	r3, #4
 8007952:	e002      	b.n	800795a <UART_SetConfig+0x91a>
 8007954:	2302      	movs	r3, #2
 8007956:	e000      	b.n	800795a <UART_SetConfig+0x91a>
 8007958:	2301      	movs	r3, #1
 800795a:	fbb2 f3f3 	udiv	r3, r2, r3
 800795e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007960:	e1cb      	b.n	8007cfa <UART_SetConfig+0xcba>
 8007962:	bf00      	nop
 8007964:	40007c00 	.word	0x40007c00
 8007968:	58024400 	.word	0x58024400
 800796c:	58000c00 	.word	0x58000c00
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007970:	f107 030c 	add.w	r3, r7, #12
 8007974:	4618      	mov	r0, r3
 8007976:	f7fe fe4d 	bl	8006614 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007980:	2b00      	cmp	r3, #0
 8007982:	d044      	beq.n	8007a0e <UART_SetConfig+0x9ce>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007988:	2b01      	cmp	r3, #1
 800798a:	d03e      	beq.n	8007a0a <UART_SetConfig+0x9ca>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007990:	2b02      	cmp	r3, #2
 8007992:	d038      	beq.n	8007a06 <UART_SetConfig+0x9c6>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007998:	2b03      	cmp	r3, #3
 800799a:	d032      	beq.n	8007a02 <UART_SetConfig+0x9c2>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a0:	2b04      	cmp	r3, #4
 80079a2:	d02c      	beq.n	80079fe <UART_SetConfig+0x9be>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a8:	2b05      	cmp	r3, #5
 80079aa:	d026      	beq.n	80079fa <UART_SetConfig+0x9ba>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b0:	2b06      	cmp	r3, #6
 80079b2:	d020      	beq.n	80079f6 <UART_SetConfig+0x9b6>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b8:	2b07      	cmp	r3, #7
 80079ba:	d01a      	beq.n	80079f2 <UART_SetConfig+0x9b2>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c0:	2b08      	cmp	r3, #8
 80079c2:	d014      	beq.n	80079ee <UART_SetConfig+0x9ae>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c8:	2b09      	cmp	r3, #9
 80079ca:	d00e      	beq.n	80079ea <UART_SetConfig+0x9aa>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d0:	2b0a      	cmp	r3, #10
 80079d2:	d008      	beq.n	80079e6 <UART_SetConfig+0x9a6>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d8:	2b0b      	cmp	r3, #11
 80079da:	d102      	bne.n	80079e2 <UART_SetConfig+0x9a2>
 80079dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80079e0:	e016      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079e2:	2301      	movs	r3, #1
 80079e4:	e014      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079e6:	2380      	movs	r3, #128	; 0x80
 80079e8:	e012      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079ea:	2340      	movs	r3, #64	; 0x40
 80079ec:	e010      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079ee:	2320      	movs	r3, #32
 80079f0:	e00e      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079f2:	2310      	movs	r3, #16
 80079f4:	e00c      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079f6:	230c      	movs	r3, #12
 80079f8:	e00a      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079fa:	230a      	movs	r3, #10
 80079fc:	e008      	b.n	8007a10 <UART_SetConfig+0x9d0>
 80079fe:	2308      	movs	r3, #8
 8007a00:	e006      	b.n	8007a10 <UART_SetConfig+0x9d0>
 8007a02:	2306      	movs	r3, #6
 8007a04:	e004      	b.n	8007a10 <UART_SetConfig+0x9d0>
 8007a06:	2304      	movs	r3, #4
 8007a08:	e002      	b.n	8007a10 <UART_SetConfig+0x9d0>
 8007a0a:	2302      	movs	r3, #2
 8007a0c:	e000      	b.n	8007a10 <UART_SetConfig+0x9d0>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007a16:	e170      	b.n	8007cfa <UART_SetConfig+0xcba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a18:	4b79      	ldr	r3, [pc, #484]	; (8007c00 <UART_SetConfig+0xbc0>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0320 	and.w	r3, r3, #32
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d054      	beq.n	8007ace <UART_SetConfig+0xa8e>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007a24:	4b76      	ldr	r3, [pc, #472]	; (8007c00 <UART_SetConfig+0xbc0>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	08db      	lsrs	r3, r3, #3
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	4a75      	ldr	r2, [pc, #468]	; (8007c04 <UART_SetConfig+0xbc4>)
 8007a30:	40da      	lsrs	r2, r3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d044      	beq.n	8007ac4 <UART_SetConfig+0xa84>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d03e      	beq.n	8007ac0 <UART_SetConfig+0xa80>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d038      	beq.n	8007abc <UART_SetConfig+0xa7c>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a4e:	2b03      	cmp	r3, #3
 8007a50:	d032      	beq.n	8007ab8 <UART_SetConfig+0xa78>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	d02c      	beq.n	8007ab4 <UART_SetConfig+0xa74>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5e:	2b05      	cmp	r3, #5
 8007a60:	d026      	beq.n	8007ab0 <UART_SetConfig+0xa70>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a66:	2b06      	cmp	r3, #6
 8007a68:	d020      	beq.n	8007aac <UART_SetConfig+0xa6c>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6e:	2b07      	cmp	r3, #7
 8007a70:	d01a      	beq.n	8007aa8 <UART_SetConfig+0xa68>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a76:	2b08      	cmp	r3, #8
 8007a78:	d014      	beq.n	8007aa4 <UART_SetConfig+0xa64>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a7e:	2b09      	cmp	r3, #9
 8007a80:	d00e      	beq.n	8007aa0 <UART_SetConfig+0xa60>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a86:	2b0a      	cmp	r3, #10
 8007a88:	d008      	beq.n	8007a9c <UART_SetConfig+0xa5c>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	2b0b      	cmp	r3, #11
 8007a90:	d102      	bne.n	8007a98 <UART_SetConfig+0xa58>
 8007a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a96:	e016      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e014      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007a9c:	2380      	movs	r3, #128	; 0x80
 8007a9e:	e012      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007aa0:	2340      	movs	r3, #64	; 0x40
 8007aa2:	e010      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007aa4:	2320      	movs	r3, #32
 8007aa6:	e00e      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007aa8:	2310      	movs	r3, #16
 8007aaa:	e00c      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007aac:	230c      	movs	r3, #12
 8007aae:	e00a      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007ab0:	230a      	movs	r3, #10
 8007ab2:	e008      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007ab4:	2308      	movs	r3, #8
 8007ab6:	e006      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007ab8:	2306      	movs	r3, #6
 8007aba:	e004      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007abc:	2304      	movs	r3, #4
 8007abe:	e002      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007ac0:	2302      	movs	r3, #2
 8007ac2:	e000      	b.n	8007ac6 <UART_SetConfig+0xa86>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 8007acc:	e115      	b.n	8007cfa <UART_SetConfig+0xcba>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d043      	beq.n	8007b5e <UART_SetConfig+0xb1e>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d03d      	beq.n	8007b5a <UART_SetConfig+0xb1a>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d037      	beq.n	8007b56 <UART_SetConfig+0xb16>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d031      	beq.n	8007b52 <UART_SetConfig+0xb12>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d02b      	beq.n	8007b4e <UART_SetConfig+0xb0e>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afa:	2b05      	cmp	r3, #5
 8007afc:	d025      	beq.n	8007b4a <UART_SetConfig+0xb0a>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b02:	2b06      	cmp	r3, #6
 8007b04:	d01f      	beq.n	8007b46 <UART_SetConfig+0xb06>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0a:	2b07      	cmp	r3, #7
 8007b0c:	d019      	beq.n	8007b42 <UART_SetConfig+0xb02>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b12:	2b08      	cmp	r3, #8
 8007b14:	d013      	beq.n	8007b3e <UART_SetConfig+0xafe>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1a:	2b09      	cmp	r3, #9
 8007b1c:	d00d      	beq.n	8007b3a <UART_SetConfig+0xafa>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b22:	2b0a      	cmp	r3, #10
 8007b24:	d007      	beq.n	8007b36 <UART_SetConfig+0xaf6>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2a:	2b0b      	cmp	r3, #11
 8007b2c:	d101      	bne.n	8007b32 <UART_SetConfig+0xaf2>
 8007b2e:	4b36      	ldr	r3, [pc, #216]	; (8007c08 <UART_SetConfig+0xbc8>)
 8007b30:	e016      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b32:	4b34      	ldr	r3, [pc, #208]	; (8007c04 <UART_SetConfig+0xbc4>)
 8007b34:	e014      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b36:	4b35      	ldr	r3, [pc, #212]	; (8007c0c <UART_SetConfig+0xbcc>)
 8007b38:	e012      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b3a:	4b35      	ldr	r3, [pc, #212]	; (8007c10 <UART_SetConfig+0xbd0>)
 8007b3c:	e010      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b3e:	4b35      	ldr	r3, [pc, #212]	; (8007c14 <UART_SetConfig+0xbd4>)
 8007b40:	e00e      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b42:	4b35      	ldr	r3, [pc, #212]	; (8007c18 <UART_SetConfig+0xbd8>)
 8007b44:	e00c      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b46:	4b35      	ldr	r3, [pc, #212]	; (8007c1c <UART_SetConfig+0xbdc>)
 8007b48:	e00a      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b4a:	4b35      	ldr	r3, [pc, #212]	; (8007c20 <UART_SetConfig+0xbe0>)
 8007b4c:	e008      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b4e:	4b35      	ldr	r3, [pc, #212]	; (8007c24 <UART_SetConfig+0xbe4>)
 8007b50:	e006      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b52:	4b35      	ldr	r3, [pc, #212]	; (8007c28 <UART_SetConfig+0xbe8>)
 8007b54:	e004      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b56:	4b35      	ldr	r3, [pc, #212]	; (8007c2c <UART_SetConfig+0xbec>)
 8007b58:	e002      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b5a:	4b35      	ldr	r3, [pc, #212]	; (8007c30 <UART_SetConfig+0xbf0>)
 8007b5c:	e000      	b.n	8007b60 <UART_SetConfig+0xb20>
 8007b5e:	4b29      	ldr	r3, [pc, #164]	; (8007c04 <UART_SetConfig+0xbc4>)
 8007b60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007b62:	e0ca      	b.n	8007cfa <UART_SetConfig+0xcba>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d046      	beq.n	8007bfa <UART_SetConfig+0xbba>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d040      	beq.n	8007bf6 <UART_SetConfig+0xbb6>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b78:	2b02      	cmp	r3, #2
 8007b7a:	d03a      	beq.n	8007bf2 <UART_SetConfig+0xbb2>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b80:	2b03      	cmp	r3, #3
 8007b82:	d034      	beq.n	8007bee <UART_SetConfig+0xbae>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b88:	2b04      	cmp	r3, #4
 8007b8a:	d02e      	beq.n	8007bea <UART_SetConfig+0xbaa>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b90:	2b05      	cmp	r3, #5
 8007b92:	d028      	beq.n	8007be6 <UART_SetConfig+0xba6>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b98:	2b06      	cmp	r3, #6
 8007b9a:	d022      	beq.n	8007be2 <UART_SetConfig+0xba2>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	2b07      	cmp	r3, #7
 8007ba2:	d01c      	beq.n	8007bde <UART_SetConfig+0xb9e>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba8:	2b08      	cmp	r3, #8
 8007baa:	d016      	beq.n	8007bda <UART_SetConfig+0xb9a>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb0:	2b09      	cmp	r3, #9
 8007bb2:	d00f      	beq.n	8007bd4 <UART_SetConfig+0xb94>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb8:	2b0a      	cmp	r3, #10
 8007bba:	d008      	beq.n	8007bce <UART_SetConfig+0xb8e>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc0:	2b0b      	cmp	r3, #11
 8007bc2:	d102      	bne.n	8007bca <UART_SetConfig+0xb8a>
 8007bc4:	f643 5309 	movw	r3, #15625	; 0x3d09
 8007bc8:	e018      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bca:	4b13      	ldr	r3, [pc, #76]	; (8007c18 <UART_SetConfig+0xbd8>)
 8007bcc:	e016      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bce:	f647 2312 	movw	r3, #31250	; 0x7a12
 8007bd2:	e013      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bd4:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007bd8:	e010      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bda:	4b16      	ldr	r3, [pc, #88]	; (8007c34 <UART_SetConfig+0xbf4>)
 8007bdc:	e00e      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bde:	4b0a      	ldr	r3, [pc, #40]	; (8007c08 <UART_SetConfig+0xbc8>)
 8007be0:	e00c      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007be2:	4b15      	ldr	r3, [pc, #84]	; (8007c38 <UART_SetConfig+0xbf8>)
 8007be4:	e00a      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007be6:	4b15      	ldr	r3, [pc, #84]	; (8007c3c <UART_SetConfig+0xbfc>)
 8007be8:	e008      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bea:	4b08      	ldr	r3, [pc, #32]	; (8007c0c <UART_SetConfig+0xbcc>)
 8007bec:	e006      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bee:	4b14      	ldr	r3, [pc, #80]	; (8007c40 <UART_SetConfig+0xc00>)
 8007bf0:	e004      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bf2:	4b07      	ldr	r3, [pc, #28]	; (8007c10 <UART_SetConfig+0xbd0>)
 8007bf4:	e002      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bf6:	4b07      	ldr	r3, [pc, #28]	; (8007c14 <UART_SetConfig+0xbd4>)
 8007bf8:	e000      	b.n	8007bfc <UART_SetConfig+0xbbc>
 8007bfa:	4b07      	ldr	r3, [pc, #28]	; (8007c18 <UART_SetConfig+0xbd8>)
 8007bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007bfe:	e07c      	b.n	8007cfa <UART_SetConfig+0xcba>
 8007c00:	58024400 	.word	0x58024400
 8007c04:	03d09000 	.word	0x03d09000
 8007c08:	0003d090 	.word	0x0003d090
 8007c0c:	0007a120 	.word	0x0007a120
 8007c10:	000f4240 	.word	0x000f4240
 8007c14:	001e8480 	.word	0x001e8480
 8007c18:	003d0900 	.word	0x003d0900
 8007c1c:	00516155 	.word	0x00516155
 8007c20:	0061a800 	.word	0x0061a800
 8007c24:	007a1200 	.word	0x007a1200
 8007c28:	00a2c2aa 	.word	0x00a2c2aa
 8007c2c:	00f42400 	.word	0x00f42400
 8007c30:	01e84800 	.word	0x01e84800
 8007c34:	0001e848 	.word	0x0001e848
 8007c38:	00051615 	.word	0x00051615
 8007c3c:	00061a80 	.word	0x00061a80
 8007c40:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d04e      	beq.n	8007cea <UART_SetConfig+0xcaa>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d047      	beq.n	8007ce4 <UART_SetConfig+0xca4>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d040      	beq.n	8007cde <UART_SetConfig+0xc9e>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d039      	beq.n	8007cd8 <UART_SetConfig+0xc98>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c68:	2b04      	cmp	r3, #4
 8007c6a:	d032      	beq.n	8007cd2 <UART_SetConfig+0xc92>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	2b05      	cmp	r3, #5
 8007c72:	d02b      	beq.n	8007ccc <UART_SetConfig+0xc8c>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c78:	2b06      	cmp	r3, #6
 8007c7a:	d024      	beq.n	8007cc6 <UART_SetConfig+0xc86>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c80:	2b07      	cmp	r3, #7
 8007c82:	d01d      	beq.n	8007cc0 <UART_SetConfig+0xc80>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c88:	2b08      	cmp	r3, #8
 8007c8a:	d016      	beq.n	8007cba <UART_SetConfig+0xc7a>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c90:	2b09      	cmp	r3, #9
 8007c92:	d00f      	beq.n	8007cb4 <UART_SetConfig+0xc74>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	2b0a      	cmp	r3, #10
 8007c9a:	d008      	beq.n	8007cae <UART_SetConfig+0xc6e>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	2b0b      	cmp	r3, #11
 8007ca2:	d101      	bne.n	8007ca8 <UART_SetConfig+0xc68>
 8007ca4:	2380      	movs	r3, #128	; 0x80
 8007ca6:	e022      	b.n	8007cee <UART_SetConfig+0xcae>
 8007ca8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cac:	e01f      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007cb2:	e01c      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cb8:	e019      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cbe:	e016      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007cc4:	e013      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cc6:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8007cca:	e010      	b.n	8007cee <UART_SetConfig+0xcae>
 8007ccc:	f640 43cc 	movw	r3, #3276	; 0xccc
 8007cd0:	e00d      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cd6:	e00a      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cd8:	f241 5355 	movw	r3, #5461	; 0x1555
 8007cdc:	e007      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007ce2:	e004      	b.n	8007cee <UART_SetConfig+0xcae>
 8007ce4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007ce8:	e001      	b.n	8007cee <UART_SetConfig+0xcae>
 8007cea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007cf0:	e003      	b.n	8007cfa <UART_SetConfig+0xcba>
      default:
        ret = HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8007cf8:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8007cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f001 83e8 	beq.w	80094d2 <UART_SetConfig+0x2492>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	4613      	mov	r3, r2
 8007d08:	005b      	lsls	r3, r3, #1
 8007d0a:	4413      	add	r3, r2
 8007d0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d305      	bcc.n	8007d1e <UART_SetConfig+0xcde>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d904      	bls.n	8007d28 <UART_SetConfig+0xce8>
      {
        ret = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d24:	f001 bbd5 	b.w	80094d2 <UART_SetConfig+0x2492>
      }
      else
      {
        switch (clocksource)
 8007d28:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007d2c:	2b08      	cmp	r3, #8
 8007d2e:	f000 8154 	beq.w	8007fda <UART_SetConfig+0xf9a>
 8007d32:	2b08      	cmp	r3, #8
 8007d34:	dc06      	bgt.n	8007d44 <UART_SetConfig+0xd04>
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	d00f      	beq.n	8007d5a <UART_SetConfig+0xd1a>
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	f000 80ac 	beq.w	8007e98 <UART_SetConfig+0xe58>
 8007d40:	f000 bc30 	b.w	80085a4 <UART_SetConfig+0x1564>
 8007d44:	2b20      	cmp	r3, #32
 8007d46:	f000 832d 	beq.w	80083a4 <UART_SetConfig+0x1364>
 8007d4a:	2b40      	cmp	r3, #64	; 0x40
 8007d4c:	f000 83a5 	beq.w	800849a <UART_SetConfig+0x145a>
 8007d50:	2b10      	cmp	r3, #16
 8007d52:	f000 81e3 	beq.w	800811c <UART_SetConfig+0x10dc>
 8007d56:	f000 bc25 	b.w	80085a4 <UART_SetConfig+0x1564>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007d5a:	f7fe faf9 	bl	8006350 <HAL_RCCEx_GetD3PCLK1Freq>
 8007d5e:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d62:	4618      	mov	r0, r3
 8007d64:	f04f 0100 	mov.w	r1, #0
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d067      	beq.n	8007e40 <UART_SetConfig+0xe00>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d05e      	beq.n	8007e36 <UART_SetConfig+0xdf6>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	2b02      	cmp	r3, #2
 8007d7e:	d055      	beq.n	8007e2c <UART_SetConfig+0xdec>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	2b03      	cmp	r3, #3
 8007d86:	d04c      	beq.n	8007e22 <UART_SetConfig+0xde2>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d043      	beq.n	8007e18 <UART_SetConfig+0xdd8>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d94:	2b05      	cmp	r3, #5
 8007d96:	d03a      	beq.n	8007e0e <UART_SetConfig+0xdce>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	2b06      	cmp	r3, #6
 8007d9e:	d031      	beq.n	8007e04 <UART_SetConfig+0xdc4>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	2b07      	cmp	r3, #7
 8007da6:	d028      	beq.n	8007dfa <UART_SetConfig+0xdba>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dac:	2b08      	cmp	r3, #8
 8007dae:	d01f      	beq.n	8007df0 <UART_SetConfig+0xdb0>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db4:	2b09      	cmp	r3, #9
 8007db6:	d016      	beq.n	8007de6 <UART_SetConfig+0xda6>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbc:	2b0a      	cmp	r3, #10
 8007dbe:	d00d      	beq.n	8007ddc <UART_SetConfig+0xd9c>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	2b0b      	cmp	r3, #11
 8007dc6:	d104      	bne.n	8007dd2 <UART_SetConfig+0xd92>
 8007dc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007dcc:	f04f 0400 	mov.w	r4, #0
 8007dd0:	e03a      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007dd2:	f04f 0301 	mov.w	r3, #1
 8007dd6:	f04f 0400 	mov.w	r4, #0
 8007dda:	e035      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007ddc:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007de0:	f04f 0400 	mov.w	r4, #0
 8007de4:	e030      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007de6:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007dea:	f04f 0400 	mov.w	r4, #0
 8007dee:	e02b      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007df0:	f04f 0320 	mov.w	r3, #32
 8007df4:	f04f 0400 	mov.w	r4, #0
 8007df8:	e026      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007dfa:	f04f 0310 	mov.w	r3, #16
 8007dfe:	f04f 0400 	mov.w	r4, #0
 8007e02:	e021      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e04:	f04f 030c 	mov.w	r3, #12
 8007e08:	f04f 0400 	mov.w	r4, #0
 8007e0c:	e01c      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e0e:	f04f 030a 	mov.w	r3, #10
 8007e12:	f04f 0400 	mov.w	r4, #0
 8007e16:	e017      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e18:	f04f 0308 	mov.w	r3, #8
 8007e1c:	f04f 0400 	mov.w	r4, #0
 8007e20:	e012      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e22:	f04f 0306 	mov.w	r3, #6
 8007e26:	f04f 0400 	mov.w	r4, #0
 8007e2a:	e00d      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e2c:	f04f 0304 	mov.w	r3, #4
 8007e30:	f04f 0400 	mov.w	r4, #0
 8007e34:	e008      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e36:	f04f 0302 	mov.w	r3, #2
 8007e3a:	f04f 0400 	mov.w	r4, #0
 8007e3e:	e003      	b.n	8007e48 <UART_SetConfig+0xe08>
 8007e40:	f04f 0301 	mov.w	r3, #1
 8007e44:	f04f 0400 	mov.w	r4, #0
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4623      	mov	r3, r4
 8007e4c:	f7f8 faa0 	bl	8000390 <__aeabi_uldivmod>
 8007e50:	4603      	mov	r3, r0
 8007e52:	460c      	mov	r4, r1
 8007e54:	4619      	mov	r1, r3
 8007e56:	4622      	mov	r2, r4
 8007e58:	f04f 0300 	mov.w	r3, #0
 8007e5c:	f04f 0400 	mov.w	r4, #0
 8007e60:	0214      	lsls	r4, r2, #8
 8007e62:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007e66:	020b      	lsls	r3, r1, #8
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	6852      	ldr	r2, [r2, #4]
 8007e6c:	0852      	lsrs	r2, r2, #1
 8007e6e:	4611      	mov	r1, r2
 8007e70:	f04f 0200 	mov.w	r2, #0
 8007e74:	eb13 0b01 	adds.w	fp, r3, r1
 8007e78:	eb44 0c02 	adc.w	ip, r4, r2
 8007e7c:	4658      	mov	r0, fp
 8007e7e:	4661      	mov	r1, ip
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	f04f 0400 	mov.w	r4, #0
 8007e88:	461a      	mov	r2, r3
 8007e8a:	4623      	mov	r3, r4
 8007e8c:	f7f8 fa80 	bl	8000390 <__aeabi_uldivmod>
 8007e90:	4603      	mov	r3, r0
 8007e92:	460c      	mov	r4, r1
 8007e94:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007e96:	e389      	b.n	80085ac <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e98:	f107 0318 	add.w	r3, r7, #24
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7fe fa6d 	bl	800637c <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ea2:	69fb      	ldr	r3, [r7, #28]
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f04f 0100 	mov.w	r1, #0
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d067      	beq.n	8007f82 <UART_SetConfig+0xf42>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d05e      	beq.n	8007f78 <UART_SetConfig+0xf38>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d055      	beq.n	8007f6e <UART_SetConfig+0xf2e>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec6:	2b03      	cmp	r3, #3
 8007ec8:	d04c      	beq.n	8007f64 <UART_SetConfig+0xf24>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ece:	2b04      	cmp	r3, #4
 8007ed0:	d043      	beq.n	8007f5a <UART_SetConfig+0xf1a>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed6:	2b05      	cmp	r3, #5
 8007ed8:	d03a      	beq.n	8007f50 <UART_SetConfig+0xf10>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ede:	2b06      	cmp	r3, #6
 8007ee0:	d031      	beq.n	8007f46 <UART_SetConfig+0xf06>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee6:	2b07      	cmp	r3, #7
 8007ee8:	d028      	beq.n	8007f3c <UART_SetConfig+0xefc>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eee:	2b08      	cmp	r3, #8
 8007ef0:	d01f      	beq.n	8007f32 <UART_SetConfig+0xef2>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef6:	2b09      	cmp	r3, #9
 8007ef8:	d016      	beq.n	8007f28 <UART_SetConfig+0xee8>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efe:	2b0a      	cmp	r3, #10
 8007f00:	d00d      	beq.n	8007f1e <UART_SetConfig+0xede>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f06:	2b0b      	cmp	r3, #11
 8007f08:	d104      	bne.n	8007f14 <UART_SetConfig+0xed4>
 8007f0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f0e:	f04f 0400 	mov.w	r4, #0
 8007f12:	e03a      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f14:	f04f 0301 	mov.w	r3, #1
 8007f18:	f04f 0400 	mov.w	r4, #0
 8007f1c:	e035      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f1e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007f22:	f04f 0400 	mov.w	r4, #0
 8007f26:	e030      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f28:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007f2c:	f04f 0400 	mov.w	r4, #0
 8007f30:	e02b      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f32:	f04f 0320 	mov.w	r3, #32
 8007f36:	f04f 0400 	mov.w	r4, #0
 8007f3a:	e026      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f3c:	f04f 0310 	mov.w	r3, #16
 8007f40:	f04f 0400 	mov.w	r4, #0
 8007f44:	e021      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f46:	f04f 030c 	mov.w	r3, #12
 8007f4a:	f04f 0400 	mov.w	r4, #0
 8007f4e:	e01c      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f50:	f04f 030a 	mov.w	r3, #10
 8007f54:	f04f 0400 	mov.w	r4, #0
 8007f58:	e017      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f5a:	f04f 0308 	mov.w	r3, #8
 8007f5e:	f04f 0400 	mov.w	r4, #0
 8007f62:	e012      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f64:	f04f 0306 	mov.w	r3, #6
 8007f68:	f04f 0400 	mov.w	r4, #0
 8007f6c:	e00d      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f6e:	f04f 0304 	mov.w	r3, #4
 8007f72:	f04f 0400 	mov.w	r4, #0
 8007f76:	e008      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f78:	f04f 0302 	mov.w	r3, #2
 8007f7c:	f04f 0400 	mov.w	r4, #0
 8007f80:	e003      	b.n	8007f8a <UART_SetConfig+0xf4a>
 8007f82:	f04f 0301 	mov.w	r3, #1
 8007f86:	f04f 0400 	mov.w	r4, #0
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	4623      	mov	r3, r4
 8007f8e:	f7f8 f9ff 	bl	8000390 <__aeabi_uldivmod>
 8007f92:	4603      	mov	r3, r0
 8007f94:	460c      	mov	r4, r1
 8007f96:	4619      	mov	r1, r3
 8007f98:	4622      	mov	r2, r4
 8007f9a:	f04f 0300 	mov.w	r3, #0
 8007f9e:	f04f 0400 	mov.w	r4, #0
 8007fa2:	0214      	lsls	r4, r2, #8
 8007fa4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007fa8:	020b      	lsls	r3, r1, #8
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	6852      	ldr	r2, [r2, #4]
 8007fae:	0852      	lsrs	r2, r2, #1
 8007fb0:	4611      	mov	r1, r2
 8007fb2:	f04f 0200 	mov.w	r2, #0
 8007fb6:	eb13 0b01 	adds.w	fp, r3, r1
 8007fba:	eb44 0c02 	adc.w	ip, r4, r2
 8007fbe:	4658      	mov	r0, fp
 8007fc0:	4661      	mov	r1, ip
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	f04f 0400 	mov.w	r4, #0
 8007fca:	461a      	mov	r2, r3
 8007fcc:	4623      	mov	r3, r4
 8007fce:	f7f8 f9df 	bl	8000390 <__aeabi_uldivmod>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	460c      	mov	r4, r1
 8007fd6:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007fd8:	e2e8      	b.n	80085ac <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fda:	f107 030c 	add.w	r3, r7, #12
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f7fe fb18 	bl	8006614 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f04f 0100 	mov.w	r1, #0
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d067      	beq.n	80080c4 <UART_SetConfig+0x1084>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d05e      	beq.n	80080ba <UART_SetConfig+0x107a>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008000:	2b02      	cmp	r3, #2
 8008002:	d055      	beq.n	80080b0 <UART_SetConfig+0x1070>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008008:	2b03      	cmp	r3, #3
 800800a:	d04c      	beq.n	80080a6 <UART_SetConfig+0x1066>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008010:	2b04      	cmp	r3, #4
 8008012:	d043      	beq.n	800809c <UART_SetConfig+0x105c>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008018:	2b05      	cmp	r3, #5
 800801a:	d03a      	beq.n	8008092 <UART_SetConfig+0x1052>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008020:	2b06      	cmp	r3, #6
 8008022:	d031      	beq.n	8008088 <UART_SetConfig+0x1048>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008028:	2b07      	cmp	r3, #7
 800802a:	d028      	beq.n	800807e <UART_SetConfig+0x103e>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	2b08      	cmp	r3, #8
 8008032:	d01f      	beq.n	8008074 <UART_SetConfig+0x1034>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008038:	2b09      	cmp	r3, #9
 800803a:	d016      	beq.n	800806a <UART_SetConfig+0x102a>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008040:	2b0a      	cmp	r3, #10
 8008042:	d00d      	beq.n	8008060 <UART_SetConfig+0x1020>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	2b0b      	cmp	r3, #11
 800804a:	d104      	bne.n	8008056 <UART_SetConfig+0x1016>
 800804c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008050:	f04f 0400 	mov.w	r4, #0
 8008054:	e03a      	b.n	80080cc <UART_SetConfig+0x108c>
 8008056:	f04f 0301 	mov.w	r3, #1
 800805a:	f04f 0400 	mov.w	r4, #0
 800805e:	e035      	b.n	80080cc <UART_SetConfig+0x108c>
 8008060:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008064:	f04f 0400 	mov.w	r4, #0
 8008068:	e030      	b.n	80080cc <UART_SetConfig+0x108c>
 800806a:	f04f 0340 	mov.w	r3, #64	; 0x40
 800806e:	f04f 0400 	mov.w	r4, #0
 8008072:	e02b      	b.n	80080cc <UART_SetConfig+0x108c>
 8008074:	f04f 0320 	mov.w	r3, #32
 8008078:	f04f 0400 	mov.w	r4, #0
 800807c:	e026      	b.n	80080cc <UART_SetConfig+0x108c>
 800807e:	f04f 0310 	mov.w	r3, #16
 8008082:	f04f 0400 	mov.w	r4, #0
 8008086:	e021      	b.n	80080cc <UART_SetConfig+0x108c>
 8008088:	f04f 030c 	mov.w	r3, #12
 800808c:	f04f 0400 	mov.w	r4, #0
 8008090:	e01c      	b.n	80080cc <UART_SetConfig+0x108c>
 8008092:	f04f 030a 	mov.w	r3, #10
 8008096:	f04f 0400 	mov.w	r4, #0
 800809a:	e017      	b.n	80080cc <UART_SetConfig+0x108c>
 800809c:	f04f 0308 	mov.w	r3, #8
 80080a0:	f04f 0400 	mov.w	r4, #0
 80080a4:	e012      	b.n	80080cc <UART_SetConfig+0x108c>
 80080a6:	f04f 0306 	mov.w	r3, #6
 80080aa:	f04f 0400 	mov.w	r4, #0
 80080ae:	e00d      	b.n	80080cc <UART_SetConfig+0x108c>
 80080b0:	f04f 0304 	mov.w	r3, #4
 80080b4:	f04f 0400 	mov.w	r4, #0
 80080b8:	e008      	b.n	80080cc <UART_SetConfig+0x108c>
 80080ba:	f04f 0302 	mov.w	r3, #2
 80080be:	f04f 0400 	mov.w	r4, #0
 80080c2:	e003      	b.n	80080cc <UART_SetConfig+0x108c>
 80080c4:	f04f 0301 	mov.w	r3, #1
 80080c8:	f04f 0400 	mov.w	r4, #0
 80080cc:	461a      	mov	r2, r3
 80080ce:	4623      	mov	r3, r4
 80080d0:	f7f8 f95e 	bl	8000390 <__aeabi_uldivmod>
 80080d4:	4603      	mov	r3, r0
 80080d6:	460c      	mov	r4, r1
 80080d8:	4619      	mov	r1, r3
 80080da:	4622      	mov	r2, r4
 80080dc:	f04f 0300 	mov.w	r3, #0
 80080e0:	f04f 0400 	mov.w	r4, #0
 80080e4:	0214      	lsls	r4, r2, #8
 80080e6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80080ea:	020b      	lsls	r3, r1, #8
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	6852      	ldr	r2, [r2, #4]
 80080f0:	0852      	lsrs	r2, r2, #1
 80080f2:	4611      	mov	r1, r2
 80080f4:	f04f 0200 	mov.w	r2, #0
 80080f8:	eb13 0b01 	adds.w	fp, r3, r1
 80080fc:	eb44 0c02 	adc.w	ip, r4, r2
 8008100:	4658      	mov	r0, fp
 8008102:	4661      	mov	r1, ip
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	f04f 0400 	mov.w	r4, #0
 800810c:	461a      	mov	r2, r3
 800810e:	4623      	mov	r3, r4
 8008110:	f7f8 f93e 	bl	8000390 <__aeabi_uldivmod>
 8008114:	4603      	mov	r3, r0
 8008116:	460c      	mov	r4, r1
 8008118:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800811a:	e247      	b.n	80085ac <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800811c:	4b96      	ldr	r3, [pc, #600]	; (8008378 <UART_SetConfig+0x1338>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0320 	and.w	r3, r3, #32
 8008124:	2b00      	cmp	r3, #0
 8008126:	f000 80a3 	beq.w	8008270 <UART_SetConfig+0x1230>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800812a:	4b93      	ldr	r3, [pc, #588]	; (8008378 <UART_SetConfig+0x1338>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	08db      	lsrs	r3, r3, #3
 8008130:	f003 0303 	and.w	r3, r3, #3
 8008134:	4a91      	ldr	r2, [pc, #580]	; (800837c <UART_SetConfig+0x133c>)
 8008136:	fa22 f303 	lsr.w	r3, r2, r3
 800813a:	4618      	mov	r0, r3
 800813c:	f04f 0100 	mov.w	r1, #0
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008144:	2b00      	cmp	r3, #0
 8008146:	d067      	beq.n	8008218 <UART_SetConfig+0x11d8>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800814c:	2b01      	cmp	r3, #1
 800814e:	d05e      	beq.n	800820e <UART_SetConfig+0x11ce>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008154:	2b02      	cmp	r3, #2
 8008156:	d055      	beq.n	8008204 <UART_SetConfig+0x11c4>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815c:	2b03      	cmp	r3, #3
 800815e:	d04c      	beq.n	80081fa <UART_SetConfig+0x11ba>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008164:	2b04      	cmp	r3, #4
 8008166:	d043      	beq.n	80081f0 <UART_SetConfig+0x11b0>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816c:	2b05      	cmp	r3, #5
 800816e:	d03a      	beq.n	80081e6 <UART_SetConfig+0x11a6>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008174:	2b06      	cmp	r3, #6
 8008176:	d031      	beq.n	80081dc <UART_SetConfig+0x119c>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817c:	2b07      	cmp	r3, #7
 800817e:	d028      	beq.n	80081d2 <UART_SetConfig+0x1192>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008184:	2b08      	cmp	r3, #8
 8008186:	d01f      	beq.n	80081c8 <UART_SetConfig+0x1188>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	2b09      	cmp	r3, #9
 800818e:	d016      	beq.n	80081be <UART_SetConfig+0x117e>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008194:	2b0a      	cmp	r3, #10
 8008196:	d00d      	beq.n	80081b4 <UART_SetConfig+0x1174>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	2b0b      	cmp	r3, #11
 800819e:	d104      	bne.n	80081aa <UART_SetConfig+0x116a>
 80081a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081a4:	f04f 0400 	mov.w	r4, #0
 80081a8:	e03a      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081aa:	f04f 0301 	mov.w	r3, #1
 80081ae:	f04f 0400 	mov.w	r4, #0
 80081b2:	e035      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081b4:	f04f 0380 	mov.w	r3, #128	; 0x80
 80081b8:	f04f 0400 	mov.w	r4, #0
 80081bc:	e030      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081be:	f04f 0340 	mov.w	r3, #64	; 0x40
 80081c2:	f04f 0400 	mov.w	r4, #0
 80081c6:	e02b      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081c8:	f04f 0320 	mov.w	r3, #32
 80081cc:	f04f 0400 	mov.w	r4, #0
 80081d0:	e026      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081d2:	f04f 0310 	mov.w	r3, #16
 80081d6:	f04f 0400 	mov.w	r4, #0
 80081da:	e021      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081dc:	f04f 030c 	mov.w	r3, #12
 80081e0:	f04f 0400 	mov.w	r4, #0
 80081e4:	e01c      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081e6:	f04f 030a 	mov.w	r3, #10
 80081ea:	f04f 0400 	mov.w	r4, #0
 80081ee:	e017      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081f0:	f04f 0308 	mov.w	r3, #8
 80081f4:	f04f 0400 	mov.w	r4, #0
 80081f8:	e012      	b.n	8008220 <UART_SetConfig+0x11e0>
 80081fa:	f04f 0306 	mov.w	r3, #6
 80081fe:	f04f 0400 	mov.w	r4, #0
 8008202:	e00d      	b.n	8008220 <UART_SetConfig+0x11e0>
 8008204:	f04f 0304 	mov.w	r3, #4
 8008208:	f04f 0400 	mov.w	r4, #0
 800820c:	e008      	b.n	8008220 <UART_SetConfig+0x11e0>
 800820e:	f04f 0302 	mov.w	r3, #2
 8008212:	f04f 0400 	mov.w	r4, #0
 8008216:	e003      	b.n	8008220 <UART_SetConfig+0x11e0>
 8008218:	f04f 0301 	mov.w	r3, #1
 800821c:	f04f 0400 	mov.w	r4, #0
 8008220:	461a      	mov	r2, r3
 8008222:	4623      	mov	r3, r4
 8008224:	f7f8 f8b4 	bl	8000390 <__aeabi_uldivmod>
 8008228:	4603      	mov	r3, r0
 800822a:	460c      	mov	r4, r1
 800822c:	4619      	mov	r1, r3
 800822e:	4622      	mov	r2, r4
 8008230:	f04f 0300 	mov.w	r3, #0
 8008234:	f04f 0400 	mov.w	r4, #0
 8008238:	0214      	lsls	r4, r2, #8
 800823a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800823e:	020b      	lsls	r3, r1, #8
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	6852      	ldr	r2, [r2, #4]
 8008244:	0852      	lsrs	r2, r2, #1
 8008246:	4611      	mov	r1, r2
 8008248:	f04f 0200 	mov.w	r2, #0
 800824c:	eb13 0b01 	adds.w	fp, r3, r1
 8008250:	eb44 0c02 	adc.w	ip, r4, r2
 8008254:	4658      	mov	r0, fp
 8008256:	4661      	mov	r1, ip
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f04f 0400 	mov.w	r4, #0
 8008260:	461a      	mov	r2, r3
 8008262:	4623      	mov	r3, r4
 8008264:	f7f8 f894 	bl	8000390 <__aeabi_uldivmod>
 8008268:	4603      	mov	r3, r0
 800826a:	460c      	mov	r4, r1
 800826c:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 800826e:	e19d      	b.n	80085ac <UART_SetConfig+0x156c>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008274:	2b00      	cmp	r3, #0
 8008276:	d05b      	beq.n	8008330 <UART_SetConfig+0x12f0>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827c:	2b01      	cmp	r3, #1
 800827e:	d053      	beq.n	8008328 <UART_SetConfig+0x12e8>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008284:	2b02      	cmp	r3, #2
 8008286:	d04b      	beq.n	8008320 <UART_SetConfig+0x12e0>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828c:	2b03      	cmp	r3, #3
 800828e:	d043      	beq.n	8008318 <UART_SetConfig+0x12d8>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008294:	2b04      	cmp	r3, #4
 8008296:	d03b      	beq.n	8008310 <UART_SetConfig+0x12d0>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829c:	2b05      	cmp	r3, #5
 800829e:	d033      	beq.n	8008308 <UART_SetConfig+0x12c8>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a4:	2b06      	cmp	r3, #6
 80082a6:	d02b      	beq.n	8008300 <UART_SetConfig+0x12c0>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ac:	2b07      	cmp	r3, #7
 80082ae:	d023      	beq.n	80082f8 <UART_SetConfig+0x12b8>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d01b      	beq.n	80082f0 <UART_SetConfig+0x12b0>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082bc:	2b09      	cmp	r3, #9
 80082be:	d013      	beq.n	80082e8 <UART_SetConfig+0x12a8>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c4:	2b0a      	cmp	r3, #10
 80082c6:	d00b      	beq.n	80082e0 <UART_SetConfig+0x12a0>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082cc:	2b0b      	cmp	r3, #11
 80082ce:	d103      	bne.n	80082d8 <UART_SetConfig+0x1298>
 80082d0:	4b2a      	ldr	r3, [pc, #168]	; (800837c <UART_SetConfig+0x133c>)
 80082d2:	f04f 0400 	mov.w	r4, #0
 80082d6:	e02e      	b.n	8008336 <UART_SetConfig+0x12f6>
 80082d8:	4b29      	ldr	r3, [pc, #164]	; (8008380 <UART_SetConfig+0x1340>)
 80082da:	f04f 0403 	mov.w	r4, #3
 80082de:	e02a      	b.n	8008336 <UART_SetConfig+0x12f6>
 80082e0:	4b28      	ldr	r3, [pc, #160]	; (8008384 <UART_SetConfig+0x1344>)
 80082e2:	f04f 0400 	mov.w	r4, #0
 80082e6:	e026      	b.n	8008336 <UART_SetConfig+0x12f6>
 80082e8:	4b27      	ldr	r3, [pc, #156]	; (8008388 <UART_SetConfig+0x1348>)
 80082ea:	f04f 0400 	mov.w	r4, #0
 80082ee:	e022      	b.n	8008336 <UART_SetConfig+0x12f6>
 80082f0:	4b26      	ldr	r3, [pc, #152]	; (800838c <UART_SetConfig+0x134c>)
 80082f2:	f04f 0400 	mov.w	r4, #0
 80082f6:	e01e      	b.n	8008336 <UART_SetConfig+0x12f6>
 80082f8:	4b25      	ldr	r3, [pc, #148]	; (8008390 <UART_SetConfig+0x1350>)
 80082fa:	f04f 0400 	mov.w	r4, #0
 80082fe:	e01a      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008300:	a419      	add	r4, pc, #100	; (adr r4, 8008368 <UART_SetConfig+0x1328>)
 8008302:	e9d4 3400 	ldrd	r3, r4, [r4]
 8008306:	e016      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008308:	4b22      	ldr	r3, [pc, #136]	; (8008394 <UART_SetConfig+0x1354>)
 800830a:	f04f 0400 	mov.w	r4, #0
 800830e:	e012      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008310:	4b21      	ldr	r3, [pc, #132]	; (8008398 <UART_SetConfig+0x1358>)
 8008312:	f04f 0400 	mov.w	r4, #0
 8008316:	e00e      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008318:	a415      	add	r4, pc, #84	; (adr r4, 8008370 <UART_SetConfig+0x1330>)
 800831a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800831e:	e00a      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008320:	4b1e      	ldr	r3, [pc, #120]	; (800839c <UART_SetConfig+0x135c>)
 8008322:	f04f 0400 	mov.w	r4, #0
 8008326:	e006      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008328:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <UART_SetConfig+0x1360>)
 800832a:	f04f 0401 	mov.w	r4, #1
 800832e:	e002      	b.n	8008336 <UART_SetConfig+0x12f6>
 8008330:	4b13      	ldr	r3, [pc, #76]	; (8008380 <UART_SetConfig+0x1340>)
 8008332:	f04f 0403 	mov.w	r4, #3
 8008336:	687a      	ldr	r2, [r7, #4]
 8008338:	6852      	ldr	r2, [r2, #4]
 800833a:	0852      	lsrs	r2, r2, #1
 800833c:	4611      	mov	r1, r2
 800833e:	f04f 0200 	mov.w	r2, #0
 8008342:	eb13 0b01 	adds.w	fp, r3, r1
 8008346:	eb44 0c02 	adc.w	ip, r4, r2
 800834a:	4658      	mov	r0, fp
 800834c:	4661      	mov	r1, ip
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	f04f 0400 	mov.w	r4, #0
 8008356:	461a      	mov	r2, r3
 8008358:	4623      	mov	r3, r4
 800835a:	f7f8 f819 	bl	8000390 <__aeabi_uldivmod>
 800835e:	4603      	mov	r3, r0
 8008360:	460c      	mov	r4, r1
 8008362:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8008364:	e122      	b.n	80085ac <UART_SetConfig+0x156c>
 8008366:	bf00      	nop
 8008368:	51615500 	.word	0x51615500
 800836c:	00000000 	.word	0x00000000
 8008370:	a2c2aa00 	.word	0xa2c2aa00
 8008374:	00000000 	.word	0x00000000
 8008378:	58024400 	.word	0x58024400
 800837c:	03d09000 	.word	0x03d09000
 8008380:	d0900000 	.word	0xd0900000
 8008384:	07a12000 	.word	0x07a12000
 8008388:	0f424000 	.word	0x0f424000
 800838c:	1e848000 	.word	0x1e848000
 8008390:	3d090000 	.word	0x3d090000
 8008394:	61a80000 	.word	0x61a80000
 8008398:	7a120000 	.word	0x7a120000
 800839c:	f4240000 	.word	0xf4240000
 80083a0:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d05b      	beq.n	8008464 <UART_SetConfig+0x1424>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	d053      	beq.n	800845c <UART_SetConfig+0x141c>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d04b      	beq.n	8008454 <UART_SetConfig+0x1414>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c0:	2b03      	cmp	r3, #3
 80083c2:	d043      	beq.n	800844c <UART_SetConfig+0x140c>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c8:	2b04      	cmp	r3, #4
 80083ca:	d03b      	beq.n	8008444 <UART_SetConfig+0x1404>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d0:	2b05      	cmp	r3, #5
 80083d2:	d033      	beq.n	800843c <UART_SetConfig+0x13fc>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d8:	2b06      	cmp	r3, #6
 80083da:	d02b      	beq.n	8008434 <UART_SetConfig+0x13f4>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e0:	2b07      	cmp	r3, #7
 80083e2:	d023      	beq.n	800842c <UART_SetConfig+0x13ec>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d01b      	beq.n	8008424 <UART_SetConfig+0x13e4>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f0:	2b09      	cmp	r3, #9
 80083f2:	d013      	beq.n	800841c <UART_SetConfig+0x13dc>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f8:	2b0a      	cmp	r3, #10
 80083fa:	d00b      	beq.n	8008414 <UART_SetConfig+0x13d4>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008400:	2b0b      	cmp	r3, #11
 8008402:	d103      	bne.n	800840c <UART_SetConfig+0x13cc>
 8008404:	4bc0      	ldr	r3, [pc, #768]	; (8008708 <UART_SetConfig+0x16c8>)
 8008406:	f04f 0400 	mov.w	r4, #0
 800840a:	e02e      	b.n	800846a <UART_SetConfig+0x142a>
 800840c:	4bbf      	ldr	r3, [pc, #764]	; (800870c <UART_SetConfig+0x16cc>)
 800840e:	f04f 0400 	mov.w	r4, #0
 8008412:	e02a      	b.n	800846a <UART_SetConfig+0x142a>
 8008414:	4bbe      	ldr	r3, [pc, #760]	; (8008710 <UART_SetConfig+0x16d0>)
 8008416:	f04f 0400 	mov.w	r4, #0
 800841a:	e026      	b.n	800846a <UART_SetConfig+0x142a>
 800841c:	4bbd      	ldr	r3, [pc, #756]	; (8008714 <UART_SetConfig+0x16d4>)
 800841e:	f04f 0400 	mov.w	r4, #0
 8008422:	e022      	b.n	800846a <UART_SetConfig+0x142a>
 8008424:	4bbc      	ldr	r3, [pc, #752]	; (8008718 <UART_SetConfig+0x16d8>)
 8008426:	f04f 0400 	mov.w	r4, #0
 800842a:	e01e      	b.n	800846a <UART_SetConfig+0x142a>
 800842c:	4bbb      	ldr	r3, [pc, #748]	; (800871c <UART_SetConfig+0x16dc>)
 800842e:	f04f 0400 	mov.w	r4, #0
 8008432:	e01a      	b.n	800846a <UART_SetConfig+0x142a>
 8008434:	a4b0      	add	r4, pc, #704	; (adr r4, 80086f8 <UART_SetConfig+0x16b8>)
 8008436:	e9d4 3400 	ldrd	r3, r4, [r4]
 800843a:	e016      	b.n	800846a <UART_SetConfig+0x142a>
 800843c:	4bb8      	ldr	r3, [pc, #736]	; (8008720 <UART_SetConfig+0x16e0>)
 800843e:	f04f 0400 	mov.w	r4, #0
 8008442:	e012      	b.n	800846a <UART_SetConfig+0x142a>
 8008444:	4bb7      	ldr	r3, [pc, #732]	; (8008724 <UART_SetConfig+0x16e4>)
 8008446:	f04f 0400 	mov.w	r4, #0
 800844a:	e00e      	b.n	800846a <UART_SetConfig+0x142a>
 800844c:	a4ac      	add	r4, pc, #688	; (adr r4, 8008700 <UART_SetConfig+0x16c0>)
 800844e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8008452:	e00a      	b.n	800846a <UART_SetConfig+0x142a>
 8008454:	4bb4      	ldr	r3, [pc, #720]	; (8008728 <UART_SetConfig+0x16e8>)
 8008456:	f04f 0400 	mov.w	r4, #0
 800845a:	e006      	b.n	800846a <UART_SetConfig+0x142a>
 800845c:	4bb3      	ldr	r3, [pc, #716]	; (800872c <UART_SetConfig+0x16ec>)
 800845e:	f04f 0400 	mov.w	r4, #0
 8008462:	e002      	b.n	800846a <UART_SetConfig+0x142a>
 8008464:	4ba9      	ldr	r3, [pc, #676]	; (800870c <UART_SetConfig+0x16cc>)
 8008466:	f04f 0400 	mov.w	r4, #0
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	6852      	ldr	r2, [r2, #4]
 800846e:	0852      	lsrs	r2, r2, #1
 8008470:	4611      	mov	r1, r2
 8008472:	f04f 0200 	mov.w	r2, #0
 8008476:	eb13 0b01 	adds.w	fp, r3, r1
 800847a:	eb44 0c02 	adc.w	ip, r4, r2
 800847e:	4658      	mov	r0, fp
 8008480:	4661      	mov	r1, ip
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	f04f 0400 	mov.w	r4, #0
 800848a:	461a      	mov	r2, r3
 800848c:	4623      	mov	r3, r4
 800848e:	f7f7 ff7f 	bl	8000390 <__aeabi_uldivmod>
 8008492:	4603      	mov	r3, r0
 8008494:	460c      	mov	r4, r1
 8008496:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8008498:	e088      	b.n	80085ac <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d064      	beq.n	800856c <UART_SetConfig+0x152c>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d05b      	beq.n	8008562 <UART_SetConfig+0x1522>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d052      	beq.n	8008558 <UART_SetConfig+0x1518>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b6:	2b03      	cmp	r3, #3
 80084b8:	d04a      	beq.n	8008550 <UART_SetConfig+0x1510>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084be:	2b04      	cmp	r3, #4
 80084c0:	d041      	beq.n	8008546 <UART_SetConfig+0x1506>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c6:	2b05      	cmp	r3, #5
 80084c8:	d039      	beq.n	800853e <UART_SetConfig+0x14fe>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ce:	2b06      	cmp	r3, #6
 80084d0:	d031      	beq.n	8008536 <UART_SetConfig+0x14f6>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d6:	2b07      	cmp	r3, #7
 80084d8:	d028      	beq.n	800852c <UART_SetConfig+0x14ec>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084de:	2b08      	cmp	r3, #8
 80084e0:	d01f      	beq.n	8008522 <UART_SetConfig+0x14e2>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e6:	2b09      	cmp	r3, #9
 80084e8:	d016      	beq.n	8008518 <UART_SetConfig+0x14d8>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ee:	2b0a      	cmp	r3, #10
 80084f0:	d00d      	beq.n	800850e <UART_SetConfig+0x14ce>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f6:	2b0b      	cmp	r3, #11
 80084f8:	d104      	bne.n	8008504 <UART_SetConfig+0x14c4>
 80084fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084fe:	f04f 0400 	mov.w	r4, #0
 8008502:	e037      	b.n	8008574 <UART_SetConfig+0x1534>
 8008504:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008508:	f04f 0400 	mov.w	r4, #0
 800850c:	e032      	b.n	8008574 <UART_SetConfig+0x1534>
 800850e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008512:	f04f 0400 	mov.w	r4, #0
 8008516:	e02d      	b.n	8008574 <UART_SetConfig+0x1534>
 8008518:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800851c:	f04f 0400 	mov.w	r4, #0
 8008520:	e028      	b.n	8008574 <UART_SetConfig+0x1534>
 8008522:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008526:	f04f 0400 	mov.w	r4, #0
 800852a:	e023      	b.n	8008574 <UART_SetConfig+0x1534>
 800852c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008530:	f04f 0400 	mov.w	r4, #0
 8008534:	e01e      	b.n	8008574 <UART_SetConfig+0x1534>
 8008536:	4b7e      	ldr	r3, [pc, #504]	; (8008730 <UART_SetConfig+0x16f0>)
 8008538:	f04f 0400 	mov.w	r4, #0
 800853c:	e01a      	b.n	8008574 <UART_SetConfig+0x1534>
 800853e:	4b7d      	ldr	r3, [pc, #500]	; (8008734 <UART_SetConfig+0x16f4>)
 8008540:	f04f 0400 	mov.w	r4, #0
 8008544:	e016      	b.n	8008574 <UART_SetConfig+0x1534>
 8008546:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800854a:	f04f 0400 	mov.w	r4, #0
 800854e:	e011      	b.n	8008574 <UART_SetConfig+0x1534>
 8008550:	4b79      	ldr	r3, [pc, #484]	; (8008738 <UART_SetConfig+0x16f8>)
 8008552:	f04f 0400 	mov.w	r4, #0
 8008556:	e00d      	b.n	8008574 <UART_SetConfig+0x1534>
 8008558:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800855c:	f04f 0400 	mov.w	r4, #0
 8008560:	e008      	b.n	8008574 <UART_SetConfig+0x1534>
 8008562:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008566:	f04f 0400 	mov.w	r4, #0
 800856a:	e003      	b.n	8008574 <UART_SetConfig+0x1534>
 800856c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008570:	f04f 0400 	mov.w	r4, #0
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	6852      	ldr	r2, [r2, #4]
 8008578:	0852      	lsrs	r2, r2, #1
 800857a:	4611      	mov	r1, r2
 800857c:	f04f 0200 	mov.w	r2, #0
 8008580:	eb13 0b01 	adds.w	fp, r3, r1
 8008584:	eb44 0c02 	adc.w	ip, r4, r2
 8008588:	4658      	mov	r0, fp
 800858a:	4661      	mov	r1, ip
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	f04f 0400 	mov.w	r4, #0
 8008594:	461a      	mov	r2, r3
 8008596:	4623      	mov	r3, r4
 8008598:	f7f7 fefa 	bl	8000390 <__aeabi_uldivmod>
 800859c:	4603      	mov	r3, r0
 800859e:	460c      	mov	r4, r1
 80085a0:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80085a2:	e003      	b.n	80085ac <UART_SetConfig+0x156c>
          default:
            ret = HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 80085aa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085b2:	d309      	bcc.n	80085c8 <UART_SetConfig+0x1588>
 80085b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085ba:	d205      	bcs.n	80085c8 <UART_SetConfig+0x1588>
        {
          huart->Instance->BRR = usartdiv;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80085c2:	60da      	str	r2, [r3, #12]
 80085c4:	f000 bf85 	b.w	80094d2 <UART_SetConfig+0x2492>
        }
        else
        {
          ret = HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80085ce:	f000 bf80 	b.w	80094d2 <UART_SetConfig+0x2492>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	69db      	ldr	r3, [r3, #28]
 80085d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085da:	f040 83da 	bne.w	8008d92 <UART_SetConfig+0x1d52>
  {
    switch (clocksource)
 80085de:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80085e2:	2b40      	cmp	r3, #64	; 0x40
 80085e4:	f200 83b3 	bhi.w	8008d4e <UART_SetConfig+0x1d0e>
 80085e8:	a201      	add	r2, pc, #4	; (adr r2, 80085f0 <UART_SetConfig+0x15b0>)
 80085ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ee:	bf00      	nop
 80085f0:	0800873d 	.word	0x0800873d
 80085f4:	080087f5 	.word	0x080087f5
 80085f8:	08008d4f 	.word	0x08008d4f
 80085fc:	08008d4f 	.word	0x08008d4f
 8008600:	080088ad 	.word	0x080088ad
 8008604:	08008d4f 	.word	0x08008d4f
 8008608:	08008d4f 	.word	0x08008d4f
 800860c:	08008d4f 	.word	0x08008d4f
 8008610:	08008969 	.word	0x08008969
 8008614:	08008d4f 	.word	0x08008d4f
 8008618:	08008d4f 	.word	0x08008d4f
 800861c:	08008d4f 	.word	0x08008d4f
 8008620:	08008d4f 	.word	0x08008d4f
 8008624:	08008d4f 	.word	0x08008d4f
 8008628:	08008d4f 	.word	0x08008d4f
 800862c:	08008d4f 	.word	0x08008d4f
 8008630:	08008a25 	.word	0x08008a25
 8008634:	08008d4f 	.word	0x08008d4f
 8008638:	08008d4f 	.word	0x08008d4f
 800863c:	08008d4f 	.word	0x08008d4f
 8008640:	08008d4f 	.word	0x08008d4f
 8008644:	08008d4f 	.word	0x08008d4f
 8008648:	08008d4f 	.word	0x08008d4f
 800864c:	08008d4f 	.word	0x08008d4f
 8008650:	08008d4f 	.word	0x08008d4f
 8008654:	08008d4f 	.word	0x08008d4f
 8008658:	08008d4f 	.word	0x08008d4f
 800865c:	08008d4f 	.word	0x08008d4f
 8008660:	08008d4f 	.word	0x08008d4f
 8008664:	08008d4f 	.word	0x08008d4f
 8008668:	08008d4f 	.word	0x08008d4f
 800866c:	08008d4f 	.word	0x08008d4f
 8008670:	08008b97 	.word	0x08008b97
 8008674:	08008d4f 	.word	0x08008d4f
 8008678:	08008d4f 	.word	0x08008d4f
 800867c:	08008d4f 	.word	0x08008d4f
 8008680:	08008d4f 	.word	0x08008d4f
 8008684:	08008d4f 	.word	0x08008d4f
 8008688:	08008d4f 	.word	0x08008d4f
 800868c:	08008d4f 	.word	0x08008d4f
 8008690:	08008d4f 	.word	0x08008d4f
 8008694:	08008d4f 	.word	0x08008d4f
 8008698:	08008d4f 	.word	0x08008d4f
 800869c:	08008d4f 	.word	0x08008d4f
 80086a0:	08008d4f 	.word	0x08008d4f
 80086a4:	08008d4f 	.word	0x08008d4f
 80086a8:	08008d4f 	.word	0x08008d4f
 80086ac:	08008d4f 	.word	0x08008d4f
 80086b0:	08008d4f 	.word	0x08008d4f
 80086b4:	08008d4f 	.word	0x08008d4f
 80086b8:	08008d4f 	.word	0x08008d4f
 80086bc:	08008d4f 	.word	0x08008d4f
 80086c0:	08008d4f 	.word	0x08008d4f
 80086c4:	08008d4f 	.word	0x08008d4f
 80086c8:	08008d4f 	.word	0x08008d4f
 80086cc:	08008d4f 	.word	0x08008d4f
 80086d0:	08008d4f 	.word	0x08008d4f
 80086d4:	08008d4f 	.word	0x08008d4f
 80086d8:	08008d4f 	.word	0x08008d4f
 80086dc:	08008d4f 	.word	0x08008d4f
 80086e0:	08008d4f 	.word	0x08008d4f
 80086e4:	08008d4f 	.word	0x08008d4f
 80086e8:	08008d4f 	.word	0x08008d4f
 80086ec:	08008d4f 	.word	0x08008d4f
 80086f0:	08008c8d 	.word	0x08008c8d
 80086f4:	f3af 8000 	nop.w
 80086f8:	05161500 	.word	0x05161500
 80086fc:	00000000 	.word	0x00000000
 8008700:	0a2c2a00 	.word	0x0a2c2a00
 8008704:	00000000 	.word	0x00000000
 8008708:	003d0900 	.word	0x003d0900
 800870c:	3d090000 	.word	0x3d090000
 8008710:	007a1200 	.word	0x007a1200
 8008714:	00f42400 	.word	0x00f42400
 8008718:	01e84800 	.word	0x01e84800
 800871c:	03d09000 	.word	0x03d09000
 8008720:	061a8000 	.word	0x061a8000
 8008724:	07a12000 	.word	0x07a12000
 8008728:	0f424000 	.word	0x0f424000
 800872c:	1e848000 	.word	0x1e848000
 8008730:	000aaa00 	.word	0x000aaa00
 8008734:	000ccc00 	.word	0x000ccc00
 8008738:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800873c:	f7fc fc3a 	bl	8004fb4 <HAL_RCC_GetPCLK1Freq>
 8008740:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008746:	2b00      	cmp	r3, #0
 8008748:	d044      	beq.n	80087d4 <UART_SetConfig+0x1794>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874e:	2b01      	cmp	r3, #1
 8008750:	d03e      	beq.n	80087d0 <UART_SetConfig+0x1790>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008756:	2b02      	cmp	r3, #2
 8008758:	d038      	beq.n	80087cc <UART_SetConfig+0x178c>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875e:	2b03      	cmp	r3, #3
 8008760:	d032      	beq.n	80087c8 <UART_SetConfig+0x1788>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008766:	2b04      	cmp	r3, #4
 8008768:	d02c      	beq.n	80087c4 <UART_SetConfig+0x1784>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876e:	2b05      	cmp	r3, #5
 8008770:	d026      	beq.n	80087c0 <UART_SetConfig+0x1780>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008776:	2b06      	cmp	r3, #6
 8008778:	d020      	beq.n	80087bc <UART_SetConfig+0x177c>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	2b07      	cmp	r3, #7
 8008780:	d01a      	beq.n	80087b8 <UART_SetConfig+0x1778>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008786:	2b08      	cmp	r3, #8
 8008788:	d014      	beq.n	80087b4 <UART_SetConfig+0x1774>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878e:	2b09      	cmp	r3, #9
 8008790:	d00e      	beq.n	80087b0 <UART_SetConfig+0x1770>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008796:	2b0a      	cmp	r3, #10
 8008798:	d008      	beq.n	80087ac <UART_SetConfig+0x176c>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879e:	2b0b      	cmp	r3, #11
 80087a0:	d102      	bne.n	80087a8 <UART_SetConfig+0x1768>
 80087a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087a6:	e016      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087a8:	2301      	movs	r3, #1
 80087aa:	e014      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087ac:	2380      	movs	r3, #128	; 0x80
 80087ae:	e012      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087b0:	2340      	movs	r3, #64	; 0x40
 80087b2:	e010      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087b4:	2320      	movs	r3, #32
 80087b6:	e00e      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087b8:	2310      	movs	r3, #16
 80087ba:	e00c      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087bc:	230c      	movs	r3, #12
 80087be:	e00a      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087c0:	230a      	movs	r3, #10
 80087c2:	e008      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087c4:	2308      	movs	r3, #8
 80087c6:	e006      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087c8:	2306      	movs	r3, #6
 80087ca:	e004      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087cc:	2304      	movs	r3, #4
 80087ce:	e002      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087d0:	2302      	movs	r3, #2
 80087d2:	e000      	b.n	80087d6 <UART_SetConfig+0x1796>
 80087d4:	2301      	movs	r3, #1
 80087d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087dc:	005a      	lsls	r2, r3, #1
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	085b      	lsrs	r3, r3, #1
 80087e4:	441a      	add	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087f2:	e2b0      	b.n	8008d56 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087f4:	f7fc fbf4 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 80087f8:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d044      	beq.n	800888c <UART_SetConfig+0x184c>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008806:	2b01      	cmp	r3, #1
 8008808:	d03e      	beq.n	8008888 <UART_SetConfig+0x1848>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	2b02      	cmp	r3, #2
 8008810:	d038      	beq.n	8008884 <UART_SetConfig+0x1844>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008816:	2b03      	cmp	r3, #3
 8008818:	d032      	beq.n	8008880 <UART_SetConfig+0x1840>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881e:	2b04      	cmp	r3, #4
 8008820:	d02c      	beq.n	800887c <UART_SetConfig+0x183c>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008826:	2b05      	cmp	r3, #5
 8008828:	d026      	beq.n	8008878 <UART_SetConfig+0x1838>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882e:	2b06      	cmp	r3, #6
 8008830:	d020      	beq.n	8008874 <UART_SetConfig+0x1834>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008836:	2b07      	cmp	r3, #7
 8008838:	d01a      	beq.n	8008870 <UART_SetConfig+0x1830>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883e:	2b08      	cmp	r3, #8
 8008840:	d014      	beq.n	800886c <UART_SetConfig+0x182c>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008846:	2b09      	cmp	r3, #9
 8008848:	d00e      	beq.n	8008868 <UART_SetConfig+0x1828>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884e:	2b0a      	cmp	r3, #10
 8008850:	d008      	beq.n	8008864 <UART_SetConfig+0x1824>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008856:	2b0b      	cmp	r3, #11
 8008858:	d102      	bne.n	8008860 <UART_SetConfig+0x1820>
 800885a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800885e:	e016      	b.n	800888e <UART_SetConfig+0x184e>
 8008860:	2301      	movs	r3, #1
 8008862:	e014      	b.n	800888e <UART_SetConfig+0x184e>
 8008864:	2380      	movs	r3, #128	; 0x80
 8008866:	e012      	b.n	800888e <UART_SetConfig+0x184e>
 8008868:	2340      	movs	r3, #64	; 0x40
 800886a:	e010      	b.n	800888e <UART_SetConfig+0x184e>
 800886c:	2320      	movs	r3, #32
 800886e:	e00e      	b.n	800888e <UART_SetConfig+0x184e>
 8008870:	2310      	movs	r3, #16
 8008872:	e00c      	b.n	800888e <UART_SetConfig+0x184e>
 8008874:	230c      	movs	r3, #12
 8008876:	e00a      	b.n	800888e <UART_SetConfig+0x184e>
 8008878:	230a      	movs	r3, #10
 800887a:	e008      	b.n	800888e <UART_SetConfig+0x184e>
 800887c:	2308      	movs	r3, #8
 800887e:	e006      	b.n	800888e <UART_SetConfig+0x184e>
 8008880:	2306      	movs	r3, #6
 8008882:	e004      	b.n	800888e <UART_SetConfig+0x184e>
 8008884:	2304      	movs	r3, #4
 8008886:	e002      	b.n	800888e <UART_SetConfig+0x184e>
 8008888:	2302      	movs	r3, #2
 800888a:	e000      	b.n	800888e <UART_SetConfig+0x184e>
 800888c:	2301      	movs	r3, #1
 800888e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008890:	fbb2 f3f3 	udiv	r3, r2, r3
 8008894:	005a      	lsls	r2, r3, #1
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	085b      	lsrs	r3, r3, #1
 800889c:	441a      	add	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80088aa:	e254      	b.n	8008d56 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088ac:	f107 0318 	add.w	r3, r7, #24
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7fd fd63 	bl	800637c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088b6:	69fa      	ldr	r2, [r7, #28]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d044      	beq.n	800894a <UART_SetConfig+0x190a>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d03e      	beq.n	8008946 <UART_SetConfig+0x1906>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088cc:	2b02      	cmp	r3, #2
 80088ce:	d038      	beq.n	8008942 <UART_SetConfig+0x1902>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	2b03      	cmp	r3, #3
 80088d6:	d032      	beq.n	800893e <UART_SetConfig+0x18fe>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088dc:	2b04      	cmp	r3, #4
 80088de:	d02c      	beq.n	800893a <UART_SetConfig+0x18fa>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e4:	2b05      	cmp	r3, #5
 80088e6:	d026      	beq.n	8008936 <UART_SetConfig+0x18f6>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ec:	2b06      	cmp	r3, #6
 80088ee:	d020      	beq.n	8008932 <UART_SetConfig+0x18f2>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f4:	2b07      	cmp	r3, #7
 80088f6:	d01a      	beq.n	800892e <UART_SetConfig+0x18ee>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fc:	2b08      	cmp	r3, #8
 80088fe:	d014      	beq.n	800892a <UART_SetConfig+0x18ea>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008904:	2b09      	cmp	r3, #9
 8008906:	d00e      	beq.n	8008926 <UART_SetConfig+0x18e6>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890c:	2b0a      	cmp	r3, #10
 800890e:	d008      	beq.n	8008922 <UART_SetConfig+0x18e2>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008914:	2b0b      	cmp	r3, #11
 8008916:	d102      	bne.n	800891e <UART_SetConfig+0x18de>
 8008918:	f44f 7380 	mov.w	r3, #256	; 0x100
 800891c:	e016      	b.n	800894c <UART_SetConfig+0x190c>
 800891e:	2301      	movs	r3, #1
 8008920:	e014      	b.n	800894c <UART_SetConfig+0x190c>
 8008922:	2380      	movs	r3, #128	; 0x80
 8008924:	e012      	b.n	800894c <UART_SetConfig+0x190c>
 8008926:	2340      	movs	r3, #64	; 0x40
 8008928:	e010      	b.n	800894c <UART_SetConfig+0x190c>
 800892a:	2320      	movs	r3, #32
 800892c:	e00e      	b.n	800894c <UART_SetConfig+0x190c>
 800892e:	2310      	movs	r3, #16
 8008930:	e00c      	b.n	800894c <UART_SetConfig+0x190c>
 8008932:	230c      	movs	r3, #12
 8008934:	e00a      	b.n	800894c <UART_SetConfig+0x190c>
 8008936:	230a      	movs	r3, #10
 8008938:	e008      	b.n	800894c <UART_SetConfig+0x190c>
 800893a:	2308      	movs	r3, #8
 800893c:	e006      	b.n	800894c <UART_SetConfig+0x190c>
 800893e:	2306      	movs	r3, #6
 8008940:	e004      	b.n	800894c <UART_SetConfig+0x190c>
 8008942:	2304      	movs	r3, #4
 8008944:	e002      	b.n	800894c <UART_SetConfig+0x190c>
 8008946:	2302      	movs	r3, #2
 8008948:	e000      	b.n	800894c <UART_SetConfig+0x190c>
 800894a:	2301      	movs	r3, #1
 800894c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008950:	005a      	lsls	r2, r3, #1
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	085b      	lsrs	r3, r3, #1
 8008958:	441a      	add	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008962:	b29b      	uxth	r3, r3
 8008964:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008966:	e1f6      	b.n	8008d56 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008968:	f107 030c 	add.w	r3, r7, #12
 800896c:	4618      	mov	r0, r3
 800896e:	f7fd fe51 	bl	8006614 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008972:	693a      	ldr	r2, [r7, #16]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008978:	2b00      	cmp	r3, #0
 800897a:	d044      	beq.n	8008a06 <UART_SetConfig+0x19c6>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008980:	2b01      	cmp	r3, #1
 8008982:	d03e      	beq.n	8008a02 <UART_SetConfig+0x19c2>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008988:	2b02      	cmp	r3, #2
 800898a:	d038      	beq.n	80089fe <UART_SetConfig+0x19be>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008990:	2b03      	cmp	r3, #3
 8008992:	d032      	beq.n	80089fa <UART_SetConfig+0x19ba>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008998:	2b04      	cmp	r3, #4
 800899a:	d02c      	beq.n	80089f6 <UART_SetConfig+0x19b6>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a0:	2b05      	cmp	r3, #5
 80089a2:	d026      	beq.n	80089f2 <UART_SetConfig+0x19b2>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a8:	2b06      	cmp	r3, #6
 80089aa:	d020      	beq.n	80089ee <UART_SetConfig+0x19ae>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b0:	2b07      	cmp	r3, #7
 80089b2:	d01a      	beq.n	80089ea <UART_SetConfig+0x19aa>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b8:	2b08      	cmp	r3, #8
 80089ba:	d014      	beq.n	80089e6 <UART_SetConfig+0x19a6>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c0:	2b09      	cmp	r3, #9
 80089c2:	d00e      	beq.n	80089e2 <UART_SetConfig+0x19a2>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c8:	2b0a      	cmp	r3, #10
 80089ca:	d008      	beq.n	80089de <UART_SetConfig+0x199e>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d0:	2b0b      	cmp	r3, #11
 80089d2:	d102      	bne.n	80089da <UART_SetConfig+0x199a>
 80089d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80089d8:	e016      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089da:	2301      	movs	r3, #1
 80089dc:	e014      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089de:	2380      	movs	r3, #128	; 0x80
 80089e0:	e012      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089e2:	2340      	movs	r3, #64	; 0x40
 80089e4:	e010      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089e6:	2320      	movs	r3, #32
 80089e8:	e00e      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089ea:	2310      	movs	r3, #16
 80089ec:	e00c      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089ee:	230c      	movs	r3, #12
 80089f0:	e00a      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089f2:	230a      	movs	r3, #10
 80089f4:	e008      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089f6:	2308      	movs	r3, #8
 80089f8:	e006      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089fa:	2306      	movs	r3, #6
 80089fc:	e004      	b.n	8008a08 <UART_SetConfig+0x19c8>
 80089fe:	2304      	movs	r3, #4
 8008a00:	e002      	b.n	8008a08 <UART_SetConfig+0x19c8>
 8008a02:	2302      	movs	r3, #2
 8008a04:	e000      	b.n	8008a08 <UART_SetConfig+0x19c8>
 8008a06:	2301      	movs	r3, #1
 8008a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a0c:	005a      	lsls	r2, r3, #1
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	085b      	lsrs	r3, r3, #1
 8008a14:	441a      	add	r2, r3
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008a22:	e198      	b.n	8008d56 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a24:	4b87      	ldr	r3, [pc, #540]	; (8008c44 <UART_SetConfig+0x1c04>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f003 0320 	and.w	r3, r3, #32
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d05e      	beq.n	8008aee <UART_SetConfig+0x1aae>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a30:	4b84      	ldr	r3, [pc, #528]	; (8008c44 <UART_SetConfig+0x1c04>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	08db      	lsrs	r3, r3, #3
 8008a36:	f003 0303 	and.w	r3, r3, #3
 8008a3a:	4a83      	ldr	r2, [pc, #524]	; (8008c48 <UART_SetConfig+0x1c08>)
 8008a3c:	40da      	lsrs	r2, r3
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d044      	beq.n	8008ad0 <UART_SetConfig+0x1a90>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d03e      	beq.n	8008acc <UART_SetConfig+0x1a8c>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	d038      	beq.n	8008ac8 <UART_SetConfig+0x1a88>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5a:	2b03      	cmp	r3, #3
 8008a5c:	d032      	beq.n	8008ac4 <UART_SetConfig+0x1a84>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a62:	2b04      	cmp	r3, #4
 8008a64:	d02c      	beq.n	8008ac0 <UART_SetConfig+0x1a80>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a6a:	2b05      	cmp	r3, #5
 8008a6c:	d026      	beq.n	8008abc <UART_SetConfig+0x1a7c>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a72:	2b06      	cmp	r3, #6
 8008a74:	d020      	beq.n	8008ab8 <UART_SetConfig+0x1a78>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7a:	2b07      	cmp	r3, #7
 8008a7c:	d01a      	beq.n	8008ab4 <UART_SetConfig+0x1a74>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a82:	2b08      	cmp	r3, #8
 8008a84:	d014      	beq.n	8008ab0 <UART_SetConfig+0x1a70>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a8a:	2b09      	cmp	r3, #9
 8008a8c:	d00e      	beq.n	8008aac <UART_SetConfig+0x1a6c>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a92:	2b0a      	cmp	r3, #10
 8008a94:	d008      	beq.n	8008aa8 <UART_SetConfig+0x1a68>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9a:	2b0b      	cmp	r3, #11
 8008a9c:	d102      	bne.n	8008aa4 <UART_SetConfig+0x1a64>
 8008a9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008aa2:	e016      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e014      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008aa8:	2380      	movs	r3, #128	; 0x80
 8008aaa:	e012      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008aac:	2340      	movs	r3, #64	; 0x40
 8008aae:	e010      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ab0:	2320      	movs	r3, #32
 8008ab2:	e00e      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ab4:	2310      	movs	r3, #16
 8008ab6:	e00c      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ab8:	230c      	movs	r3, #12
 8008aba:	e00a      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008abc:	230a      	movs	r3, #10
 8008abe:	e008      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ac0:	2308      	movs	r3, #8
 8008ac2:	e006      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ac4:	2306      	movs	r3, #6
 8008ac6:	e004      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ac8:	2304      	movs	r3, #4
 8008aca:	e002      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008acc:	2302      	movs	r3, #2
 8008ace:	e000      	b.n	8008ad2 <UART_SetConfig+0x1a92>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad6:	005a      	lsls	r2, r3, #1
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	085b      	lsrs	r3, r3, #1
 8008ade:	441a      	add	r2, r3
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 8008aec:	e133      	b.n	8008d56 <UART_SetConfig+0x1d16>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d043      	beq.n	8008b7e <UART_SetConfig+0x1b3e>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d03d      	beq.n	8008b7a <UART_SetConfig+0x1b3a>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	d037      	beq.n	8008b76 <UART_SetConfig+0x1b36>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b0a:	2b03      	cmp	r3, #3
 8008b0c:	d031      	beq.n	8008b72 <UART_SetConfig+0x1b32>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b12:	2b04      	cmp	r3, #4
 8008b14:	d02b      	beq.n	8008b6e <UART_SetConfig+0x1b2e>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1a:	2b05      	cmp	r3, #5
 8008b1c:	d025      	beq.n	8008b6a <UART_SetConfig+0x1b2a>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b22:	2b06      	cmp	r3, #6
 8008b24:	d01f      	beq.n	8008b66 <UART_SetConfig+0x1b26>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2a:	2b07      	cmp	r3, #7
 8008b2c:	d019      	beq.n	8008b62 <UART_SetConfig+0x1b22>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b32:	2b08      	cmp	r3, #8
 8008b34:	d013      	beq.n	8008b5e <UART_SetConfig+0x1b1e>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b3a:	2b09      	cmp	r3, #9
 8008b3c:	d00d      	beq.n	8008b5a <UART_SetConfig+0x1b1a>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b42:	2b0a      	cmp	r3, #10
 8008b44:	d007      	beq.n	8008b56 <UART_SetConfig+0x1b16>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b4a:	2b0b      	cmp	r3, #11
 8008b4c:	d101      	bne.n	8008b52 <UART_SetConfig+0x1b12>
 8008b4e:	4b3f      	ldr	r3, [pc, #252]	; (8008c4c <UART_SetConfig+0x1c0c>)
 8008b50:	e016      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b52:	4b3f      	ldr	r3, [pc, #252]	; (8008c50 <UART_SetConfig+0x1c10>)
 8008b54:	e014      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b56:	4b3f      	ldr	r3, [pc, #252]	; (8008c54 <UART_SetConfig+0x1c14>)
 8008b58:	e012      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b5a:	4b3f      	ldr	r3, [pc, #252]	; (8008c58 <UART_SetConfig+0x1c18>)
 8008b5c:	e010      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b5e:	4b3f      	ldr	r3, [pc, #252]	; (8008c5c <UART_SetConfig+0x1c1c>)
 8008b60:	e00e      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b62:	4b3f      	ldr	r3, [pc, #252]	; (8008c60 <UART_SetConfig+0x1c20>)
 8008b64:	e00c      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b66:	4b3f      	ldr	r3, [pc, #252]	; (8008c64 <UART_SetConfig+0x1c24>)
 8008b68:	e00a      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b6a:	4b3f      	ldr	r3, [pc, #252]	; (8008c68 <UART_SetConfig+0x1c28>)
 8008b6c:	e008      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b6e:	4b3f      	ldr	r3, [pc, #252]	; (8008c6c <UART_SetConfig+0x1c2c>)
 8008b70:	e006      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b72:	4b3f      	ldr	r3, [pc, #252]	; (8008c70 <UART_SetConfig+0x1c30>)
 8008b74:	e004      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b76:	4b3f      	ldr	r3, [pc, #252]	; (8008c74 <UART_SetConfig+0x1c34>)
 8008b78:	e002      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b7a:	4b33      	ldr	r3, [pc, #204]	; (8008c48 <UART_SetConfig+0x1c08>)
 8008b7c:	e000      	b.n	8008b80 <UART_SetConfig+0x1b40>
 8008b7e:	4b34      	ldr	r3, [pc, #208]	; (8008c50 <UART_SetConfig+0x1c10>)
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	6852      	ldr	r2, [r2, #4]
 8008b84:	0852      	lsrs	r2, r2, #1
 8008b86:	441a      	add	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008b94:	e0df      	b.n	8008d56 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d045      	beq.n	8008c2a <UART_SetConfig+0x1bea>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d03f      	beq.n	8008c26 <UART_SetConfig+0x1be6>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d039      	beq.n	8008c22 <UART_SetConfig+0x1be2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb2:	2b03      	cmp	r3, #3
 8008bb4:	d033      	beq.n	8008c1e <UART_SetConfig+0x1bde>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bba:	2b04      	cmp	r3, #4
 8008bbc:	d02d      	beq.n	8008c1a <UART_SetConfig+0x1bda>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc2:	2b05      	cmp	r3, #5
 8008bc4:	d027      	beq.n	8008c16 <UART_SetConfig+0x1bd6>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bca:	2b06      	cmp	r3, #6
 8008bcc:	d021      	beq.n	8008c12 <UART_SetConfig+0x1bd2>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd2:	2b07      	cmp	r3, #7
 8008bd4:	d01b      	beq.n	8008c0e <UART_SetConfig+0x1bce>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bda:	2b08      	cmp	r3, #8
 8008bdc:	d015      	beq.n	8008c0a <UART_SetConfig+0x1bca>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be2:	2b09      	cmp	r3, #9
 8008be4:	d00f      	beq.n	8008c06 <UART_SetConfig+0x1bc6>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bea:	2b0a      	cmp	r3, #10
 8008bec:	d008      	beq.n	8008c00 <UART_SetConfig+0x1bc0>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf2:	2b0b      	cmp	r3, #11
 8008bf4:	d102      	bne.n	8008bfc <UART_SetConfig+0x1bbc>
 8008bf6:	f647 2312 	movw	r3, #31250	; 0x7a12
 8008bfa:	e017      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008bfc:	4b18      	ldr	r3, [pc, #96]	; (8008c60 <UART_SetConfig+0x1c20>)
 8008bfe:	e015      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c00:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008c04:	e012      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c06:	4b1c      	ldr	r3, [pc, #112]	; (8008c78 <UART_SetConfig+0x1c38>)
 8008c08:	e010      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c0a:	4b1c      	ldr	r3, [pc, #112]	; (8008c7c <UART_SetConfig+0x1c3c>)
 8008c0c:	e00e      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c0e:	4b0f      	ldr	r3, [pc, #60]	; (8008c4c <UART_SetConfig+0x1c0c>)
 8008c10:	e00c      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c12:	4b1b      	ldr	r3, [pc, #108]	; (8008c80 <UART_SetConfig+0x1c40>)
 8008c14:	e00a      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c16:	4b1b      	ldr	r3, [pc, #108]	; (8008c84 <UART_SetConfig+0x1c44>)
 8008c18:	e008      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c1a:	4b0e      	ldr	r3, [pc, #56]	; (8008c54 <UART_SetConfig+0x1c14>)
 8008c1c:	e006      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c1e:	4b1a      	ldr	r3, [pc, #104]	; (8008c88 <UART_SetConfig+0x1c48>)
 8008c20:	e004      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c22:	4b0d      	ldr	r3, [pc, #52]	; (8008c58 <UART_SetConfig+0x1c18>)
 8008c24:	e002      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c26:	4b0d      	ldr	r3, [pc, #52]	; (8008c5c <UART_SetConfig+0x1c1c>)
 8008c28:	e000      	b.n	8008c2c <UART_SetConfig+0x1bec>
 8008c2a:	4b0d      	ldr	r3, [pc, #52]	; (8008c60 <UART_SetConfig+0x1c20>)
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	6852      	ldr	r2, [r2, #4]
 8008c30:	0852      	lsrs	r2, r2, #1
 8008c32:	441a      	add	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008c40:	e089      	b.n	8008d56 <UART_SetConfig+0x1d16>
 8008c42:	bf00      	nop
 8008c44:	58024400 	.word	0x58024400
 8008c48:	03d09000 	.word	0x03d09000
 8008c4c:	0007a120 	.word	0x0007a120
 8008c50:	07a12000 	.word	0x07a12000
 8008c54:	000f4240 	.word	0x000f4240
 8008c58:	001e8480 	.word	0x001e8480
 8008c5c:	003d0900 	.word	0x003d0900
 8008c60:	007a1200 	.word	0x007a1200
 8008c64:	00a2c2aa 	.word	0x00a2c2aa
 8008c68:	00c35000 	.word	0x00c35000
 8008c6c:	00f42400 	.word	0x00f42400
 8008c70:	01458554 	.word	0x01458554
 8008c74:	01e84800 	.word	0x01e84800
 8008c78:	0001e848 	.word	0x0001e848
 8008c7c:	0003d090 	.word	0x0003d090
 8008c80:	000a2c2a 	.word	0x000a2c2a
 8008c84:	000c3500 	.word	0x000c3500
 8008c88:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d04f      	beq.n	8008d34 <UART_SetConfig+0x1cf4>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d048      	beq.n	8008d2e <UART_SetConfig+0x1cee>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d041      	beq.n	8008d28 <UART_SetConfig+0x1ce8>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca8:	2b03      	cmp	r3, #3
 8008caa:	d03a      	beq.n	8008d22 <UART_SetConfig+0x1ce2>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	d033      	beq.n	8008d1c <UART_SetConfig+0x1cdc>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb8:	2b05      	cmp	r3, #5
 8008cba:	d02c      	beq.n	8008d16 <UART_SetConfig+0x1cd6>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc0:	2b06      	cmp	r3, #6
 8008cc2:	d025      	beq.n	8008d10 <UART_SetConfig+0x1cd0>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc8:	2b07      	cmp	r3, #7
 8008cca:	d01e      	beq.n	8008d0a <UART_SetConfig+0x1cca>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd0:	2b08      	cmp	r3, #8
 8008cd2:	d017      	beq.n	8008d04 <UART_SetConfig+0x1cc4>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd8:	2b09      	cmp	r3, #9
 8008cda:	d010      	beq.n	8008cfe <UART_SetConfig+0x1cbe>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce0:	2b0a      	cmp	r3, #10
 8008ce2:	d009      	beq.n	8008cf8 <UART_SetConfig+0x1cb8>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce8:	2b0b      	cmp	r3, #11
 8008cea:	d102      	bne.n	8008cf2 <UART_SetConfig+0x1cb2>
 8008cec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008cf0:	e022      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008cf6:	e01f      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cfc:	e01c      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d02:	e019      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d08:	e016      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d0e:	e013      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d10:	f241 5354 	movw	r3, #5460	; 0x1554
 8008d14:	e010      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d16:	f641 1398 	movw	r3, #6552	; 0x1998
 8008d1a:	e00d      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008d20:	e00a      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d22:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8008d26:	e007      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008d2c:	e004      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d32:	e001      	b.n	8008d38 <UART_SetConfig+0x1cf8>
 8008d34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	6852      	ldr	r2, [r2, #4]
 8008d3c:	0852      	lsrs	r2, r2, #1
 8008d3e:	441a      	add	r2, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008d4c:	e003      	b.n	8008d56 <UART_SetConfig+0x1d16>
      default:
        ret = HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8008d54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d58:	2b0f      	cmp	r3, #15
 8008d5a:	d916      	bls.n	8008d8a <UART_SetConfig+0x1d4a>
 8008d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d62:	d212      	bcs.n	8008d8a <UART_SetConfig+0x1d4a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	f023 030f 	bic.w	r3, r3, #15
 8008d6c:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d70:	085b      	lsrs	r3, r3, #1
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	f003 0307 	and.w	r3, r3, #7
 8008d78:	b29a      	uxth	r2, r3
 8008d7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008d86:	60da      	str	r2, [r3, #12]
 8008d88:	e3a3      	b.n	80094d2 <UART_SetConfig+0x2492>
    }
    else
    {
      ret = HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d90:	e39f      	b.n	80094d2 <UART_SetConfig+0x2492>
    }
  }
  else
  {
    switch (clocksource)
 8008d92:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008d96:	2b40      	cmp	r3, #64	; 0x40
 8008d98:	f200 8388 	bhi.w	80094ac <UART_SetConfig+0x246c>
 8008d9c:	a201      	add	r2, pc, #4	; (adr r2, 8008da4 <UART_SetConfig+0x1d64>)
 8008d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da2:	bf00      	nop
 8008da4:	08008ea9 	.word	0x08008ea9
 8008da8:	08008f5f 	.word	0x08008f5f
 8008dac:	080094ad 	.word	0x080094ad
 8008db0:	080094ad 	.word	0x080094ad
 8008db4:	08009015 	.word	0x08009015
 8008db8:	080094ad 	.word	0x080094ad
 8008dbc:	080094ad 	.word	0x080094ad
 8008dc0:	080094ad 	.word	0x080094ad
 8008dc4:	080090cf 	.word	0x080090cf
 8008dc8:	080094ad 	.word	0x080094ad
 8008dcc:	080094ad 	.word	0x080094ad
 8008dd0:	080094ad 	.word	0x080094ad
 8008dd4:	080094ad 	.word	0x080094ad
 8008dd8:	080094ad 	.word	0x080094ad
 8008ddc:	080094ad 	.word	0x080094ad
 8008de0:	080094ad 	.word	0x080094ad
 8008de4:	08009189 	.word	0x08009189
 8008de8:	080094ad 	.word	0x080094ad
 8008dec:	080094ad 	.word	0x080094ad
 8008df0:	080094ad 	.word	0x080094ad
 8008df4:	080094ad 	.word	0x080094ad
 8008df8:	080094ad 	.word	0x080094ad
 8008dfc:	080094ad 	.word	0x080094ad
 8008e00:	080094ad 	.word	0x080094ad
 8008e04:	080094ad 	.word	0x080094ad
 8008e08:	080094ad 	.word	0x080094ad
 8008e0c:	080094ad 	.word	0x080094ad
 8008e10:	080094ad 	.word	0x080094ad
 8008e14:	080094ad 	.word	0x080094ad
 8008e18:	080094ad 	.word	0x080094ad
 8008e1c:	080094ad 	.word	0x080094ad
 8008e20:	080094ad 	.word	0x080094ad
 8008e24:	080092f9 	.word	0x080092f9
 8008e28:	080094ad 	.word	0x080094ad
 8008e2c:	080094ad 	.word	0x080094ad
 8008e30:	080094ad 	.word	0x080094ad
 8008e34:	080094ad 	.word	0x080094ad
 8008e38:	080094ad 	.word	0x080094ad
 8008e3c:	080094ad 	.word	0x080094ad
 8008e40:	080094ad 	.word	0x080094ad
 8008e44:	080094ad 	.word	0x080094ad
 8008e48:	080094ad 	.word	0x080094ad
 8008e4c:	080094ad 	.word	0x080094ad
 8008e50:	080094ad 	.word	0x080094ad
 8008e54:	080094ad 	.word	0x080094ad
 8008e58:	080094ad 	.word	0x080094ad
 8008e5c:	080094ad 	.word	0x080094ad
 8008e60:	080094ad 	.word	0x080094ad
 8008e64:	080094ad 	.word	0x080094ad
 8008e68:	080094ad 	.word	0x080094ad
 8008e6c:	080094ad 	.word	0x080094ad
 8008e70:	080094ad 	.word	0x080094ad
 8008e74:	080094ad 	.word	0x080094ad
 8008e78:	080094ad 	.word	0x080094ad
 8008e7c:	080094ad 	.word	0x080094ad
 8008e80:	080094ad 	.word	0x080094ad
 8008e84:	080094ad 	.word	0x080094ad
 8008e88:	080094ad 	.word	0x080094ad
 8008e8c:	080094ad 	.word	0x080094ad
 8008e90:	080094ad 	.word	0x080094ad
 8008e94:	080094ad 	.word	0x080094ad
 8008e98:	080094ad 	.word	0x080094ad
 8008e9c:	080094ad 	.word	0x080094ad
 8008ea0:	080094ad 	.word	0x080094ad
 8008ea4:	080093ed 	.word	0x080093ed
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ea8:	f7fc f884 	bl	8004fb4 <HAL_RCC_GetPCLK1Freq>
 8008eac:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d044      	beq.n	8008f40 <UART_SetConfig+0x1f00>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d03e      	beq.n	8008f3c <UART_SetConfig+0x1efc>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d038      	beq.n	8008f38 <UART_SetConfig+0x1ef8>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eca:	2b03      	cmp	r3, #3
 8008ecc:	d032      	beq.n	8008f34 <UART_SetConfig+0x1ef4>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed2:	2b04      	cmp	r3, #4
 8008ed4:	d02c      	beq.n	8008f30 <UART_SetConfig+0x1ef0>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eda:	2b05      	cmp	r3, #5
 8008edc:	d026      	beq.n	8008f2c <UART_SetConfig+0x1eec>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee2:	2b06      	cmp	r3, #6
 8008ee4:	d020      	beq.n	8008f28 <UART_SetConfig+0x1ee8>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eea:	2b07      	cmp	r3, #7
 8008eec:	d01a      	beq.n	8008f24 <UART_SetConfig+0x1ee4>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef2:	2b08      	cmp	r3, #8
 8008ef4:	d014      	beq.n	8008f20 <UART_SetConfig+0x1ee0>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efa:	2b09      	cmp	r3, #9
 8008efc:	d00e      	beq.n	8008f1c <UART_SetConfig+0x1edc>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f02:	2b0a      	cmp	r3, #10
 8008f04:	d008      	beq.n	8008f18 <UART_SetConfig+0x1ed8>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0a:	2b0b      	cmp	r3, #11
 8008f0c:	d102      	bne.n	8008f14 <UART_SetConfig+0x1ed4>
 8008f0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f12:	e016      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f14:	2301      	movs	r3, #1
 8008f16:	e014      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f18:	2380      	movs	r3, #128	; 0x80
 8008f1a:	e012      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f1c:	2340      	movs	r3, #64	; 0x40
 8008f1e:	e010      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f20:	2320      	movs	r3, #32
 8008f22:	e00e      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f24:	2310      	movs	r3, #16
 8008f26:	e00c      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f28:	230c      	movs	r3, #12
 8008f2a:	e00a      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f2c:	230a      	movs	r3, #10
 8008f2e:	e008      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f30:	2308      	movs	r3, #8
 8008f32:	e006      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f34:	2306      	movs	r3, #6
 8008f36:	e004      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f38:	2304      	movs	r3, #4
 8008f3a:	e002      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	e000      	b.n	8008f42 <UART_SetConfig+0x1f02>
 8008f40:	2301      	movs	r3, #1
 8008f42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f44:	fbb2 f2f3 	udiv	r2, r2, r3
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	085b      	lsrs	r3, r3, #1
 8008f4e:	441a      	add	r2, r3
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008f5c:	e2aa      	b.n	80094b4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f5e:	f7fc f83f 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 8008f62:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d044      	beq.n	8008ff6 <UART_SetConfig+0x1fb6>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d03e      	beq.n	8008ff2 <UART_SetConfig+0x1fb2>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d038      	beq.n	8008fee <UART_SetConfig+0x1fae>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f80:	2b03      	cmp	r3, #3
 8008f82:	d032      	beq.n	8008fea <UART_SetConfig+0x1faa>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f88:	2b04      	cmp	r3, #4
 8008f8a:	d02c      	beq.n	8008fe6 <UART_SetConfig+0x1fa6>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f90:	2b05      	cmp	r3, #5
 8008f92:	d026      	beq.n	8008fe2 <UART_SetConfig+0x1fa2>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f98:	2b06      	cmp	r3, #6
 8008f9a:	d020      	beq.n	8008fde <UART_SetConfig+0x1f9e>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa0:	2b07      	cmp	r3, #7
 8008fa2:	d01a      	beq.n	8008fda <UART_SetConfig+0x1f9a>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa8:	2b08      	cmp	r3, #8
 8008faa:	d014      	beq.n	8008fd6 <UART_SetConfig+0x1f96>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb0:	2b09      	cmp	r3, #9
 8008fb2:	d00e      	beq.n	8008fd2 <UART_SetConfig+0x1f92>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb8:	2b0a      	cmp	r3, #10
 8008fba:	d008      	beq.n	8008fce <UART_SetConfig+0x1f8e>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc0:	2b0b      	cmp	r3, #11
 8008fc2:	d102      	bne.n	8008fca <UART_SetConfig+0x1f8a>
 8008fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fc8:	e016      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e014      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fce:	2380      	movs	r3, #128	; 0x80
 8008fd0:	e012      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fd2:	2340      	movs	r3, #64	; 0x40
 8008fd4:	e010      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fd6:	2320      	movs	r3, #32
 8008fd8:	e00e      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fda:	2310      	movs	r3, #16
 8008fdc:	e00c      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fde:	230c      	movs	r3, #12
 8008fe0:	e00a      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fe2:	230a      	movs	r3, #10
 8008fe4:	e008      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fe6:	2308      	movs	r3, #8
 8008fe8:	e006      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fea:	2306      	movs	r3, #6
 8008fec:	e004      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008fee:	2304      	movs	r3, #4
 8008ff0:	e002      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008ff2:	2302      	movs	r3, #2
 8008ff4:	e000      	b.n	8008ff8 <UART_SetConfig+0x1fb8>
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ffa:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	085b      	lsrs	r3, r3, #1
 8009004:	441a      	add	r2, r3
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	fbb2 f3f3 	udiv	r3, r2, r3
 800900e:	b29b      	uxth	r3, r3
 8009010:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009012:	e24f      	b.n	80094b4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009014:	f107 0318 	add.w	r3, r7, #24
 8009018:	4618      	mov	r0, r3
 800901a:	f7fd f9af 	bl	800637c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800901e:	69fa      	ldr	r2, [r7, #28]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009024:	2b00      	cmp	r3, #0
 8009026:	d044      	beq.n	80090b2 <UART_SetConfig+0x2072>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800902c:	2b01      	cmp	r3, #1
 800902e:	d03e      	beq.n	80090ae <UART_SetConfig+0x206e>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009034:	2b02      	cmp	r3, #2
 8009036:	d038      	beq.n	80090aa <UART_SetConfig+0x206a>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903c:	2b03      	cmp	r3, #3
 800903e:	d032      	beq.n	80090a6 <UART_SetConfig+0x2066>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009044:	2b04      	cmp	r3, #4
 8009046:	d02c      	beq.n	80090a2 <UART_SetConfig+0x2062>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904c:	2b05      	cmp	r3, #5
 800904e:	d026      	beq.n	800909e <UART_SetConfig+0x205e>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009054:	2b06      	cmp	r3, #6
 8009056:	d020      	beq.n	800909a <UART_SetConfig+0x205a>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905c:	2b07      	cmp	r3, #7
 800905e:	d01a      	beq.n	8009096 <UART_SetConfig+0x2056>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009064:	2b08      	cmp	r3, #8
 8009066:	d014      	beq.n	8009092 <UART_SetConfig+0x2052>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800906c:	2b09      	cmp	r3, #9
 800906e:	d00e      	beq.n	800908e <UART_SetConfig+0x204e>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009074:	2b0a      	cmp	r3, #10
 8009076:	d008      	beq.n	800908a <UART_SetConfig+0x204a>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907c:	2b0b      	cmp	r3, #11
 800907e:	d102      	bne.n	8009086 <UART_SetConfig+0x2046>
 8009080:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009084:	e016      	b.n	80090b4 <UART_SetConfig+0x2074>
 8009086:	2301      	movs	r3, #1
 8009088:	e014      	b.n	80090b4 <UART_SetConfig+0x2074>
 800908a:	2380      	movs	r3, #128	; 0x80
 800908c:	e012      	b.n	80090b4 <UART_SetConfig+0x2074>
 800908e:	2340      	movs	r3, #64	; 0x40
 8009090:	e010      	b.n	80090b4 <UART_SetConfig+0x2074>
 8009092:	2320      	movs	r3, #32
 8009094:	e00e      	b.n	80090b4 <UART_SetConfig+0x2074>
 8009096:	2310      	movs	r3, #16
 8009098:	e00c      	b.n	80090b4 <UART_SetConfig+0x2074>
 800909a:	230c      	movs	r3, #12
 800909c:	e00a      	b.n	80090b4 <UART_SetConfig+0x2074>
 800909e:	230a      	movs	r3, #10
 80090a0:	e008      	b.n	80090b4 <UART_SetConfig+0x2074>
 80090a2:	2308      	movs	r3, #8
 80090a4:	e006      	b.n	80090b4 <UART_SetConfig+0x2074>
 80090a6:	2306      	movs	r3, #6
 80090a8:	e004      	b.n	80090b4 <UART_SetConfig+0x2074>
 80090aa:	2304      	movs	r3, #4
 80090ac:	e002      	b.n	80090b4 <UART_SetConfig+0x2074>
 80090ae:	2302      	movs	r3, #2
 80090b0:	e000      	b.n	80090b4 <UART_SetConfig+0x2074>
 80090b2:	2301      	movs	r3, #1
 80090b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	085b      	lsrs	r3, r3, #1
 80090be:	441a      	add	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80090cc:	e1f2      	b.n	80094b4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090ce:	f107 030c 	add.w	r3, r7, #12
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fd fa9e 	bl	8006614 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090d8:	693a      	ldr	r2, [r7, #16]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d044      	beq.n	800916c <UART_SetConfig+0x212c>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d03e      	beq.n	8009168 <UART_SetConfig+0x2128>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d038      	beq.n	8009164 <UART_SetConfig+0x2124>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f6:	2b03      	cmp	r3, #3
 80090f8:	d032      	beq.n	8009160 <UART_SetConfig+0x2120>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fe:	2b04      	cmp	r3, #4
 8009100:	d02c      	beq.n	800915c <UART_SetConfig+0x211c>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009106:	2b05      	cmp	r3, #5
 8009108:	d026      	beq.n	8009158 <UART_SetConfig+0x2118>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800910e:	2b06      	cmp	r3, #6
 8009110:	d020      	beq.n	8009154 <UART_SetConfig+0x2114>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009116:	2b07      	cmp	r3, #7
 8009118:	d01a      	beq.n	8009150 <UART_SetConfig+0x2110>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800911e:	2b08      	cmp	r3, #8
 8009120:	d014      	beq.n	800914c <UART_SetConfig+0x210c>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009126:	2b09      	cmp	r3, #9
 8009128:	d00e      	beq.n	8009148 <UART_SetConfig+0x2108>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800912e:	2b0a      	cmp	r3, #10
 8009130:	d008      	beq.n	8009144 <UART_SetConfig+0x2104>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009136:	2b0b      	cmp	r3, #11
 8009138:	d102      	bne.n	8009140 <UART_SetConfig+0x2100>
 800913a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800913e:	e016      	b.n	800916e <UART_SetConfig+0x212e>
 8009140:	2301      	movs	r3, #1
 8009142:	e014      	b.n	800916e <UART_SetConfig+0x212e>
 8009144:	2380      	movs	r3, #128	; 0x80
 8009146:	e012      	b.n	800916e <UART_SetConfig+0x212e>
 8009148:	2340      	movs	r3, #64	; 0x40
 800914a:	e010      	b.n	800916e <UART_SetConfig+0x212e>
 800914c:	2320      	movs	r3, #32
 800914e:	e00e      	b.n	800916e <UART_SetConfig+0x212e>
 8009150:	2310      	movs	r3, #16
 8009152:	e00c      	b.n	800916e <UART_SetConfig+0x212e>
 8009154:	230c      	movs	r3, #12
 8009156:	e00a      	b.n	800916e <UART_SetConfig+0x212e>
 8009158:	230a      	movs	r3, #10
 800915a:	e008      	b.n	800916e <UART_SetConfig+0x212e>
 800915c:	2308      	movs	r3, #8
 800915e:	e006      	b.n	800916e <UART_SetConfig+0x212e>
 8009160:	2306      	movs	r3, #6
 8009162:	e004      	b.n	800916e <UART_SetConfig+0x212e>
 8009164:	2304      	movs	r3, #4
 8009166:	e002      	b.n	800916e <UART_SetConfig+0x212e>
 8009168:	2302      	movs	r3, #2
 800916a:	e000      	b.n	800916e <UART_SetConfig+0x212e>
 800916c:	2301      	movs	r3, #1
 800916e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	085b      	lsrs	r3, r3, #1
 8009178:	441a      	add	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009182:	b29b      	uxth	r3, r3
 8009184:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009186:	e195      	b.n	80094b4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009188:	4b87      	ldr	r3, [pc, #540]	; (80093a8 <UART_SetConfig+0x2368>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f003 0320 	and.w	r3, r3, #32
 8009190:	2b00      	cmp	r3, #0
 8009192:	d05d      	beq.n	8009250 <UART_SetConfig+0x2210>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009194:	4b84      	ldr	r3, [pc, #528]	; (80093a8 <UART_SetConfig+0x2368>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	08db      	lsrs	r3, r3, #3
 800919a:	f003 0303 	and.w	r3, r3, #3
 800919e:	4a83      	ldr	r2, [pc, #524]	; (80093ac <UART_SetConfig+0x236c>)
 80091a0:	40da      	lsrs	r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d044      	beq.n	8009234 <UART_SetConfig+0x21f4>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d03e      	beq.n	8009230 <UART_SetConfig+0x21f0>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b6:	2b02      	cmp	r3, #2
 80091b8:	d038      	beq.n	800922c <UART_SetConfig+0x21ec>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091be:	2b03      	cmp	r3, #3
 80091c0:	d032      	beq.n	8009228 <UART_SetConfig+0x21e8>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c6:	2b04      	cmp	r3, #4
 80091c8:	d02c      	beq.n	8009224 <UART_SetConfig+0x21e4>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ce:	2b05      	cmp	r3, #5
 80091d0:	d026      	beq.n	8009220 <UART_SetConfig+0x21e0>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d6:	2b06      	cmp	r3, #6
 80091d8:	d020      	beq.n	800921c <UART_SetConfig+0x21dc>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091de:	2b07      	cmp	r3, #7
 80091e0:	d01a      	beq.n	8009218 <UART_SetConfig+0x21d8>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e6:	2b08      	cmp	r3, #8
 80091e8:	d014      	beq.n	8009214 <UART_SetConfig+0x21d4>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ee:	2b09      	cmp	r3, #9
 80091f0:	d00e      	beq.n	8009210 <UART_SetConfig+0x21d0>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f6:	2b0a      	cmp	r3, #10
 80091f8:	d008      	beq.n	800920c <UART_SetConfig+0x21cc>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091fe:	2b0b      	cmp	r3, #11
 8009200:	d102      	bne.n	8009208 <UART_SetConfig+0x21c8>
 8009202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009206:	e016      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009208:	2301      	movs	r3, #1
 800920a:	e014      	b.n	8009236 <UART_SetConfig+0x21f6>
 800920c:	2380      	movs	r3, #128	; 0x80
 800920e:	e012      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009210:	2340      	movs	r3, #64	; 0x40
 8009212:	e010      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009214:	2320      	movs	r3, #32
 8009216:	e00e      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009218:	2310      	movs	r3, #16
 800921a:	e00c      	b.n	8009236 <UART_SetConfig+0x21f6>
 800921c:	230c      	movs	r3, #12
 800921e:	e00a      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009220:	230a      	movs	r3, #10
 8009222:	e008      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009224:	2308      	movs	r3, #8
 8009226:	e006      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009228:	2306      	movs	r3, #6
 800922a:	e004      	b.n	8009236 <UART_SetConfig+0x21f6>
 800922c:	2304      	movs	r3, #4
 800922e:	e002      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009230:	2302      	movs	r3, #2
 8009232:	e000      	b.n	8009236 <UART_SetConfig+0x21f6>
 8009234:	2301      	movs	r3, #1
 8009236:	fbb2 f2f3 	udiv	r2, r2, r3
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	085b      	lsrs	r3, r3, #1
 8009240:	441a      	add	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	fbb2 f3f3 	udiv	r3, r2, r3
 800924a:	b29b      	uxth	r3, r3
 800924c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 800924e:	e131      	b.n	80094b4 <UART_SetConfig+0x2474>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009254:	2b00      	cmp	r3, #0
 8009256:	d043      	beq.n	80092e0 <UART_SetConfig+0x22a0>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800925c:	2b01      	cmp	r3, #1
 800925e:	d03d      	beq.n	80092dc <UART_SetConfig+0x229c>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009264:	2b02      	cmp	r3, #2
 8009266:	d037      	beq.n	80092d8 <UART_SetConfig+0x2298>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800926c:	2b03      	cmp	r3, #3
 800926e:	d031      	beq.n	80092d4 <UART_SetConfig+0x2294>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009274:	2b04      	cmp	r3, #4
 8009276:	d02b      	beq.n	80092d0 <UART_SetConfig+0x2290>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800927c:	2b05      	cmp	r3, #5
 800927e:	d025      	beq.n	80092cc <UART_SetConfig+0x228c>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009284:	2b06      	cmp	r3, #6
 8009286:	d01f      	beq.n	80092c8 <UART_SetConfig+0x2288>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800928c:	2b07      	cmp	r3, #7
 800928e:	d019      	beq.n	80092c4 <UART_SetConfig+0x2284>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009294:	2b08      	cmp	r3, #8
 8009296:	d013      	beq.n	80092c0 <UART_SetConfig+0x2280>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800929c:	2b09      	cmp	r3, #9
 800929e:	d00d      	beq.n	80092bc <UART_SetConfig+0x227c>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092a4:	2b0a      	cmp	r3, #10
 80092a6:	d007      	beq.n	80092b8 <UART_SetConfig+0x2278>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ac:	2b0b      	cmp	r3, #11
 80092ae:	d101      	bne.n	80092b4 <UART_SetConfig+0x2274>
 80092b0:	4b3f      	ldr	r3, [pc, #252]	; (80093b0 <UART_SetConfig+0x2370>)
 80092b2:	e016      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092b4:	4b3d      	ldr	r3, [pc, #244]	; (80093ac <UART_SetConfig+0x236c>)
 80092b6:	e014      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092b8:	4b3e      	ldr	r3, [pc, #248]	; (80093b4 <UART_SetConfig+0x2374>)
 80092ba:	e012      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092bc:	4b3e      	ldr	r3, [pc, #248]	; (80093b8 <UART_SetConfig+0x2378>)
 80092be:	e010      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092c0:	4b3e      	ldr	r3, [pc, #248]	; (80093bc <UART_SetConfig+0x237c>)
 80092c2:	e00e      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092c4:	4b3e      	ldr	r3, [pc, #248]	; (80093c0 <UART_SetConfig+0x2380>)
 80092c6:	e00c      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092c8:	4b3e      	ldr	r3, [pc, #248]	; (80093c4 <UART_SetConfig+0x2384>)
 80092ca:	e00a      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092cc:	4b3e      	ldr	r3, [pc, #248]	; (80093c8 <UART_SetConfig+0x2388>)
 80092ce:	e008      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092d0:	4b3e      	ldr	r3, [pc, #248]	; (80093cc <UART_SetConfig+0x238c>)
 80092d2:	e006      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092d4:	4b3e      	ldr	r3, [pc, #248]	; (80093d0 <UART_SetConfig+0x2390>)
 80092d6:	e004      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092d8:	4b3e      	ldr	r3, [pc, #248]	; (80093d4 <UART_SetConfig+0x2394>)
 80092da:	e002      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092dc:	4b3e      	ldr	r3, [pc, #248]	; (80093d8 <UART_SetConfig+0x2398>)
 80092de:	e000      	b.n	80092e2 <UART_SetConfig+0x22a2>
 80092e0:	4b32      	ldr	r3, [pc, #200]	; (80093ac <UART_SetConfig+0x236c>)
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	6852      	ldr	r2, [r2, #4]
 80092e6:	0852      	lsrs	r2, r2, #1
 80092e8:	441a      	add	r2, r3
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80092f6:	e0dd      	b.n	80094b4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d046      	beq.n	800938e <UART_SetConfig+0x234e>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009304:	2b01      	cmp	r3, #1
 8009306:	d040      	beq.n	800938a <UART_SetConfig+0x234a>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800930c:	2b02      	cmp	r3, #2
 800930e:	d03a      	beq.n	8009386 <UART_SetConfig+0x2346>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009314:	2b03      	cmp	r3, #3
 8009316:	d034      	beq.n	8009382 <UART_SetConfig+0x2342>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800931c:	2b04      	cmp	r3, #4
 800931e:	d02e      	beq.n	800937e <UART_SetConfig+0x233e>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009324:	2b05      	cmp	r3, #5
 8009326:	d028      	beq.n	800937a <UART_SetConfig+0x233a>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932c:	2b06      	cmp	r3, #6
 800932e:	d022      	beq.n	8009376 <UART_SetConfig+0x2336>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009334:	2b07      	cmp	r3, #7
 8009336:	d01c      	beq.n	8009372 <UART_SetConfig+0x2332>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933c:	2b08      	cmp	r3, #8
 800933e:	d016      	beq.n	800936e <UART_SetConfig+0x232e>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009344:	2b09      	cmp	r3, #9
 8009346:	d00f      	beq.n	8009368 <UART_SetConfig+0x2328>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800934c:	2b0a      	cmp	r3, #10
 800934e:	d008      	beq.n	8009362 <UART_SetConfig+0x2322>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009354:	2b0b      	cmp	r3, #11
 8009356:	d102      	bne.n	800935e <UART_SetConfig+0x231e>
 8009358:	f643 5309 	movw	r3, #15625	; 0x3d09
 800935c:	e018      	b.n	8009390 <UART_SetConfig+0x2350>
 800935e:	4b18      	ldr	r3, [pc, #96]	; (80093c0 <UART_SetConfig+0x2380>)
 8009360:	e016      	b.n	8009390 <UART_SetConfig+0x2350>
 8009362:	f647 2312 	movw	r3, #31250	; 0x7a12
 8009366:	e013      	b.n	8009390 <UART_SetConfig+0x2350>
 8009368:	f24f 4324 	movw	r3, #62500	; 0xf424
 800936c:	e010      	b.n	8009390 <UART_SetConfig+0x2350>
 800936e:	4b1b      	ldr	r3, [pc, #108]	; (80093dc <UART_SetConfig+0x239c>)
 8009370:	e00e      	b.n	8009390 <UART_SetConfig+0x2350>
 8009372:	4b0f      	ldr	r3, [pc, #60]	; (80093b0 <UART_SetConfig+0x2370>)
 8009374:	e00c      	b.n	8009390 <UART_SetConfig+0x2350>
 8009376:	4b1a      	ldr	r3, [pc, #104]	; (80093e0 <UART_SetConfig+0x23a0>)
 8009378:	e00a      	b.n	8009390 <UART_SetConfig+0x2350>
 800937a:	4b1a      	ldr	r3, [pc, #104]	; (80093e4 <UART_SetConfig+0x23a4>)
 800937c:	e008      	b.n	8009390 <UART_SetConfig+0x2350>
 800937e:	4b0d      	ldr	r3, [pc, #52]	; (80093b4 <UART_SetConfig+0x2374>)
 8009380:	e006      	b.n	8009390 <UART_SetConfig+0x2350>
 8009382:	4b19      	ldr	r3, [pc, #100]	; (80093e8 <UART_SetConfig+0x23a8>)
 8009384:	e004      	b.n	8009390 <UART_SetConfig+0x2350>
 8009386:	4b0c      	ldr	r3, [pc, #48]	; (80093b8 <UART_SetConfig+0x2378>)
 8009388:	e002      	b.n	8009390 <UART_SetConfig+0x2350>
 800938a:	4b0c      	ldr	r3, [pc, #48]	; (80093bc <UART_SetConfig+0x237c>)
 800938c:	e000      	b.n	8009390 <UART_SetConfig+0x2350>
 800938e:	4b0c      	ldr	r3, [pc, #48]	; (80093c0 <UART_SetConfig+0x2380>)
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	6852      	ldr	r2, [r2, #4]
 8009394:	0852      	lsrs	r2, r2, #1
 8009396:	441a      	add	r2, r3
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	fbb2 f3f3 	udiv	r3, r2, r3
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80093a4:	e086      	b.n	80094b4 <UART_SetConfig+0x2474>
 80093a6:	bf00      	nop
 80093a8:	58024400 	.word	0x58024400
 80093ac:	03d09000 	.word	0x03d09000
 80093b0:	0003d090 	.word	0x0003d090
 80093b4:	0007a120 	.word	0x0007a120
 80093b8:	000f4240 	.word	0x000f4240
 80093bc:	001e8480 	.word	0x001e8480
 80093c0:	003d0900 	.word	0x003d0900
 80093c4:	00516155 	.word	0x00516155
 80093c8:	0061a800 	.word	0x0061a800
 80093cc:	007a1200 	.word	0x007a1200
 80093d0:	00a2c2aa 	.word	0x00a2c2aa
 80093d4:	00f42400 	.word	0x00f42400
 80093d8:	01e84800 	.word	0x01e84800
 80093dc:	0001e848 	.word	0x0001e848
 80093e0:	00051615 	.word	0x00051615
 80093e4:	00061a80 	.word	0x00061a80
 80093e8:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d04e      	beq.n	8009492 <UART_SetConfig+0x2452>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d047      	beq.n	800948c <UART_SetConfig+0x244c>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009400:	2b02      	cmp	r3, #2
 8009402:	d040      	beq.n	8009486 <UART_SetConfig+0x2446>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009408:	2b03      	cmp	r3, #3
 800940a:	d039      	beq.n	8009480 <UART_SetConfig+0x2440>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009410:	2b04      	cmp	r3, #4
 8009412:	d032      	beq.n	800947a <UART_SetConfig+0x243a>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009418:	2b05      	cmp	r3, #5
 800941a:	d02b      	beq.n	8009474 <UART_SetConfig+0x2434>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009420:	2b06      	cmp	r3, #6
 8009422:	d024      	beq.n	800946e <UART_SetConfig+0x242e>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009428:	2b07      	cmp	r3, #7
 800942a:	d01d      	beq.n	8009468 <UART_SetConfig+0x2428>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009430:	2b08      	cmp	r3, #8
 8009432:	d016      	beq.n	8009462 <UART_SetConfig+0x2422>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009438:	2b09      	cmp	r3, #9
 800943a:	d00f      	beq.n	800945c <UART_SetConfig+0x241c>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009440:	2b0a      	cmp	r3, #10
 8009442:	d008      	beq.n	8009456 <UART_SetConfig+0x2416>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009448:	2b0b      	cmp	r3, #11
 800944a:	d101      	bne.n	8009450 <UART_SetConfig+0x2410>
 800944c:	2380      	movs	r3, #128	; 0x80
 800944e:	e022      	b.n	8009496 <UART_SetConfig+0x2456>
 8009450:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009454:	e01f      	b.n	8009496 <UART_SetConfig+0x2456>
 8009456:	f44f 7380 	mov.w	r3, #256	; 0x100
 800945a:	e01c      	b.n	8009496 <UART_SetConfig+0x2456>
 800945c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009460:	e019      	b.n	8009496 <UART_SetConfig+0x2456>
 8009462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009466:	e016      	b.n	8009496 <UART_SetConfig+0x2456>
 8009468:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800946c:	e013      	b.n	8009496 <UART_SetConfig+0x2456>
 800946e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8009472:	e010      	b.n	8009496 <UART_SetConfig+0x2456>
 8009474:	f640 43cc 	movw	r3, #3276	; 0xccc
 8009478:	e00d      	b.n	8009496 <UART_SetConfig+0x2456>
 800947a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800947e:	e00a      	b.n	8009496 <UART_SetConfig+0x2456>
 8009480:	f241 5355 	movw	r3, #5461	; 0x1555
 8009484:	e007      	b.n	8009496 <UART_SetConfig+0x2456>
 8009486:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800948a:	e004      	b.n	8009496 <UART_SetConfig+0x2456>
 800948c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009490:	e001      	b.n	8009496 <UART_SetConfig+0x2456>
 8009492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	6852      	ldr	r2, [r2, #4]
 800949a:	0852      	lsrs	r2, r2, #1
 800949c:	441a      	add	r2, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80094aa:	e003      	b.n	80094b4 <UART_SetConfig+0x2474>
      default:
        ret = HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 80094b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094b6:	2b0f      	cmp	r3, #15
 80094b8:	d908      	bls.n	80094cc <UART_SetConfig+0x248c>
 80094ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094c0:	d204      	bcs.n	80094cc <UART_SetConfig+0x248c>
    {
      huart->Instance->BRR = usartdiv;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80094c8:	60da      	str	r2, [r3, #12]
 80094ca:	e002      	b.n	80094d2 <UART_SetConfig+0x2492>
    }
    else
    {
      ret = HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2201      	movs	r2, #1
 80094d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2201      	movs	r2, #1
 80094de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2200      	movs	r2, #0
 80094ec:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80094ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3740      	adds	r7, #64	; 0x40
 80094f6:	46bd      	mov	sp, r7
 80094f8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

080094fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b082      	sub	sp, #8
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009508:	2bff      	cmp	r3, #255	; 0xff
 800950a:	d904      	bls.n	8009516 <UART_AdvFeatureConfig+0x1a>
 800950c:	f640 4149 	movw	r1, #3145	; 0xc49
 8009510:	4899      	ldr	r0, [pc, #612]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 8009512:	f006 faae 	bl	800fa72 <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800951a:	f003 0301 	and.w	r3, r3, #1
 800951e:	2b00      	cmp	r3, #0
 8009520:	d018      	beq.n	8009554 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009526:	2b00      	cmp	r3, #0
 8009528:	d009      	beq.n	800953e <UART_AdvFeatureConfig+0x42>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009532:	d004      	beq.n	800953e <UART_AdvFeatureConfig+0x42>
 8009534:	f640 414e 	movw	r1, #3150	; 0xc4e
 8009538:	488f      	ldr	r0, [pc, #572]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 800953a:	f006 fa9a 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	430a      	orrs	r2, r1
 8009552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009558:	f003 0302 	and.w	r3, r3, #2
 800955c:	2b00      	cmp	r3, #0
 800955e:	d018      	beq.n	8009592 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009564:	2b00      	cmp	r3, #0
 8009566:	d009      	beq.n	800957c <UART_AdvFeatureConfig+0x80>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800956c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009570:	d004      	beq.n	800957c <UART_AdvFeatureConfig+0x80>
 8009572:	f640 4155 	movw	r1, #3157	; 0xc55
 8009576:	4880      	ldr	r0, [pc, #512]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 8009578:	f006 fa7b 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	430a      	orrs	r2, r1
 8009590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009596:	f003 0304 	and.w	r3, r3, #4
 800959a:	2b00      	cmp	r3, #0
 800959c:	d018      	beq.n	80095d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d009      	beq.n	80095ba <UART_AdvFeatureConfig+0xbe>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80095ae:	d004      	beq.n	80095ba <UART_AdvFeatureConfig+0xbe>
 80095b0:	f640 415c 	movw	r1, #3164	; 0xc5c
 80095b4:	4870      	ldr	r0, [pc, #448]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 80095b6:	f006 fa5c 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	430a      	orrs	r2, r1
 80095ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095d4:	f003 0308 	and.w	r3, r3, #8
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d018      	beq.n	800960e <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d009      	beq.n	80095f8 <UART_AdvFeatureConfig+0xfc>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095ec:	d004      	beq.n	80095f8 <UART_AdvFeatureConfig+0xfc>
 80095ee:	f640 4163 	movw	r1, #3171	; 0xc63
 80095f2:	4861      	ldr	r0, [pc, #388]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 80095f4:	f006 fa3d 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	430a      	orrs	r2, r1
 800960c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009612:	f003 0310 	and.w	r3, r3, #16
 8009616:	2b00      	cmp	r3, #0
 8009618:	d018      	beq.n	800964c <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800961e:	2b00      	cmp	r3, #0
 8009620:	d009      	beq.n	8009636 <UART_AdvFeatureConfig+0x13a>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800962a:	d004      	beq.n	8009636 <UART_AdvFeatureConfig+0x13a>
 800962c:	f640 416a 	movw	r1, #3178	; 0xc6a
 8009630:	4851      	ldr	r0, [pc, #324]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 8009632:	f006 fa1e 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	430a      	orrs	r2, r1
 800964a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009650:	f003 0320 	and.w	r3, r3, #32
 8009654:	2b00      	cmp	r3, #0
 8009656:	d018      	beq.n	800968a <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800965c:	2b00      	cmp	r3, #0
 800965e:	d009      	beq.n	8009674 <UART_AdvFeatureConfig+0x178>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009664:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009668:	d004      	beq.n	8009674 <UART_AdvFeatureConfig+0x178>
 800966a:	f640 4171 	movw	r1, #3185	; 0xc71
 800966e:	4842      	ldr	r0, [pc, #264]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 8009670:	f006 f9ff 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	430a      	orrs	r2, r1
 8009688:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800968e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009692:	2b00      	cmp	r3, #0
 8009694:	f000 8082 	beq.w	800979c <UART_AdvFeatureConfig+0x2a0>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a37      	ldr	r2, [pc, #220]	; (800977c <UART_AdvFeatureConfig+0x280>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d027      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a36      	ldr	r2, [pc, #216]	; (8009780 <UART_AdvFeatureConfig+0x284>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d022      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a34      	ldr	r2, [pc, #208]	; (8009784 <UART_AdvFeatureConfig+0x288>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d01d      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a33      	ldr	r2, [pc, #204]	; (8009788 <UART_AdvFeatureConfig+0x28c>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d018      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a31      	ldr	r2, [pc, #196]	; (800978c <UART_AdvFeatureConfig+0x290>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d013      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a30      	ldr	r2, [pc, #192]	; (8009790 <UART_AdvFeatureConfig+0x294>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d00e      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a2e      	ldr	r2, [pc, #184]	; (8009794 <UART_AdvFeatureConfig+0x298>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d009      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a2d      	ldr	r2, [pc, #180]	; (8009798 <UART_AdvFeatureConfig+0x29c>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d004      	beq.n	80096f2 <UART_AdvFeatureConfig+0x1f6>
 80096e8:	f640 4178 	movw	r1, #3192	; 0xc78
 80096ec:	4822      	ldr	r0, [pc, #136]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 80096ee:	f006 f9c0 	bl	800fa72 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d009      	beq.n	800970e <UART_AdvFeatureConfig+0x212>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009702:	d004      	beq.n	800970e <UART_AdvFeatureConfig+0x212>
 8009704:	f640 4179 	movw	r1, #3193	; 0xc79
 8009708:	481b      	ldr	r0, [pc, #108]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 800970a:	f006 f9b2 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	430a      	orrs	r2, r1
 8009722:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009728:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800972c:	d136      	bne.n	800979c <UART_AdvFeatureConfig+0x2a0>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009732:	2b00      	cmp	r3, #0
 8009734:	d013      	beq.n	800975e <UART_AdvFeatureConfig+0x262>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800973a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800973e:	d00e      	beq.n	800975e <UART_AdvFeatureConfig+0x262>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009744:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009748:	d009      	beq.n	800975e <UART_AdvFeatureConfig+0x262>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800974e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009752:	d004      	beq.n	800975e <UART_AdvFeatureConfig+0x262>
 8009754:	f640 417e 	movw	r1, #3198	; 0xc7e
 8009758:	4807      	ldr	r0, [pc, #28]	; (8009778 <UART_AdvFeatureConfig+0x27c>)
 800975a:	f006 f98a 	bl	800fa72 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	430a      	orrs	r2, r1
 8009772:	605a      	str	r2, [r3, #4]
 8009774:	e012      	b.n	800979c <UART_AdvFeatureConfig+0x2a0>
 8009776:	bf00      	nop
 8009778:	080117b4 	.word	0x080117b4
 800977c:	40011000 	.word	0x40011000
 8009780:	40004400 	.word	0x40004400
 8009784:	40004800 	.word	0x40004800
 8009788:	40004c00 	.word	0x40004c00
 800978c:	40005000 	.word	0x40005000
 8009790:	40011400 	.word	0x40011400
 8009794:	40007800 	.word	0x40007800
 8009798:	40007c00 	.word	0x40007c00
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d018      	beq.n	80097da <UART_AdvFeatureConfig+0x2de>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d009      	beq.n	80097c4 <UART_AdvFeatureConfig+0x2c8>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097b4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80097b8:	d004      	beq.n	80097c4 <UART_AdvFeatureConfig+0x2c8>
 80097ba:	f640 4186 	movw	r1, #3206	; 0xc86
 80097be:	4809      	ldr	r0, [pc, #36]	; (80097e4 <UART_AdvFeatureConfig+0x2e8>)
 80097c0:	f006 f957 	bl	800fa72 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	430a      	orrs	r2, r1
 80097d8:	605a      	str	r2, [r3, #4]
  }
}
 80097da:	bf00      	nop
 80097dc:	3708      	adds	r7, #8
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
 80097e2:	bf00      	nop
 80097e4:	080117b4 	.word	0x080117b4

080097e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b086      	sub	sp, #24
 80097ec:	af02      	add	r7, sp, #8
 80097ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80097f8:	f7f7 f92c 	bl	8000a54 <HAL_GetTick>
 80097fc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0308 	and.w	r3, r3, #8
 8009808:	2b08      	cmp	r3, #8
 800980a:	d10e      	bne.n	800982a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800980c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 f82c 	bl	8009878 <UART_WaitOnFlagUntilTimeout>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d001      	beq.n	800982a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009826:	2303      	movs	r3, #3
 8009828:	e022      	b.n	8009870 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 0304 	and.w	r3, r3, #4
 8009834:	2b04      	cmp	r3, #4
 8009836:	d10e      	bne.n	8009856 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009838:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800983c:	9300      	str	r3, [sp, #0]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2200      	movs	r2, #0
 8009842:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 f816 	bl	8009878 <UART_WaitOnFlagUntilTimeout>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d001      	beq.n	8009856 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e00c      	b.n	8009870 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2220      	movs	r2, #32
 800985a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2220      	movs	r2, #32
 8009862:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	4613      	mov	r3, r2
 8009886:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009888:	e062      	b.n	8009950 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009890:	d05e      	beq.n	8009950 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009892:	f7f7 f8df 	bl	8000a54 <HAL_GetTick>
 8009896:	4602      	mov	r2, r0
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	1ad3      	subs	r3, r2, r3
 800989c:	69ba      	ldr	r2, [r7, #24]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d302      	bcc.n	80098a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d11d      	bne.n	80098e4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80098b6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	689a      	ldr	r2, [r3, #8]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f022 0201 	bic.w	r2, r2, #1
 80098c6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	2220      	movs	r2, #32
 80098cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2220      	movs	r2, #32
 80098d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80098e0:	2303      	movs	r3, #3
 80098e2:	e045      	b.n	8009970 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f003 0304 	and.w	r3, r3, #4
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d02e      	beq.n	8009950 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	69db      	ldr	r3, [r3, #28]
 80098f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009900:	d126      	bne.n	8009950 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800990a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800991a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689a      	ldr	r2, [r3, #8]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f022 0201 	bic.w	r2, r2, #1
 800992a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2220      	movs	r2, #32
 8009930:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2220      	movs	r2, #32
 8009938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2220      	movs	r2, #32
 8009940:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2200      	movs	r2, #0
 8009948:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e00f      	b.n	8009970 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	69da      	ldr	r2, [r3, #28]
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	4013      	ands	r3, r2
 800995a:	68ba      	ldr	r2, [r7, #8]
 800995c:	429a      	cmp	r2, r3
 800995e:	bf0c      	ite	eq
 8009960:	2301      	moveq	r3, #1
 8009962:	2300      	movne	r3, #0
 8009964:	b2db      	uxtb	r3, r3
 8009966:	461a      	mov	r2, r3
 8009968:	79fb      	ldrb	r3, [r7, #7]
 800996a:	429a      	cmp	r2, r3
 800996c:	d08d      	beq.n	800988a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4a2e      	ldr	r2, [pc, #184]	; (8009a40 <HAL_UARTEx_DisableFifoMode+0xc8>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d027      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a2d      	ldr	r2, [pc, #180]	; (8009a44 <HAL_UARTEx_DisableFifoMode+0xcc>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d022      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a2b      	ldr	r2, [pc, #172]	; (8009a48 <HAL_UARTEx_DisableFifoMode+0xd0>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d01d      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a2a      	ldr	r2, [pc, #168]	; (8009a4c <HAL_UARTEx_DisableFifoMode+0xd4>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d018      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a28      	ldr	r2, [pc, #160]	; (8009a50 <HAL_UARTEx_DisableFifoMode+0xd8>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d013      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a27      	ldr	r2, [pc, #156]	; (8009a54 <HAL_UARTEx_DisableFifoMode+0xdc>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00e      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a25      	ldr	r2, [pc, #148]	; (8009a58 <HAL_UARTEx_DisableFifoMode+0xe0>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d009      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a24      	ldr	r2, [pc, #144]	; (8009a5c <HAL_UARTEx_DisableFifoMode+0xe4>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d004      	beq.n	80099da <HAL_UARTEx_DisableFifoMode+0x62>
 80099d0:	f240 2111 	movw	r1, #529	; 0x211
 80099d4:	4822      	ldr	r0, [pc, #136]	; (8009a60 <HAL_UARTEx_DisableFifoMode+0xe8>)
 80099d6:	f006 f84c 	bl	800fa72 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d101      	bne.n	80099e8 <HAL_UARTEx_DisableFifoMode+0x70>
 80099e4:	2302      	movs	r3, #2
 80099e6:	e027      	b.n	8009a38 <HAL_UARTEx_DisableFifoMode+0xc0>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2224      	movs	r2, #36	; 0x24
 80099f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f022 0201 	bic.w	r2, r2, #1
 8009a0e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009a16:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2220      	movs	r2, #32
 8009a2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	40011000 	.word	0x40011000
 8009a44:	40004400 	.word	0x40004400
 8009a48:	40004800 	.word	0x40004800
 8009a4c:	40004c00 	.word	0x40004c00
 8009a50:	40005000 	.word	0x40005000
 8009a54:	40011400 	.word	0x40011400
 8009a58:	40007800 	.word	0x40007800
 8009a5c:	40007c00 	.word	0x40007c00
 8009a60:	080117f0 	.word	0x080117f0

08009a64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b084      	sub	sp, #16
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a40      	ldr	r2, [pc, #256]	; (8009b74 <HAL_UARTEx_SetTxFifoThreshold+0x110>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d027      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a3e      	ldr	r2, [pc, #248]	; (8009b78 <HAL_UARTEx_SetTxFifoThreshold+0x114>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d022      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a3d      	ldr	r2, [pc, #244]	; (8009b7c <HAL_UARTEx_SetTxFifoThreshold+0x118>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d01d      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a3b      	ldr	r2, [pc, #236]	; (8009b80 <HAL_UARTEx_SetTxFifoThreshold+0x11c>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d018      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a3a      	ldr	r2, [pc, #232]	; (8009b84 <HAL_UARTEx_SetTxFifoThreshold+0x120>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d013      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a38      	ldr	r2, [pc, #224]	; (8009b88 <HAL_UARTEx_SetTxFifoThreshold+0x124>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d00e      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a37      	ldr	r2, [pc, #220]	; (8009b8c <HAL_UARTEx_SetTxFifoThreshold+0x128>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d009      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a35      	ldr	r2, [pc, #212]	; (8009b90 <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d004      	beq.n	8009ac8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8009abe:	f240 213f 	movw	r1, #575	; 0x23f
 8009ac2:	4834      	ldr	r0, [pc, #208]	; (8009b94 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 8009ac4:	f005 ffd5 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d018      	beq.n	8009b00 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ad4:	d014      	beq.n	8009b00 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009adc:	d010      	beq.n	8009b00 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8009ae4:	d00c      	beq.n	8009b00 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009aec:	d008      	beq.n	8009b00 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
 8009af4:	d004      	beq.n	8009b00 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8009af6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009afa:	4826      	ldr	r0, [pc, #152]	; (8009b94 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 8009afc:	f005 ffb9 	bl	800fa72 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d101      	bne.n	8009b0e <HAL_UARTEx_SetTxFifoThreshold+0xaa>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	e02d      	b.n	8009b6a <HAL_UARTEx_SetTxFifoThreshold+0x106>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2201      	movs	r2, #1
 8009b12:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2224      	movs	r2, #36	; 0x24
 8009b1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f022 0201 	bic.w	r2, r2, #1
 8009b34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	683a      	ldr	r2, [r7, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 f8be 	bl	8009ccc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009b68:	2300      	movs	r3, #0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	40011000 	.word	0x40011000
 8009b78:	40004400 	.word	0x40004400
 8009b7c:	40004800 	.word	0x40004800
 8009b80:	40004c00 	.word	0x40004c00
 8009b84:	40005000 	.word	0x40005000
 8009b88:	40011400 	.word	0x40011400
 8009b8c:	40007800 	.word	0x40007800
 8009b90:	40007c00 	.word	0x40007c00
 8009b94:	080117f0 	.word	0x080117f0

08009b98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b084      	sub	sp, #16
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a40      	ldr	r2, [pc, #256]	; (8009ca8 <HAL_UARTEx_SetRxFifoThreshold+0x110>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d027      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a3e      	ldr	r2, [pc, #248]	; (8009cac <HAL_UARTEx_SetRxFifoThreshold+0x114>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d022      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a3d      	ldr	r2, [pc, #244]	; (8009cb0 <HAL_UARTEx_SetRxFifoThreshold+0x118>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d01d      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a3b      	ldr	r2, [pc, #236]	; (8009cb4 <HAL_UARTEx_SetRxFifoThreshold+0x11c>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d018      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a3a      	ldr	r2, [pc, #232]	; (8009cb8 <HAL_UARTEx_SetRxFifoThreshold+0x120>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d013      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a38      	ldr	r2, [pc, #224]	; (8009cbc <HAL_UARTEx_SetRxFifoThreshold+0x124>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d00e      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a37      	ldr	r2, [pc, #220]	; (8009cc0 <HAL_UARTEx_SetRxFifoThreshold+0x128>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d009      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a35      	ldr	r2, [pc, #212]	; (8009cc4 <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d004      	beq.n	8009bfc <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8009bf2:	f44f 711c 	mov.w	r1, #624	; 0x270
 8009bf6:	4834      	ldr	r0, [pc, #208]	; (8009cc8 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8009bf8:	f005 ff3b 	bl	800fa72 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d018      	beq.n	8009c34 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c08:	d014      	beq.n	8009c34 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009c10:	d010      	beq.n	8009c34 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8009c18:	d00c      	beq.n	8009c34 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c20:	d008      	beq.n	8009c34 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8009c28:	d004      	beq.n	8009c34 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8009c2a:	f240 2171 	movw	r1, #625	; 0x271
 8009c2e:	4826      	ldr	r0, [pc, #152]	; (8009cc8 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8009c30:	f005 ff1f 	bl	800fa72 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d101      	bne.n	8009c42 <HAL_UARTEx_SetRxFifoThreshold+0xaa>
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e02d      	b.n	8009c9e <HAL_UARTEx_SetRxFifoThreshold+0x106>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2224      	movs	r2, #36	; 0x24
 8009c4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	681a      	ldr	r2, [r3, #0]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f022 0201 	bic.w	r2, r2, #1
 8009c68:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	683a      	ldr	r2, [r7, #0]
 8009c7a:	430a      	orrs	r2, r1
 8009c7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f824 	bl	8009ccc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2220      	movs	r2, #32
 8009c90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	40011000 	.word	0x40011000
 8009cac:	40004400 	.word	0x40004400
 8009cb0:	40004800 	.word	0x40004800
 8009cb4:	40004c00 	.word	0x40004c00
 8009cb8:	40005000 	.word	0x40005000
 8009cbc:	40011400 	.word	0x40011400
 8009cc0:	40007800 	.word	0x40007800
 8009cc4:	40007c00 	.word	0x40007c00
 8009cc8:	080117f0 	.word	0x080117f0

08009ccc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b089      	sub	sp, #36	; 0x24
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009cd4:	4a2f      	ldr	r2, [pc, #188]	; (8009d94 <UARTEx_SetNbDataToProcess+0xc8>)
 8009cd6:	f107 0314 	add.w	r3, r7, #20
 8009cda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009cde:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009ce2:	4a2d      	ldr	r2, [pc, #180]	; (8009d98 <UARTEx_SetNbDataToProcess+0xcc>)
 8009ce4:	f107 030c 	add.w	r3, r7, #12
 8009ce8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009cec:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d108      	bne.n	8009d0a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d08:	e03d      	b.n	8009d86 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d0a:	2308      	movs	r3, #8
 8009d0c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d0e:	2308      	movs	r3, #8
 8009d10:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	689b      	ldr	r3, [r3, #8]
 8009d18:	0e5b      	lsrs	r3, r3, #25
 8009d1a:	b2db      	uxtb	r3, r3
 8009d1c:	f003 0307 	and.w	r3, r3, #7
 8009d20:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	689b      	ldr	r3, [r3, #8]
 8009d28:	0f5b      	lsrs	r3, r3, #29
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	f003 0307 	and.w	r3, r3, #7
 8009d30:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009d32:	7fbb      	ldrb	r3, [r7, #30]
 8009d34:	7f3a      	ldrb	r2, [r7, #28]
 8009d36:	f107 0120 	add.w	r1, r7, #32
 8009d3a:	440a      	add	r2, r1
 8009d3c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009d40:	fb02 f303 	mul.w	r3, r2, r3
 8009d44:	7f3a      	ldrb	r2, [r7, #28]
 8009d46:	f107 0120 	add.w	r1, r7, #32
 8009d4a:	440a      	add	r2, r1
 8009d4c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009d50:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d54:	b29a      	uxth	r2, r3
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009d5c:	7ffb      	ldrb	r3, [r7, #31]
 8009d5e:	7f7a      	ldrb	r2, [r7, #29]
 8009d60:	f107 0120 	add.w	r1, r7, #32
 8009d64:	440a      	add	r2, r1
 8009d66:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009d6a:	fb02 f303 	mul.w	r3, r2, r3
 8009d6e:	7f7a      	ldrb	r2, [r7, #29]
 8009d70:	f107 0120 	add.w	r1, r7, #32
 8009d74:	440a      	add	r2, r1
 8009d76:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009d7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d7e:	b29a      	uxth	r2, r3
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009d86:	bf00      	nop
 8009d88:	3724      	adds	r7, #36	; 0x24
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	0801182c 	.word	0x0801182c
 8009d98:	08011834 	.word	0x08011834

08009d9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d9c:	b084      	sub	sp, #16
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b084      	sub	sp, #16
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
 8009da6:	f107 001c 	add.w	r0, r7, #28
 8009daa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d120      	bne.n	8009df6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009db8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	68da      	ldr	r2, [r3, #12]
 8009dc4:	4b25      	ldr	r3, [pc, #148]	; (8009e5c <USB_CoreInit+0xc0>)
 8009dc6:	4013      	ands	r3, r2
 8009dc8:	687a      	ldr	r2, [r7, #4]
 8009dca:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dda:	2b01      	cmp	r3, #1
 8009ddc:	d105      	bne.n	8009dea <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	68db      	ldr	r3, [r3, #12]
 8009de2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fa5a 	bl	800a2a4 <USB_CoreReset>
 8009df0:	4603      	mov	r3, r0
 8009df2:	73fb      	strb	r3, [r7, #15]
 8009df4:	e01a      	b.n	8009e2c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	68db      	ldr	r3, [r3, #12]
 8009dfa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 fa4e 	bl	800a2a4 <USB_CoreReset>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009e0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d106      	bne.n	8009e20 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e16:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	639a      	str	r2, [r3, #56]	; 0x38
 8009e1e:	e005      	b.n	8009e2c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e24:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d10b      	bne.n	8009e4a <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	689b      	ldr	r3, [r3, #8]
 8009e36:	f043 0208 	orr.w	r2, r3, #8
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	f043 0220 	orr.w	r2, r3, #32
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3710      	adds	r7, #16
 8009e50:	46bd      	mov	sp, r7
 8009e52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e56:	b004      	add	sp, #16
 8009e58:	4770      	bx	lr
 8009e5a:	bf00      	nop
 8009e5c:	ffbdffbf 	.word	0xffbdffbf

08009e60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	f023 0201 	bic.w	r2, r3, #1
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e74:	2300      	movs	r3, #0
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	370c      	adds	r7, #12
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr

08009e82 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009e82:	b580      	push	{r7, lr}
 8009e84:	b082      	sub	sp, #8
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	68db      	ldr	r3, [r3, #12]
 8009e92:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e9a:	78fb      	ldrb	r3, [r7, #3]
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d106      	bne.n	8009eae <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	60da      	str	r2, [r3, #12]
 8009eac:	e00b      	b.n	8009ec6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009eae:	78fb      	ldrb	r3, [r7, #3]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d106      	bne.n	8009ec2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	60da      	str	r2, [r3, #12]
 8009ec0:	e001      	b.n	8009ec6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e003      	b.n	8009ece <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009ec6:	2032      	movs	r0, #50	; 0x32
 8009ec8:	f7f6 fdd0 	bl	8000a6c <HAL_Delay>

  return HAL_OK;
 8009ecc:	2300      	movs	r3, #0
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3708      	adds	r7, #8
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
	...

08009ed8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ed8:	b084      	sub	sp, #16
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b086      	sub	sp, #24
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
 8009ee2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009eea:	2300      	movs	r3, #0
 8009eec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	613b      	str	r3, [r7, #16]
 8009ef6:	e009      	b.n	8009f0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	3340      	adds	r3, #64	; 0x40
 8009efe:	009b      	lsls	r3, r3, #2
 8009f00:	4413      	add	r3, r2
 8009f02:	2200      	movs	r2, #0
 8009f04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	613b      	str	r3, [r7, #16]
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	2b0e      	cmp	r3, #14
 8009f10:	d9f2      	bls.n	8009ef8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009f12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d112      	bne.n	8009f3e <USB_DevInit+0x66>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f1c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	601a      	str	r2, [r3, #0]
 8009f3c:	e005      	b.n	8009f4a <USB_DevInit+0x72>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f42:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009f50:	461a      	mov	r2, r3
 8009f52:	2300      	movs	r3, #0
 8009f54:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f64:	461a      	mov	r2, r3
 8009f66:	680b      	ldr	r3, [r1, #0]
 8009f68:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d10c      	bne.n	8009f8a <USB_DevInit+0xb2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d104      	bne.n	8009f80 <USB_DevInit+0xa8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009f76:	2100      	movs	r1, #0
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 f961 	bl	800a240 <USB_SetDevSpeed>
 8009f7e:	e008      	b.n	8009f92 <USB_DevInit+0xba>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009f80:	2101      	movs	r1, #1
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f95c 	bl	800a240 <USB_SetDevSpeed>
 8009f88:	e003      	b.n	8009f92 <USB_DevInit+0xba>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009f8a:	2103      	movs	r1, #3
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f957 	bl	800a240 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009f92:	2110      	movs	r1, #16
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f000 f90b 	bl	800a1b0 <USB_FlushTxFifo>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d001      	beq.n	8009fa4 <USB_DevInit+0xcc>
  {
    ret = HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 f929 	bl	800a1fc <USB_FlushRxFifo>
 8009faa:	4603      	mov	r3, r0
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d001      	beq.n	8009fb4 <USB_DevInit+0xdc>
  {
    ret = HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fba:	461a      	mov	r2, r3
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	2300      	movs	r3, #0
 8009fca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009fd8:	2300      	movs	r3, #0
 8009fda:	613b      	str	r3, [r7, #16]
 8009fdc:	e043      	b.n	800a066 <USB_DevInit+0x18e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	015a      	lsls	r2, r3, #5
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ff0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ff4:	d118      	bne.n	800a028 <USB_DevInit+0x150>
    {
      if (i == 0U)
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d10a      	bne.n	800a012 <USB_DevInit+0x13a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	015a      	lsls	r2, r3, #5
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	4413      	add	r3, r2
 800a004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a008:	461a      	mov	r2, r3
 800a00a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a00e:	6013      	str	r3, [r2, #0]
 800a010:	e013      	b.n	800a03a <USB_DevInit+0x162>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	015a      	lsls	r2, r3, #5
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	4413      	add	r3, r2
 800a01a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a01e:	461a      	mov	r2, r3
 800a020:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a024:	6013      	str	r3, [r2, #0]
 800a026:	e008      	b.n	800a03a <USB_DevInit+0x162>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	015a      	lsls	r2, r3, #5
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	4413      	add	r3, r2
 800a030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a034:	461a      	mov	r2, r3
 800a036:	2300      	movs	r3, #0
 800a038:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	015a      	lsls	r2, r3, #5
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	4413      	add	r3, r2
 800a042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a046:	461a      	mov	r2, r3
 800a048:	2300      	movs	r3, #0
 800a04a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	015a      	lsls	r2, r3, #5
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	4413      	add	r3, r2
 800a054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a058:	461a      	mov	r2, r3
 800a05a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a05e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	3301      	adds	r3, #1
 800a064:	613b      	str	r3, [r7, #16]
 800a066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a068:	693a      	ldr	r2, [r7, #16]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d3b7      	bcc.n	8009fde <USB_DevInit+0x106>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a06e:	2300      	movs	r3, #0
 800a070:	613b      	str	r3, [r7, #16]
 800a072:	e043      	b.n	800a0fc <USB_DevInit+0x224>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	015a      	lsls	r2, r3, #5
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	4413      	add	r3, r2
 800a07c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a086:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a08a:	d118      	bne.n	800a0be <USB_DevInit+0x1e6>
    {
      if (i == 0U)
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d10a      	bne.n	800a0a8 <USB_DevInit+0x1d0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	015a      	lsls	r2, r3, #5
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	4413      	add	r3, r2
 800a09a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a09e:	461a      	mov	r2, r3
 800a0a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a0a4:	6013      	str	r3, [r2, #0]
 800a0a6:	e013      	b.n	800a0d0 <USB_DevInit+0x1f8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	015a      	lsls	r2, r3, #5
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a0ba:	6013      	str	r3, [r2, #0]
 800a0bc:	e008      	b.n	800a0d0 <USB_DevInit+0x1f8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	015a      	lsls	r2, r3, #5
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	4413      	add	r3, r2
 800a0c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0dc:	461a      	mov	r2, r3
 800a0de:	2300      	movs	r3, #0
 800a0e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	015a      	lsls	r2, r3, #5
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a0f4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	613b      	str	r3, [r7, #16]
 800a0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0fe:	693a      	ldr	r2, [r7, #16]
 800a100:	429a      	cmp	r2, r3
 800a102:	d3b7      	bcc.n	800a074 <USB_DevInit+0x19c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a10a:	691b      	ldr	r3, [r3, #16]
 800a10c:	68fa      	ldr	r2, [r7, #12]
 800a10e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a112:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a116:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800a118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d110      	bne.n	800a140 <USB_DevInit+0x268>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a124:	461a      	mov	r2, r3
 800a126:	4b1e      	ldr	r3, [pc, #120]	; (800a1a0 <USB_DevInit+0x2c8>)
 800a128:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a130:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a138:	4619      	mov	r1, r3
 800a13a:	4b1a      	ldr	r3, [pc, #104]	; (800a1a4 <USB_DevInit+0x2cc>)
 800a13c:	4313      	orrs	r3, r2
 800a13e:	630b      	str	r3, [r1, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a14c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a150:	2b00      	cmp	r3, #0
 800a152:	d105      	bne.n	800a160 <USB_DevInit+0x288>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	699b      	ldr	r3, [r3, #24]
 800a158:	f043 0210 	orr.w	r2, r3, #16
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	699a      	ldr	r2, [r3, #24]
 800a164:	4b10      	ldr	r3, [pc, #64]	; (800a1a8 <USB_DevInit+0x2d0>)
 800a166:	4313      	orrs	r3, r2
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a16c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d005      	beq.n	800a17e <USB_DevInit+0x2a6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	699b      	ldr	r3, [r3, #24]
 800a176:	f043 0208 	orr.w	r2, r3, #8
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a17e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a180:	2b01      	cmp	r3, #1
 800a182:	d105      	bne.n	800a190 <USB_DevInit+0x2b8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	699a      	ldr	r2, [r3, #24]
 800a188:	4b08      	ldr	r3, [pc, #32]	; (800a1ac <USB_DevInit+0x2d4>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	687a      	ldr	r2, [r7, #4]
 800a18e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a190:	7dfb      	ldrb	r3, [r7, #23]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a19c:	b004      	add	sp, #16
 800a19e:	4770      	bx	lr
 800a1a0:	00800100 	.word	0x00800100
 800a1a4:	00010003 	.word	0x00010003
 800a1a8:	803c3800 	.word	0x803c3800
 800a1ac:	40000004 	.word	0x40000004

0800a1b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	019b      	lsls	r3, r3, #6
 800a1c2:	f043 0220 	orr.w	r2, r3, #32
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	60fb      	str	r3, [r7, #12]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	4a09      	ldr	r2, [pc, #36]	; (800a1f8 <USB_FlushTxFifo+0x48>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d901      	bls.n	800a1dc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a1d8:	2303      	movs	r3, #3
 800a1da:	e006      	b.n	800a1ea <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	f003 0320 	and.w	r3, r3, #32
 800a1e4:	2b20      	cmp	r3, #32
 800a1e6:	d0f0      	beq.n	800a1ca <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3714      	adds	r7, #20
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	00030d40 	.word	0x00030d40

0800a1fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b085      	sub	sp, #20
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a204:	2300      	movs	r3, #0
 800a206:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2210      	movs	r2, #16
 800a20c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3301      	adds	r3, #1
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	4a09      	ldr	r2, [pc, #36]	; (800a23c <USB_FlushRxFifo+0x40>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d901      	bls.n	800a220 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a21c:	2303      	movs	r3, #3
 800a21e:	e006      	b.n	800a22e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	f003 0310 	and.w	r3, r3, #16
 800a228:	2b10      	cmp	r3, #16
 800a22a:	d0f0      	beq.n	800a20e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a22c:	2300      	movs	r3, #0
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3714      	adds	r7, #20
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	00030d40 	.word	0x00030d40

0800a240 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
 800a248:	460b      	mov	r3, r1
 800a24a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	78fb      	ldrb	r3, [r7, #3]
 800a25a:	68f9      	ldr	r1, [r7, #12]
 800a25c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a260:	4313      	orrs	r3, r2
 800a262:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a264:	2300      	movs	r3, #0
}
 800a266:	4618      	mov	r0, r3
 800a268:	3714      	adds	r7, #20
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr

0800a272 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	68fa      	ldr	r2, [r7, #12]
 800a288:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a28c:	f043 0302 	orr.w	r3, r3, #2
 800a290:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800a292:	2003      	movs	r0, #3
 800a294:	f7f6 fbea 	bl	8000a6c <HAL_Delay>

  return HAL_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
	...

0800a2a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b085      	sub	sp, #20
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	60fb      	str	r3, [r7, #12]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	4a13      	ldr	r2, [pc, #76]	; (800a308 <USB_CoreReset+0x64>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d901      	bls.n	800a2c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a2be:	2303      	movs	r3, #3
 800a2c0:	e01b      	b.n	800a2fa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	691b      	ldr	r3, [r3, #16]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	daf2      	bge.n	800a2b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	691b      	ldr	r3, [r3, #16]
 800a2d2:	f043 0201 	orr.w	r2, r3, #1
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	3301      	adds	r3, #1
 800a2de:	60fb      	str	r3, [r7, #12]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	4a09      	ldr	r2, [pc, #36]	; (800a308 <USB_CoreReset+0x64>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d901      	bls.n	800a2ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a2e8:	2303      	movs	r3, #3
 800a2ea:	e006      	b.n	800a2fa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	691b      	ldr	r3, [r3, #16]
 800a2f0:	f003 0301 	and.w	r3, r3, #1
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	d0f0      	beq.n	800a2da <USB_CoreReset+0x36>

  return HAL_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr
 800a306:	bf00      	nop
 800a308:	00030d40 	.word	0x00030d40

0800a30c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	4603      	mov	r3, r0
 800a314:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800a316:	88fb      	ldrh	r3, [r7, #6]
 800a318:	ba5b      	rev16	r3, r3
 800a31a:	b29b      	uxth	r3, r3
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	370c      	adds	r7, #12
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr

0800a328 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800a328:	b480      	push	{r7}
 800a32a:	b089      	sub	sp, #36	; 0x24
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800a336:	2300      	movs	r3, #0
 800a338:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800a33a:	2300      	movs	r3, #0
 800a33c:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	f003 0301 	and.w	r3, r3, #1
 800a344:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00d      	beq.n	800a368 <lwip_standard_chksum+0x40>
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	dd0a      	ble.n	800a368 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800a352:	69fa      	ldr	r2, [r7, #28]
 800a354:	1c53      	adds	r3, r2, #1
 800a356:	61fb      	str	r3, [r7, #28]
 800a358:	f107 030e 	add.w	r3, r7, #14
 800a35c:	3301      	adds	r3, #1
 800a35e:	7812      	ldrb	r2, [r2, #0]
 800a360:	701a      	strb	r2, [r3, #0]
    len--;
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	3b01      	subs	r3, #1
 800a366:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800a36c:	e00a      	b.n	800a384 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	1c9a      	adds	r2, r3, #2
 800a372:	61ba      	str	r2, [r7, #24]
 800a374:	881b      	ldrh	r3, [r3, #0]
 800a376:	461a      	mov	r2, r3
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	4413      	add	r3, r2
 800a37c:	617b      	str	r3, [r7, #20]
    len -= 2;
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	3b02      	subs	r3, #2
 800a382:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	2b01      	cmp	r3, #1
 800a388:	dcf1      	bgt.n	800a36e <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	dd04      	ble.n	800a39a <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800a390:	f107 030e 	add.w	r3, r7, #14
 800a394:	69ba      	ldr	r2, [r7, #24]
 800a396:	7812      	ldrb	r2, [r2, #0]
 800a398:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800a39a:	89fb      	ldrh	r3, [r7, #14]
 800a39c:	461a      	mov	r2, r3
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	0c1a      	lsrs	r2, r3, #16
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	4413      	add	r3, r2
 800a3ae:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	0c1a      	lsrs	r2, r3, #16
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	4413      	add	r3, r2
 800a3ba:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d007      	beq.n	800a3d2 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	021b      	lsls	r3, r3, #8
 800a3c6:	b29a      	uxth	r2, r3
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	0a1b      	lsrs	r3, r3, #8
 800a3cc:	b2db      	uxtb	r3, r3
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	b29b      	uxth	r3, r3
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3724      	adds	r7, #36	; 0x24
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr

0800a3e2 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b082      	sub	sp, #8
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800a3ee:	887b      	ldrh	r3, [r7, #2]
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f7ff ff98 	bl	800a328 <lwip_standard_chksum>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	43db      	mvns	r3, r3
 800a3fc:	b29b      	uxth	r3, r3
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3708      	adds	r7, #8
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}

0800a406 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800a406:	b580      	push	{r7, lr}
 800a408:	b086      	sub	sp, #24
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  u8_t swapped;

  acc = 0;
 800a40e:	2300      	movs	r3, #0
 800a410:	617b      	str	r3, [r7, #20]
  swapped = 0;
 800a412:	2300      	movs	r3, #0
 800a414:	73fb      	strb	r3, [r7, #15]
  for (q = p; q != NULL; q = q->next) {
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	613b      	str	r3, [r7, #16]
 800a41a:	e028      	b.n	800a46e <inet_chksum_pbuf+0x68>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	685a      	ldr	r2, [r3, #4]
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	895b      	ldrh	r3, [r3, #10]
 800a424:	4619      	mov	r1, r3
 800a426:	4610      	mov	r0, r2
 800a428:	f7ff ff7e 	bl	800a328 <lwip_standard_chksum>
 800a42c:	4603      	mov	r3, r0
 800a42e:	461a      	mov	r2, r3
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	4413      	add	r3, r2
 800a434:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	0c1a      	lsrs	r2, r3, #16
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	4413      	add	r3, r2
 800a440:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	895b      	ldrh	r3, [r3, #10]
 800a446:	f003 0301 	and.w	r3, r3, #1
 800a44a:	b29b      	uxth	r3, r3
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00b      	beq.n	800a468 <inet_chksum_pbuf+0x62>
      swapped = 1 - swapped;
 800a450:	7bfb      	ldrb	r3, [r7, #15]
 800a452:	f1c3 0301 	rsb	r3, r3, #1
 800a456:	73fb      	strb	r3, [r7, #15]
      acc = SWAP_BYTES_IN_WORD(acc);
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	021b      	lsls	r3, r3, #8
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	0a1b      	lsrs	r3, r3, #8
 800a462:	b2db      	uxtb	r3, r3
 800a464:	4313      	orrs	r3, r2
 800a466:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	613b      	str	r3, [r7, #16]
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d1d3      	bne.n	800a41c <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800a474:	7bfb      	ldrb	r3, [r7, #15]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d007      	beq.n	800a48a <inet_chksum_pbuf+0x84>
    acc = SWAP_BYTES_IN_WORD(acc);
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	021b      	lsls	r3, r3, #8
 800a47e:	b29a      	uxth	r2, r3
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	0a1b      	lsrs	r3, r3, #8
 800a484:	b2db      	uxtb	r3, r3
 800a486:	4313      	orrs	r3, r2
 800a488:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	43db      	mvns	r3, r3
 800a490:	b29b      	uxth	r3, r3
}
 800a492:	4618      	mov	r0, r3
 800a494:	3718      	adds	r7, #24
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}

0800a49a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a49a:	b580      	push	{r7, lr}
 800a49c:	b082      	sub	sp, #8
 800a49e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800a4a4:	f000 f8a4 	bl	800a5f0 <mem_init>
  memp_init();
 800a4a8:	f000 fb34 	bl	800ab14 <memp_init>
  pbuf_init();
  netif_init();
 800a4ac:	f000 fc32 	bl	800ad14 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a4b0:	f001 fd12 	bl	800bed8 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800a4b4:	f001 fbfa 	bl	800bcac <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a4b8:	bf00      	nop
 800a4ba:	3708      	adds	r7, #8
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a4c8:	4b40      	ldr	r3, [pc, #256]	; (800a5cc <plug_holes+0x10c>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d206      	bcs.n	800a4e0 <plug_holes+0x20>
 800a4d2:	4b3f      	ldr	r3, [pc, #252]	; (800a5d0 <plug_holes+0x110>)
 800a4d4:	f240 125d 	movw	r2, #349	; 0x15d
 800a4d8:	493e      	ldr	r1, [pc, #248]	; (800a5d4 <plug_holes+0x114>)
 800a4da:	483f      	ldr	r0, [pc, #252]	; (800a5d8 <plug_holes+0x118>)
 800a4dc:	f005 ff74 	bl	80103c8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a4e0:	4b3e      	ldr	r3, [pc, #248]	; (800a5dc <plug_holes+0x11c>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d306      	bcc.n	800a4f8 <plug_holes+0x38>
 800a4ea:	4b39      	ldr	r3, [pc, #228]	; (800a5d0 <plug_holes+0x110>)
 800a4ec:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800a4f0:	493b      	ldr	r1, [pc, #236]	; (800a5e0 <plug_holes+0x120>)
 800a4f2:	4839      	ldr	r0, [pc, #228]	; (800a5d8 <plug_holes+0x118>)
 800a4f4:	f005 ff68 	bl	80103c8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	791b      	ldrb	r3, [r3, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d006      	beq.n	800a50e <plug_holes+0x4e>
 800a500:	4b33      	ldr	r3, [pc, #204]	; (800a5d0 <plug_holes+0x110>)
 800a502:	f240 125f 	movw	r2, #351	; 0x15f
 800a506:	4937      	ldr	r1, [pc, #220]	; (800a5e4 <plug_holes+0x124>)
 800a508:	4833      	ldr	r0, [pc, #204]	; (800a5d8 <plug_holes+0x118>)
 800a50a:	f005 ff5d 	bl	80103c8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	881b      	ldrh	r3, [r3, #0]
 800a512:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a516:	d906      	bls.n	800a526 <plug_holes+0x66>
 800a518:	4b2d      	ldr	r3, [pc, #180]	; (800a5d0 <plug_holes+0x110>)
 800a51a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800a51e:	4932      	ldr	r1, [pc, #200]	; (800a5e8 <plug_holes+0x128>)
 800a520:	482d      	ldr	r0, [pc, #180]	; (800a5d8 <plug_holes+0x118>)
 800a522:	f005 ff51 	bl	80103c8 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800a526:	4b29      	ldr	r3, [pc, #164]	; (800a5cc <plug_holes+0x10c>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	8812      	ldrh	r2, [r2, #0]
 800a52e:	4413      	add	r3, r2
 800a530:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a532:	687a      	ldr	r2, [r7, #4]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	429a      	cmp	r2, r3
 800a538:	d01f      	beq.n	800a57a <plug_holes+0xba>
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	791b      	ldrb	r3, [r3, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d11b      	bne.n	800a57a <plug_holes+0xba>
 800a542:	4b26      	ldr	r3, [pc, #152]	; (800a5dc <plug_holes+0x11c>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	429a      	cmp	r2, r3
 800a54a:	d016      	beq.n	800a57a <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a54c:	4b27      	ldr	r3, [pc, #156]	; (800a5ec <plug_holes+0x12c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	68fa      	ldr	r2, [r7, #12]
 800a552:	429a      	cmp	r2, r3
 800a554:	d102      	bne.n	800a55c <plug_holes+0x9c>
      lfree = mem;
 800a556:	4a25      	ldr	r2, [pc, #148]	; (800a5ec <plug_holes+0x12c>)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	881a      	ldrh	r2, [r3, #0]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a19      	ldr	r2, [pc, #100]	; (800a5cc <plug_holes+0x10c>)
 800a568:	6812      	ldr	r2, [r2, #0]
 800a56a:	1a99      	subs	r1, r3, r2
 800a56c:	4b17      	ldr	r3, [pc, #92]	; (800a5cc <plug_holes+0x10c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68fa      	ldr	r2, [r7, #12]
 800a572:	8812      	ldrh	r2, [r2, #0]
 800a574:	4413      	add	r3, r2
 800a576:	b28a      	uxth	r2, r1
 800a578:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800a57a:	4b14      	ldr	r3, [pc, #80]	; (800a5cc <plug_holes+0x10c>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	8852      	ldrh	r2, [r2, #2]
 800a582:	4413      	add	r3, r2
 800a584:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a586:	68ba      	ldr	r2, [r7, #8]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d01a      	beq.n	800a5c4 <plug_holes+0x104>
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	791b      	ldrb	r3, [r3, #4]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d116      	bne.n	800a5c4 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a596:	4b15      	ldr	r3, [pc, #84]	; (800a5ec <plug_holes+0x12c>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d102      	bne.n	800a5a6 <plug_holes+0xe6>
      lfree = pmem;
 800a5a0:	4a12      	ldr	r2, [pc, #72]	; (800a5ec <plug_holes+0x12c>)
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	881a      	ldrh	r2, [r3, #0]
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	4a06      	ldr	r2, [pc, #24]	; (800a5cc <plug_holes+0x10c>)
 800a5b2:	6812      	ldr	r2, [r2, #0]
 800a5b4:	1a99      	subs	r1, r3, r2
 800a5b6:	4b05      	ldr	r3, [pc, #20]	; (800a5cc <plug_holes+0x10c>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	8812      	ldrh	r2, [r2, #0]
 800a5be:	4413      	add	r3, r2
 800a5c0:	b28a      	uxth	r2, r1
 800a5c2:	805a      	strh	r2, [r3, #2]
  }
}
 800a5c4:	bf00      	nop
 800a5c6:	3710      	adds	r7, #16
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	240000b4 	.word	0x240000b4
 800a5d0:	0801183c 	.word	0x0801183c
 800a5d4:	0801186c 	.word	0x0801186c
 800a5d8:	08011884 	.word	0x08011884
 800a5dc:	240000b8 	.word	0x240000b8
 800a5e0:	080118ac 	.word	0x080118ac
 800a5e4:	080118c8 	.word	0x080118c8
 800a5e8:	080118e4 	.word	0x080118e4
 800a5ec:	240000bc 	.word	0x240000bc

0800a5f0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a5f6:	4b17      	ldr	r3, [pc, #92]	; (800a654 <mem_init+0x64>)
 800a5f8:	4a17      	ldr	r2, [pc, #92]	; (800a658 <mem_init+0x68>)
 800a5fa:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a5fc:	4b15      	ldr	r3, [pc, #84]	; (800a654 <mem_init+0x64>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800a608:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2200      	movs	r2, #0
 800a60e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800a616:	4b0f      	ldr	r3, [pc, #60]	; (800a654 <mem_init+0x64>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800a61e:	4a0f      	ldr	r2, [pc, #60]	; (800a65c <mem_init+0x6c>)
 800a620:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a622:	4b0e      	ldr	r3, [pc, #56]	; (800a65c <mem_init+0x6c>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2201      	movs	r2, #1
 800a628:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a62a:	4b0c      	ldr	r3, [pc, #48]	; (800a65c <mem_init+0x6c>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800a632:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a634:	4b09      	ldr	r3, [pc, #36]	; (800a65c <mem_init+0x6c>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800a63c:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a63e:	4b05      	ldr	r3, [pc, #20]	; (800a654 <mem_init+0x64>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4a07      	ldr	r2, [pc, #28]	; (800a660 <mem_init+0x70>)
 800a644:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800a646:	bf00      	nop
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	240000b4 	.word	0x240000b4
 800a658:	30044000 	.word	0x30044000
 800a65c:	240000b8 	.word	0x240000b8
 800a660:	240000bc 	.word	0x240000bc

0800a664 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b084      	sub	sp, #16
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d043      	beq.n	800a6fa <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f003 0303 	and.w	r3, r3, #3
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d006      	beq.n	800a68a <mem_free+0x26>
 800a67c:	4b22      	ldr	r3, [pc, #136]	; (800a708 <mem_free+0xa4>)
 800a67e:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800a682:	4922      	ldr	r1, [pc, #136]	; (800a70c <mem_free+0xa8>)
 800a684:	4822      	ldr	r0, [pc, #136]	; (800a710 <mem_free+0xac>)
 800a686:	f005 fe9f 	bl	80103c8 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a68a:	4b22      	ldr	r3, [pc, #136]	; (800a714 <mem_free+0xb0>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	429a      	cmp	r2, r3
 800a692:	d304      	bcc.n	800a69e <mem_free+0x3a>
 800a694:	4b20      	ldr	r3, [pc, #128]	; (800a718 <mem_free+0xb4>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d306      	bcc.n	800a6ac <mem_free+0x48>
 800a69e:	4b1a      	ldr	r3, [pc, #104]	; (800a708 <mem_free+0xa4>)
 800a6a0:	f240 12af 	movw	r2, #431	; 0x1af
 800a6a4:	491d      	ldr	r1, [pc, #116]	; (800a71c <mem_free+0xb8>)
 800a6a6:	481a      	ldr	r0, [pc, #104]	; (800a710 <mem_free+0xac>)
 800a6a8:	f005 fe8e 	bl	80103c8 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a6ac:	4b19      	ldr	r3, [pc, #100]	; (800a714 <mem_free+0xb0>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d323      	bcc.n	800a6fe <mem_free+0x9a>
 800a6b6:	4b18      	ldr	r3, [pc, #96]	; (800a718 <mem_free+0xb4>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	687a      	ldr	r2, [r7, #4]
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d21e      	bcs.n	800a6fe <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	3b08      	subs	r3, #8
 800a6c4:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	791b      	ldrb	r3, [r3, #4]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d106      	bne.n	800a6dc <mem_free+0x78>
 800a6ce:	4b0e      	ldr	r3, [pc, #56]	; (800a708 <mem_free+0xa4>)
 800a6d0:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800a6d4:	4912      	ldr	r1, [pc, #72]	; (800a720 <mem_free+0xbc>)
 800a6d6:	480e      	ldr	r0, [pc, #56]	; (800a710 <mem_free+0xac>)
 800a6d8:	f005 fe76 	bl	80103c8 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a6e2:	4b10      	ldr	r3, [pc, #64]	; (800a724 <mem_free+0xc0>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d202      	bcs.n	800a6f2 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a6ec:	4a0d      	ldr	r2, [pc, #52]	; (800a724 <mem_free+0xc0>)
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a6f2:	68f8      	ldr	r0, [r7, #12]
 800a6f4:	f7ff fee4 	bl	800a4c0 <plug_holes>
 800a6f8:	e002      	b.n	800a700 <mem_free+0x9c>
    return;
 800a6fa:	bf00      	nop
 800a6fc:	e000      	b.n	800a700 <mem_free+0x9c>
    return;
 800a6fe:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800a700:	3710      	adds	r7, #16
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	0801183c 	.word	0x0801183c
 800a70c:	08011910 	.word	0x08011910
 800a710:	08011884 	.word	0x08011884
 800a714:	240000b4 	.word	0x240000b4
 800a718:	240000b8 	.word	0x240000b8
 800a71c:	08011934 	.word	0x08011934
 800a720:	0801194c 	.word	0x0801194c
 800a724:	240000bc 	.word	0x240000bc

0800a728 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b086      	sub	sp, #24
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	460b      	mov	r3, r1
 800a732:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800a734:	887b      	ldrh	r3, [r7, #2]
 800a736:	3303      	adds	r3, #3
 800a738:	b29b      	uxth	r3, r3
 800a73a:	f023 0303 	bic.w	r3, r3, #3
 800a73e:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800a740:	887b      	ldrh	r3, [r7, #2]
 800a742:	2b0b      	cmp	r3, #11
 800a744:	d801      	bhi.n	800a74a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800a746:	230c      	movs	r3, #12
 800a748:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800a74a:	887b      	ldrh	r3, [r7, #2]
 800a74c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a750:	d901      	bls.n	800a756 <mem_trim+0x2e>
    return NULL;
 800a752:	2300      	movs	r3, #0
 800a754:	e0b1      	b.n	800a8ba <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a756:	4b5b      	ldr	r3, [pc, #364]	; (800a8c4 <mem_trim+0x19c>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d304      	bcc.n	800a76a <mem_trim+0x42>
 800a760:	4b59      	ldr	r3, [pc, #356]	; (800a8c8 <mem_trim+0x1a0>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	429a      	cmp	r2, r3
 800a768:	d306      	bcc.n	800a778 <mem_trim+0x50>
 800a76a:	4b58      	ldr	r3, [pc, #352]	; (800a8cc <mem_trim+0x1a4>)
 800a76c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800a770:	4957      	ldr	r1, [pc, #348]	; (800a8d0 <mem_trim+0x1a8>)
 800a772:	4858      	ldr	r0, [pc, #352]	; (800a8d4 <mem_trim+0x1ac>)
 800a774:	f005 fe28 	bl	80103c8 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a778:	4b52      	ldr	r3, [pc, #328]	; (800a8c4 <mem_trim+0x19c>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d304      	bcc.n	800a78c <mem_trim+0x64>
 800a782:	4b51      	ldr	r3, [pc, #324]	; (800a8c8 <mem_trim+0x1a0>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	687a      	ldr	r2, [r7, #4]
 800a788:	429a      	cmp	r2, r3
 800a78a:	d301      	bcc.n	800a790 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	e094      	b.n	800a8ba <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	3b08      	subs	r3, #8
 800a794:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	4a4a      	ldr	r2, [pc, #296]	; (800a8c4 <mem_trim+0x19c>)
 800a79a:	6812      	ldr	r2, [r2, #0]
 800a79c:	1a9b      	subs	r3, r3, r2
 800a79e:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	881a      	ldrh	r2, [r3, #0]
 800a7a4:	8a7b      	ldrh	r3, [r7, #18]
 800a7a6:	1ad3      	subs	r3, r2, r3
 800a7a8:	b29b      	uxth	r3, r3
 800a7aa:	3b08      	subs	r3, #8
 800a7ac:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800a7ae:	887a      	ldrh	r2, [r7, #2]
 800a7b0:	8a3b      	ldrh	r3, [r7, #16]
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d906      	bls.n	800a7c4 <mem_trim+0x9c>
 800a7b6:	4b45      	ldr	r3, [pc, #276]	; (800a8cc <mem_trim+0x1a4>)
 800a7b8:	f240 2206 	movw	r2, #518	; 0x206
 800a7bc:	4946      	ldr	r1, [pc, #280]	; (800a8d8 <mem_trim+0x1b0>)
 800a7be:	4845      	ldr	r0, [pc, #276]	; (800a8d4 <mem_trim+0x1ac>)
 800a7c0:	f005 fe02 	bl	80103c8 <iprintf>
  if (newsize > size) {
 800a7c4:	887a      	ldrh	r2, [r7, #2]
 800a7c6:	8a3b      	ldrh	r3, [r7, #16]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d901      	bls.n	800a7d0 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	e074      	b.n	800a8ba <mem_trim+0x192>
  }
  if (newsize == size) {
 800a7d0:	887a      	ldrh	r2, [r7, #2]
 800a7d2:	8a3b      	ldrh	r3, [r7, #16]
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d101      	bne.n	800a7dc <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	e06e      	b.n	800a8ba <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800a7dc:	4b39      	ldr	r3, [pc, #228]	; (800a8c4 <mem_trim+0x19c>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	8812      	ldrh	r2, [r2, #0]
 800a7e4:	4413      	add	r3, r2
 800a7e6:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	791b      	ldrb	r3, [r3, #4]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d131      	bne.n	800a854 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	881b      	ldrh	r3, [r3, #0]
 800a7f4:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800a7f6:	8a7a      	ldrh	r2, [r7, #18]
 800a7f8:	887b      	ldrh	r3, [r7, #2]
 800a7fa:	4413      	add	r3, r2
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	3308      	adds	r3, #8
 800a800:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800a802:	4b36      	ldr	r3, [pc, #216]	; (800a8dc <mem_trim+0x1b4>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	429a      	cmp	r2, r3
 800a80a:	d105      	bne.n	800a818 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800a80c:	4b2d      	ldr	r3, [pc, #180]	; (800a8c4 <mem_trim+0x19c>)
 800a80e:	681a      	ldr	r2, [r3, #0]
 800a810:	897b      	ldrh	r3, [r7, #10]
 800a812:	4413      	add	r3, r2
 800a814:	4a31      	ldr	r2, [pc, #196]	; (800a8dc <mem_trim+0x1b4>)
 800a816:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800a818:	4b2a      	ldr	r3, [pc, #168]	; (800a8c4 <mem_trim+0x19c>)
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	897b      	ldrh	r3, [r7, #10]
 800a81e:	4413      	add	r3, r2
 800a820:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2200      	movs	r2, #0
 800a826:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	893a      	ldrh	r2, [r7, #8]
 800a82c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	8a7a      	ldrh	r2, [r7, #18]
 800a832:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	897a      	ldrh	r2, [r7, #10]
 800a838:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	881b      	ldrh	r3, [r3, #0]
 800a83e:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a842:	d039      	beq.n	800a8b8 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800a844:	4b1f      	ldr	r3, [pc, #124]	; (800a8c4 <mem_trim+0x19c>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	68fa      	ldr	r2, [r7, #12]
 800a84a:	8812      	ldrh	r2, [r2, #0]
 800a84c:	4413      	add	r3, r2
 800a84e:	897a      	ldrh	r2, [r7, #10]
 800a850:	805a      	strh	r2, [r3, #2]
 800a852:	e031      	b.n	800a8b8 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800a854:	887b      	ldrh	r3, [r7, #2]
 800a856:	f103 0214 	add.w	r2, r3, #20
 800a85a:	8a3b      	ldrh	r3, [r7, #16]
 800a85c:	429a      	cmp	r2, r3
 800a85e:	d82b      	bhi.n	800a8b8 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800a860:	8a7a      	ldrh	r2, [r7, #18]
 800a862:	887b      	ldrh	r3, [r7, #2]
 800a864:	4413      	add	r3, r2
 800a866:	b29b      	uxth	r3, r3
 800a868:	3308      	adds	r3, #8
 800a86a:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800a86c:	4b15      	ldr	r3, [pc, #84]	; (800a8c4 <mem_trim+0x19c>)
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	897b      	ldrh	r3, [r7, #10]
 800a872:	4413      	add	r3, r2
 800a874:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800a876:	4b19      	ldr	r3, [pc, #100]	; (800a8dc <mem_trim+0x1b4>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	68fa      	ldr	r2, [r7, #12]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d202      	bcs.n	800a886 <mem_trim+0x15e>
      lfree = mem2;
 800a880:	4a16      	ldr	r2, [pc, #88]	; (800a8dc <mem_trim+0x1b4>)
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2200      	movs	r2, #0
 800a88a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	881a      	ldrh	r2, [r3, #0]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	8a7a      	ldrh	r2, [r7, #18]
 800a898:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	897a      	ldrh	r2, [r7, #10]
 800a89e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	881b      	ldrh	r3, [r3, #0]
 800a8a4:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a8a8:	d006      	beq.n	800a8b8 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800a8aa:	4b06      	ldr	r3, [pc, #24]	; (800a8c4 <mem_trim+0x19c>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	8812      	ldrh	r2, [r2, #0]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	897a      	ldrh	r2, [r7, #10]
 800a8b6:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800a8b8:	687b      	ldr	r3, [r7, #4]
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3718      	adds	r7, #24
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	240000b4 	.word	0x240000b4
 800a8c8:	240000b8 	.word	0x240000b8
 800a8cc:	0801183c 	.word	0x0801183c
 800a8d0:	08011960 	.word	0x08011960
 800a8d4:	08011884 	.word	0x08011884
 800a8d8:	08011978 	.word	0x08011978
 800a8dc:	240000bc 	.word	0x240000bc

0800a8e0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b088      	sub	sp, #32
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800a8ea:	88fb      	ldrh	r3, [r7, #6]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d101      	bne.n	800a8f4 <mem_malloc+0x14>
    return NULL;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	e0c8      	b.n	800aa86 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800a8f4:	88fb      	ldrh	r3, [r7, #6]
 800a8f6:	3303      	adds	r3, #3
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	f023 0303 	bic.w	r3, r3, #3
 800a8fe:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800a900:	88fb      	ldrh	r3, [r7, #6]
 800a902:	2b0b      	cmp	r3, #11
 800a904:	d801      	bhi.n	800a90a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800a906:	230c      	movs	r3, #12
 800a908:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800a90a:	88fb      	ldrh	r3, [r7, #6]
 800a90c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a910:	d901      	bls.n	800a916 <mem_malloc+0x36>
    return NULL;
 800a912:	2300      	movs	r3, #0
 800a914:	e0b7      	b.n	800aa86 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800a916:	4b5e      	ldr	r3, [pc, #376]	; (800aa90 <mem_malloc+0x1b0>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	461a      	mov	r2, r3
 800a91c:	4b5d      	ldr	r3, [pc, #372]	; (800aa94 <mem_malloc+0x1b4>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	1ad3      	subs	r3, r2, r3
 800a922:	83fb      	strh	r3, [r7, #30]
 800a924:	e0a7      	b.n	800aa76 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800a926:	4b5b      	ldr	r3, [pc, #364]	; (800aa94 <mem_malloc+0x1b4>)
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	8bfb      	ldrh	r3, [r7, #30]
 800a92c:	4413      	add	r3, r2
 800a92e:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	791b      	ldrb	r3, [r3, #4]
 800a934:	2b00      	cmp	r3, #0
 800a936:	f040 8098 	bne.w	800aa6a <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	881b      	ldrh	r3, [r3, #0]
 800a93e:	461a      	mov	r2, r3
 800a940:	8bfb      	ldrh	r3, [r7, #30]
 800a942:	1ad3      	subs	r3, r2, r3
 800a944:	f1a3 0208 	sub.w	r2, r3, #8
 800a948:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800a94a:	429a      	cmp	r2, r3
 800a94c:	f0c0 808d 	bcc.w	800aa6a <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	881b      	ldrh	r3, [r3, #0]
 800a954:	461a      	mov	r2, r3
 800a956:	8bfb      	ldrh	r3, [r7, #30]
 800a958:	1ad3      	subs	r3, r2, r3
 800a95a:	f1a3 0208 	sub.w	r2, r3, #8
 800a95e:	88fb      	ldrh	r3, [r7, #6]
 800a960:	3314      	adds	r3, #20
 800a962:	429a      	cmp	r2, r3
 800a964:	d327      	bcc.n	800a9b6 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800a966:	8bfa      	ldrh	r2, [r7, #30]
 800a968:	88fb      	ldrh	r3, [r7, #6]
 800a96a:	4413      	add	r3, r2
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	3308      	adds	r3, #8
 800a970:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800a972:	4b48      	ldr	r3, [pc, #288]	; (800aa94 <mem_malloc+0x1b4>)
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	8a7b      	ldrh	r3, [r7, #18]
 800a978:	4413      	add	r3, r2
 800a97a:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	881a      	ldrh	r2, [r3, #0]
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	8bfa      	ldrh	r2, [r7, #30]
 800a98e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	8a7a      	ldrh	r2, [r7, #18]
 800a994:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	2201      	movs	r2, #1
 800a99a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	881b      	ldrh	r3, [r3, #0]
 800a9a0:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a9a4:	d00a      	beq.n	800a9bc <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800a9a6:	4b3b      	ldr	r3, [pc, #236]	; (800aa94 <mem_malloc+0x1b4>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	68fa      	ldr	r2, [r7, #12]
 800a9ac:	8812      	ldrh	r2, [r2, #0]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	8a7a      	ldrh	r2, [r7, #18]
 800a9b2:	805a      	strh	r2, [r3, #2]
 800a9b4:	e002      	b.n	800a9bc <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800a9bc:	4b34      	ldr	r3, [pc, #208]	; (800aa90 <mem_malloc+0x1b0>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	697a      	ldr	r2, [r7, #20]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d127      	bne.n	800aa16 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800a9c6:	4b32      	ldr	r3, [pc, #200]	; (800aa90 <mem_malloc+0x1b0>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800a9cc:	e005      	b.n	800a9da <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800a9ce:	4b31      	ldr	r3, [pc, #196]	; (800aa94 <mem_malloc+0x1b4>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	69ba      	ldr	r2, [r7, #24]
 800a9d4:	8812      	ldrh	r2, [r2, #0]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	791b      	ldrb	r3, [r3, #4]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d004      	beq.n	800a9ec <mem_malloc+0x10c>
 800a9e2:	4b2d      	ldr	r3, [pc, #180]	; (800aa98 <mem_malloc+0x1b8>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	69ba      	ldr	r2, [r7, #24]
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	d1f0      	bne.n	800a9ce <mem_malloc+0xee>
          }
          lfree = cur;
 800a9ec:	4a28      	ldr	r2, [pc, #160]	; (800aa90 <mem_malloc+0x1b0>)
 800a9ee:	69bb      	ldr	r3, [r7, #24]
 800a9f0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800a9f2:	4b27      	ldr	r3, [pc, #156]	; (800aa90 <mem_malloc+0x1b0>)
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	4b28      	ldr	r3, [pc, #160]	; (800aa98 <mem_malloc+0x1b8>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d00b      	beq.n	800aa16 <mem_malloc+0x136>
 800a9fe:	4b24      	ldr	r3, [pc, #144]	; (800aa90 <mem_malloc+0x1b0>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	791b      	ldrb	r3, [r3, #4]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d006      	beq.n	800aa16 <mem_malloc+0x136>
 800aa08:	4b24      	ldr	r3, [pc, #144]	; (800aa9c <mem_malloc+0x1bc>)
 800aa0a:	f240 22cf 	movw	r2, #719	; 0x2cf
 800aa0e:	4924      	ldr	r1, [pc, #144]	; (800aaa0 <mem_malloc+0x1c0>)
 800aa10:	4824      	ldr	r0, [pc, #144]	; (800aaa4 <mem_malloc+0x1c4>)
 800aa12:	f005 fcd9 	bl	80103c8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800aa16:	88fa      	ldrh	r2, [r7, #6]
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	4413      	add	r3, r2
 800aa1c:	3308      	adds	r3, #8
 800aa1e:	4a1e      	ldr	r2, [pc, #120]	; (800aa98 <mem_malloc+0x1b8>)
 800aa20:	6812      	ldr	r2, [r2, #0]
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d906      	bls.n	800aa34 <mem_malloc+0x154>
 800aa26:	4b1d      	ldr	r3, [pc, #116]	; (800aa9c <mem_malloc+0x1bc>)
 800aa28:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800aa2c:	491e      	ldr	r1, [pc, #120]	; (800aaa8 <mem_malloc+0x1c8>)
 800aa2e:	481d      	ldr	r0, [pc, #116]	; (800aaa4 <mem_malloc+0x1c4>)
 800aa30:	f005 fcca 	bl	80103c8 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d006      	beq.n	800aa4c <mem_malloc+0x16c>
 800aa3e:	4b17      	ldr	r3, [pc, #92]	; (800aa9c <mem_malloc+0x1bc>)
 800aa40:	f240 22d6 	movw	r2, #726	; 0x2d6
 800aa44:	4919      	ldr	r1, [pc, #100]	; (800aaac <mem_malloc+0x1cc>)
 800aa46:	4817      	ldr	r0, [pc, #92]	; (800aaa4 <mem_malloc+0x1c4>)
 800aa48:	f005 fcbe 	bl	80103c8 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	f003 0303 	and.w	r3, r3, #3
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d006      	beq.n	800aa64 <mem_malloc+0x184>
 800aa56:	4b11      	ldr	r3, [pc, #68]	; (800aa9c <mem_malloc+0x1bc>)
 800aa58:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800aa5c:	4914      	ldr	r1, [pc, #80]	; (800aab0 <mem_malloc+0x1d0>)
 800aa5e:	4811      	ldr	r0, [pc, #68]	; (800aaa4 <mem_malloc+0x1c4>)
 800aa60:	f005 fcb2 	bl	80103c8 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	3308      	adds	r3, #8
 800aa68:	e00d      	b.n	800aa86 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800aa6a:	4b0a      	ldr	r3, [pc, #40]	; (800aa94 <mem_malloc+0x1b4>)
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	8bfb      	ldrh	r3, [r7, #30]
 800aa70:	4413      	add	r3, r2
 800aa72:	881b      	ldrh	r3, [r3, #0]
 800aa74:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800aa76:	8bfa      	ldrh	r2, [r7, #30]
 800aa78:	88fb      	ldrh	r3, [r7, #6]
 800aa7a:	f5c3 5320 	rsb	r3, r3, #10240	; 0x2800
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	f4ff af51 	bcc.w	800a926 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800aa84:	2300      	movs	r3, #0
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3720      	adds	r7, #32
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	bf00      	nop
 800aa90:	240000bc 	.word	0x240000bc
 800aa94:	240000b4 	.word	0x240000b4
 800aa98:	240000b8 	.word	0x240000b8
 800aa9c:	0801183c 	.word	0x0801183c
 800aaa0:	08011998 	.word	0x08011998
 800aaa4:	08011884 	.word	0x08011884
 800aaa8:	080119b4 	.word	0x080119b4
 800aaac:	080119e4 	.word	0x080119e4
 800aab0:	08011a14 	.word	0x08011a14

0800aab4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b085      	sub	sp, #20
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	68db      	ldr	r3, [r3, #12]
 800aac0:	2200      	movs	r2, #0
 800aac2:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	689b      	ldr	r3, [r3, #8]
 800aac8:	3303      	adds	r3, #3
 800aaca:	f023 0303 	bic.w	r3, r3, #3
 800aace:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800aad0:	2300      	movs	r3, #0
 800aad2:	60fb      	str	r3, [r7, #12]
 800aad4:	e011      	b.n	800aafa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	68db      	ldr	r3, [r3, #12]
 800aada:	681a      	ldr	r2, [r3, #0]
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	68ba      	ldr	r2, [r7, #8]
 800aae6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	889b      	ldrh	r3, [r3, #4]
 800aaec:	461a      	mov	r2, r3
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	4413      	add	r3, r2
 800aaf2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	60fb      	str	r3, [r7, #12]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	88db      	ldrh	r3, [r3, #6]
 800aafe:	461a      	mov	r2, r3
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4293      	cmp	r3, r2
 800ab04:	dbe7      	blt.n	800aad6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ab06:	bf00      	nop
 800ab08:	3714      	adds	r7, #20
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
	...

0800ab14 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	80fb      	strh	r3, [r7, #6]
 800ab1e:	e009      	b.n	800ab34 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ab20:	88fb      	ldrh	r3, [r7, #6]
 800ab22:	4a08      	ldr	r2, [pc, #32]	; (800ab44 <memp_init+0x30>)
 800ab24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7ff ffc3 	bl	800aab4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ab2e:	88fb      	ldrh	r3, [r7, #6]
 800ab30:	3301      	adds	r3, #1
 800ab32:	80fb      	strh	r3, [r7, #6]
 800ab34:	88fb      	ldrh	r3, [r7, #6]
 800ab36:	2b05      	cmp	r3, #5
 800ab38:	d9f2      	bls.n	800ab20 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ab3a:	bf00      	nop
 800ab3c:	3708      	adds	r7, #8
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
 800ab42:	bf00      	nop
 800ab44:	0801299c 	.word	0x0801299c

0800ab48 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b084      	sub	sp, #16
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	68db      	ldr	r3, [r3, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d012      	beq.n	800ab84 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	68db      	ldr	r3, [r3, #12]
 800ab62:	68fa      	ldr	r2, [r7, #12]
 800ab64:	6812      	ldr	r2, [r2, #0]
 800ab66:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f003 0303 	and.w	r3, r3, #3
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d006      	beq.n	800ab80 <do_memp_malloc_pool+0x38>
 800ab72:	4b07      	ldr	r3, [pc, #28]	; (800ab90 <do_memp_malloc_pool+0x48>)
 800ab74:	f240 1249 	movw	r2, #329	; 0x149
 800ab78:	4906      	ldr	r1, [pc, #24]	; (800ab94 <do_memp_malloc_pool+0x4c>)
 800ab7a:	4807      	ldr	r0, [pc, #28]	; (800ab98 <do_memp_malloc_pool+0x50>)
 800ab7c:	f005 fc24 	bl	80103c8 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	e000      	b.n	800ab86 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800ab84:	2300      	movs	r3, #0
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3710      	adds	r7, #16
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	08011a80 	.word	0x08011a80
 800ab94:	08011ab0 	.word	0x08011ab0
 800ab98:	08011ad4 	.word	0x08011ad4

0800ab9c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d106      	bne.n	800abb8 <memp_malloc_pool+0x1c>
 800abaa:	4b0a      	ldr	r3, [pc, #40]	; (800abd4 <memp_malloc_pool+0x38>)
 800abac:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800abb0:	4909      	ldr	r1, [pc, #36]	; (800abd8 <memp_malloc_pool+0x3c>)
 800abb2:	480a      	ldr	r0, [pc, #40]	; (800abdc <memp_malloc_pool+0x40>)
 800abb4:	f005 fc08 	bl	80103c8 <iprintf>
  if (desc == NULL) {
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d101      	bne.n	800abc2 <memp_malloc_pool+0x26>
    return NULL;
 800abbe:	2300      	movs	r3, #0
 800abc0:	e003      	b.n	800abca <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f7ff ffc0 	bl	800ab48 <do_memp_malloc_pool>
 800abc8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3708      	adds	r7, #8
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	08011a80 	.word	0x08011a80
 800abd8:	08011afc 	.word	0x08011afc
 800abdc:	08011ad4 	.word	0x08011ad4

0800abe0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	4603      	mov	r3, r0
 800abe8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800abea:	79fb      	ldrb	r3, [r7, #7]
 800abec:	2b05      	cmp	r3, #5
 800abee:	d908      	bls.n	800ac02 <memp_malloc+0x22>
 800abf0:	4b0a      	ldr	r3, [pc, #40]	; (800ac1c <memp_malloc+0x3c>)
 800abf2:	f240 1287 	movw	r2, #391	; 0x187
 800abf6:	490a      	ldr	r1, [pc, #40]	; (800ac20 <memp_malloc+0x40>)
 800abf8:	480a      	ldr	r0, [pc, #40]	; (800ac24 <memp_malloc+0x44>)
 800abfa:	f005 fbe5 	bl	80103c8 <iprintf>
 800abfe:	2300      	movs	r3, #0
 800ac00:	e008      	b.n	800ac14 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ac02:	79fb      	ldrb	r3, [r7, #7]
 800ac04:	4a08      	ldr	r2, [pc, #32]	; (800ac28 <memp_malloc+0x48>)
 800ac06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7ff ff9c 	bl	800ab48 <do_memp_malloc_pool>
 800ac10:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800ac12:	68fb      	ldr	r3, [r7, #12]
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3710      	adds	r7, #16
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	08011a80 	.word	0x08011a80
 800ac20:	08011b10 	.word	0x08011b10
 800ac24:	08011ad4 	.word	0x08011ad4
 800ac28:	0801299c 	.word	0x0801299c

0800ac2c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	f003 0303 	and.w	r3, r3, #3
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d006      	beq.n	800ac4e <do_memp_free_pool+0x22>
 800ac40:	4b0a      	ldr	r3, [pc, #40]	; (800ac6c <do_memp_free_pool+0x40>)
 800ac42:	f240 129d 	movw	r2, #413	; 0x19d
 800ac46:	490a      	ldr	r1, [pc, #40]	; (800ac70 <do_memp_free_pool+0x44>)
 800ac48:	480a      	ldr	r0, [pc, #40]	; (800ac74 <do_memp_free_pool+0x48>)
 800ac4a:	f005 fbbd 	bl	80103c8 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	68db      	ldr	r3, [r3, #12]
 800ac56:	681a      	ldr	r2, [r3, #0]
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	68fa      	ldr	r2, [r7, #12]
 800ac62:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800ac64:	bf00      	nop
 800ac66:	3710      	adds	r7, #16
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	08011a80 	.word	0x08011a80
 800ac70:	08011b30 	.word	0x08011b30
 800ac74:	08011ad4 	.word	0x08011ad4

0800ac78 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b082      	sub	sp, #8
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d106      	bne.n	800ac96 <memp_free_pool+0x1e>
 800ac88:	4b0a      	ldr	r3, [pc, #40]	; (800acb4 <memp_free_pool+0x3c>)
 800ac8a:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 800ac8e:	490a      	ldr	r1, [pc, #40]	; (800acb8 <memp_free_pool+0x40>)
 800ac90:	480a      	ldr	r0, [pc, #40]	; (800acbc <memp_free_pool+0x44>)
 800ac92:	f005 fb99 	bl	80103c8 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d007      	beq.n	800acac <memp_free_pool+0x34>
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d004      	beq.n	800acac <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800aca2:	6839      	ldr	r1, [r7, #0]
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f7ff ffc1 	bl	800ac2c <do_memp_free_pool>
 800acaa:	e000      	b.n	800acae <memp_free_pool+0x36>
    return;
 800acac:	bf00      	nop
}
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	08011a80 	.word	0x08011a80
 800acb8:	08011afc 	.word	0x08011afc
 800acbc:	08011ad4 	.word	0x08011ad4

0800acc0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b082      	sub	sp, #8
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	4603      	mov	r3, r0
 800acc8:	6039      	str	r1, [r7, #0]
 800acca:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800accc:	79fb      	ldrb	r3, [r7, #7]
 800acce:	2b05      	cmp	r3, #5
 800acd0:	d907      	bls.n	800ace2 <memp_free+0x22>
 800acd2:	4b0c      	ldr	r3, [pc, #48]	; (800ad04 <memp_free+0x44>)
 800acd4:	f240 12db 	movw	r2, #475	; 0x1db
 800acd8:	490b      	ldr	r1, [pc, #44]	; (800ad08 <memp_free+0x48>)
 800acda:	480c      	ldr	r0, [pc, #48]	; (800ad0c <memp_free+0x4c>)
 800acdc:	f005 fb74 	bl	80103c8 <iprintf>
 800ace0:	e00c      	b.n	800acfc <memp_free+0x3c>

  if (mem == NULL) {
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d008      	beq.n	800acfa <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ace8:	79fb      	ldrb	r3, [r7, #7]
 800acea:	4a09      	ldr	r2, [pc, #36]	; (800ad10 <memp_free+0x50>)
 800acec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acf0:	6839      	ldr	r1, [r7, #0]
 800acf2:	4618      	mov	r0, r3
 800acf4:	f7ff ff9a 	bl	800ac2c <do_memp_free_pool>
 800acf8:	e000      	b.n	800acfc <memp_free+0x3c>
    return;
 800acfa:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800acfc:	3708      	adds	r7, #8
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	08011a80 	.word	0x08011a80
 800ad08:	08011b50 	.word	0x08011b50
 800ad0c:	08011ad4 	.word	0x08011ad4
 800ad10:	0801299c 	.word	0x0801299c

0800ad14 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800ad14:	b480      	push	{r7}
 800ad16:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800ad18:	bf00      	nop
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr
	...

0800ad24 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	607a      	str	r2, [r7, #4]
 800ad30:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800ad32:	69fb      	ldr	r3, [r7, #28]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d105      	bne.n	800ad44 <netif_add+0x20>
 800ad38:	4b21      	ldr	r3, [pc, #132]	; (800adc0 <netif_add+0x9c>)
 800ad3a:	22fb      	movs	r2, #251	; 0xfb
 800ad3c:	4921      	ldr	r1, [pc, #132]	; (800adc4 <netif_add+0xa0>)
 800ad3e:	4822      	ldr	r0, [pc, #136]	; (800adc8 <netif_add+0xa4>)
 800ad40:	f005 fb42 	bl	80103c8 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2200      	movs	r2, #0
 800ad48:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	2200      	movs	r2, #0
 800ad54:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2203      	movs	r2, #3
 800ad62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	69ba      	ldr	r2, [r7, #24]
 800ad70:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800ad72:	4b16      	ldr	r3, [pc, #88]	; (800adcc <netif_add+0xa8>)
 800ad74:	781b      	ldrb	r3, [r3, #0]
 800ad76:	1c5a      	adds	r2, r3, #1
 800ad78:	b2d1      	uxtb	r1, r2
 800ad7a:	4a14      	ldr	r2, [pc, #80]	; (800adcc <netif_add+0xa8>)
 800ad7c:	7011      	strb	r1, [r2, #0]
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	6a3a      	ldr	r2, [r7, #32]
 800ad88:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	68b9      	ldr	r1, [r7, #8]
 800ad90:	68f8      	ldr	r0, [r7, #12]
 800ad92:	f000 f81f 	bl	800add4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ad96:	69fb      	ldr	r3, [r7, #28]
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	4798      	blx	r3
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d001      	beq.n	800ada6 <netif_add+0x82>
    return NULL;
 800ada2:	2300      	movs	r3, #0
 800ada4:	e007      	b.n	800adb6 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800ada6:	4b0a      	ldr	r3, [pc, #40]	; (800add0 <netif_add+0xac>)
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800adae:	4a08      	ldr	r2, [pc, #32]	; (800add0 <netif_add+0xac>)
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800adb4:	68fb      	ldr	r3, [r7, #12]
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3710      	adds	r7, #16
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
 800adbe:	bf00      	nop
 800adc0:	08011b6c 	.word	0x08011b6c
 800adc4:	08011ba0 	.word	0x08011ba0
 800adc8:	08011bb8 	.word	0x08011bb8
 800adcc:	240000d8 	.word	0x240000d8
 800add0:	24003670 	.word	0x24003670

0800add4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	60f8      	str	r0, [r7, #12]
 800addc:	60b9      	str	r1, [r7, #8]
 800adde:	607a      	str	r2, [r7, #4]
 800ade0:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d003      	beq.n	800adf0 <netif_set_addr+0x1c>
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d10c      	bne.n	800ae0a <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800adf0:	68b9      	ldr	r1, [r7, #8]
 800adf2:	68f8      	ldr	r0, [r7, #12]
 800adf4:	f000 f81a 	bl	800ae2c <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800adf8:	6879      	ldr	r1, [r7, #4]
 800adfa:	68f8      	ldr	r0, [r7, #12]
 800adfc:	f000 f85a 	bl	800aeb4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800ae00:	6839      	ldr	r1, [r7, #0]
 800ae02:	68f8      	ldr	r0, [r7, #12]
 800ae04:	f000 f842 	bl	800ae8c <netif_set_gw>
 800ae08:	e00b      	b.n	800ae22 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800ae0a:	6879      	ldr	r1, [r7, #4]
 800ae0c:	68f8      	ldr	r0, [r7, #12]
 800ae0e:	f000 f851 	bl	800aeb4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800ae12:	6839      	ldr	r1, [r7, #0]
 800ae14:	68f8      	ldr	r0, [r7, #12]
 800ae16:	f000 f839 	bl	800ae8c <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800ae1a:	68b9      	ldr	r1, [r7, #8]
 800ae1c:	68f8      	ldr	r0, [r7, #12]
 800ae1e:	f000 f805 	bl	800ae2c <netif_set_ipaddr>
  }
}
 800ae22:	bf00      	nop
 800ae24:	3710      	adds	r7, #16
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
	...

0800ae2c <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d003      	beq.n	800ae44 <netif_set_ipaddr+0x18>
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	60fb      	str	r3, [r7, #12]
 800ae42:	e002      	b.n	800ae4a <netif_set_ipaddr+0x1e>
 800ae44:	4b10      	ldr	r3, [pc, #64]	; (800ae88 <netif_set_ipaddr+0x5c>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800ae4a:	68fa      	ldr	r2, [r7, #12]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	3304      	adds	r3, #4
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d014      	beq.n	800ae80 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	3304      	adds	r3, #4
 800ae5a:	f107 020c 	add.w	r2, r7, #12
 800ae5e:	4611      	mov	r1, r2
 800ae60:	4618      	mov	r0, r3
 800ae62:	f001 fba9 	bl	800c5b8 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <netif_set_ipaddr+0x46>
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	e000      	b.n	800ae74 <netif_set_ipaddr+0x48>
 800ae72:	2300      	movs	r3, #0
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ae78:	2101      	movs	r1, #1
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 f861 	bl	800af42 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800ae80:	bf00      	nop
 800ae82:	3710      	adds	r7, #16
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}
 800ae88:	080129c4 	.word	0x080129c4

0800ae8c <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d002      	beq.n	800aea2 <netif_set_gw+0x16>
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	e000      	b.n	800aea4 <netif_set_gw+0x18>
 800aea2:	2300      	movs	r3, #0
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800aea8:	bf00      	nop
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d002      	beq.n	800aeca <netif_set_netmask+0x16>
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	e000      	b.n	800aecc <netif_set_netmask+0x18>
 800aeca:	2300      	movs	r3, #0
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800aed0:	bf00      	nop
 800aed2:	370c      	adds	r7, #12
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800aee4:	4a04      	ldr	r2, [pc, #16]	; (800aef8 <netif_set_default+0x1c>)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800aeea:	bf00      	nop
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr
 800aef6:	bf00      	nop
 800aef8:	24003674 	.word	0x24003674

0800aefc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af0a:	f003 0301 	and.w	r3, r3, #1
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d113      	bne.n	800af3a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af18:	f043 0301 	orr.w	r3, r3, #1
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af2a:	f003 0304 	and.w	r3, r3, #4
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d003      	beq.n	800af3a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800af32:	2103      	movs	r1, #3
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 f804 	bl	800af42 <netif_issue_reports>
    }
  }
}
 800af3a:	bf00      	nop
 800af3c:	3708      	adds	r7, #8
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b082      	sub	sp, #8
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
 800af4a:	460b      	mov	r3, r1
 800af4c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800af4e:	78fb      	ldrb	r3, [r7, #3]
 800af50:	f003 0301 	and.w	r3, r3, #1
 800af54:	2b00      	cmp	r3, #0
 800af56:	d011      	beq.n	800af7c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	3304      	adds	r3, #4
 800af5c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d00c      	beq.n	800af7c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af68:	f003 0308 	and.w	r3, r3, #8
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d005      	beq.n	800af7c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	3304      	adds	r3, #4
 800af74:	4619      	mov	r1, r3
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f002 fa80 	bl	800d47c <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800af7c:	bf00      	nop
 800af7e:	3708      	adds	r7, #8
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b082      	sub	sp, #8
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af92:	f003 0301 	and.w	r3, r3, #1
 800af96:	2b00      	cmp	r3, #0
 800af98:	d012      	beq.n	800afc0 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800afa0:	f023 0301 	bic.w	r3, r3, #1
 800afa4:	b2da      	uxtb	r2, r3
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800afb2:	f003 0308 	and.w	r3, r3, #8
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d002      	beq.n	800afc0 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f001 fe24 	bl	800cc08 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800afc0:	bf00      	nop
 800afc2:	3708      	adds	r7, #8
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}

0800afc8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800afd6:	f003 0304 	and.w	r3, r3, #4
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d11b      	bne.n	800b016 <netif_set_link_up+0x4e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800afe4:	f043 0304 	orr.w	r3, r3, #4
 800afe8:	b2da      	uxtb	r2, r3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800aff6:	f003 0301 	and.w	r3, r3, #1
 800affa:	2b00      	cmp	r3, #0
 800affc:	d003      	beq.n	800b006 <netif_set_link_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800affe:	2103      	movs	r1, #3
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f7ff ff9e 	bl	800af42 <netif_issue_reports>
    }
    NETIF_LINK_CALLBACK(netif);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	69db      	ldr	r3, [r3, #28]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <netif_set_link_up+0x4e>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	69db      	ldr	r3, [r3, #28]
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	4798      	blx	r3
  }
}
 800b016:	bf00      	nop
 800b018:	3708      	adds	r7, #8
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}

0800b01e <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
 800b01e:	b580      	push	{r7, lr}
 800b020:	b082      	sub	sp, #8
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b02c:	f003 0304 	and.w	r3, r3, #4
 800b030:	2b00      	cmp	r3, #0
 800b032:	d010      	beq.n	800b056 <netif_set_link_down+0x38>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b03a:	f023 0304 	bic.w	r3, r3, #4
 800b03e:	b2da      	uxtb	r2, r3
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    NETIF_LINK_CALLBACK(netif);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	69db      	ldr	r3, [r3, #28]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d003      	beq.n	800b056 <netif_set_link_down+0x38>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	69db      	ldr	r3, [r3, #28]
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	4798      	blx	r3
  }
}
 800b056:	bf00      	nop
 800b058:	3708      	adds	r7, #8
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b05e:	b480      	push	{r7}
 800b060:	b083      	sub	sp, #12
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	6039      	str	r1, [r7, #0]
  if (netif) {
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d002      	beq.n	800b074 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	683a      	ldr	r2, [r7, #0]
 800b072:	61da      	str	r2, [r3, #28]
  }
}
 800b074:	bf00      	nop
 800b076:	370c      	adds	r7, #12
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b088      	sub	sp, #32
 800b084:	af00      	add	r7, sp, #0
 800b086:	4603      	mov	r3, r0
 800b088:	71fb      	strb	r3, [r7, #7]
 800b08a:	460b      	mov	r3, r1
 800b08c:	80bb      	strh	r3, [r7, #4]
 800b08e:	4613      	mov	r3, r2
 800b090:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800b092:	79fb      	ldrb	r3, [r7, #7]
 800b094:	2b04      	cmp	r3, #4
 800b096:	d81c      	bhi.n	800b0d2 <pbuf_alloc+0x52>
 800b098:	a201      	add	r2, pc, #4	; (adr r2, 800b0a0 <pbuf_alloc+0x20>)
 800b09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b09e:	bf00      	nop
 800b0a0:	0800b0b5 	.word	0x0800b0b5
 800b0a4:	0800b0bb 	.word	0x0800b0bb
 800b0a8:	0800b0c1 	.word	0x0800b0c1
 800b0ac:	0800b0c7 	.word	0x0800b0c7
 800b0b0:	0800b0cd 	.word	0x0800b0cd
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800b0b4:	2336      	movs	r3, #54	; 0x36
 800b0b6:	82fb      	strh	r3, [r7, #22]
    break;
 800b0b8:	e014      	b.n	800b0e4 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800b0ba:	2322      	movs	r3, #34	; 0x22
 800b0bc:	82fb      	strh	r3, [r7, #22]
    break;
 800b0be:	e011      	b.n	800b0e4 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800b0c0:	230e      	movs	r3, #14
 800b0c2:	82fb      	strh	r3, [r7, #22]
    break;
 800b0c4:	e00e      	b.n	800b0e4 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	82fb      	strh	r3, [r7, #22]
    break;
 800b0ca:	e00b      	b.n	800b0e4 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	82fb      	strh	r3, [r7, #22]
    break;
 800b0d0:	e008      	b.n	800b0e4 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800b0d2:	4ba3      	ldr	r3, [pc, #652]	; (800b360 <pbuf_alloc+0x2e0>)
 800b0d4:	f44f 728b 	mov.w	r2, #278	; 0x116
 800b0d8:	49a2      	ldr	r1, [pc, #648]	; (800b364 <pbuf_alloc+0x2e4>)
 800b0da:	48a3      	ldr	r0, [pc, #652]	; (800b368 <pbuf_alloc+0x2e8>)
 800b0dc:	f005 f974 	bl	80103c8 <iprintf>
    return NULL;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	e159      	b.n	800b398 <pbuf_alloc+0x318>
  }

  switch (type) {
 800b0e4:	79bb      	ldrb	r3, [r7, #6]
 800b0e6:	2b03      	cmp	r3, #3
 800b0e8:	f200 8130 	bhi.w	800b34c <pbuf_alloc+0x2cc>
 800b0ec:	a201      	add	r2, pc, #4	; (adr r2, 800b0f4 <pbuf_alloc+0x74>)
 800b0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f2:	bf00      	nop
 800b0f4:	0800b28d 	.word	0x0800b28d
 800b0f8:	0800b319 	.word	0x0800b319
 800b0fc:	0800b319 	.word	0x0800b319
 800b100:	0800b105 	.word	0x0800b105
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b104:	2005      	movs	r0, #5
 800b106:	f7ff fd6b 	bl	800abe0 <memp_malloc>
 800b10a:	61b8      	str	r0, [r7, #24]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800b10c:	69bb      	ldr	r3, [r7, #24]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d101      	bne.n	800b116 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800b112:	2300      	movs	r3, #0
 800b114:	e140      	b.n	800b398 <pbuf_alloc+0x318>
    }
    p->type = type;
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	79ba      	ldrb	r2, [r7, #6]
 800b11a:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800b11c:	69bb      	ldr	r3, [r7, #24]
 800b11e:	2200      	movs	r2, #0
 800b120:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800b122:	8afb      	ldrh	r3, [r7, #22]
 800b124:	3310      	adds	r3, #16
 800b126:	69ba      	ldr	r2, [r7, #24]
 800b128:	4413      	add	r3, r2
 800b12a:	3303      	adds	r3, #3
 800b12c:	f023 0303 	bic.w	r3, r3, #3
 800b130:	461a      	mov	r2, r3
 800b132:	69bb      	ldr	r3, [r7, #24]
 800b134:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800b136:	69bb      	ldr	r3, [r7, #24]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	f003 0303 	and.w	r3, r3, #3
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d006      	beq.n	800b150 <pbuf_alloc+0xd0>
 800b142:	4b87      	ldr	r3, [pc, #540]	; (800b360 <pbuf_alloc+0x2e0>)
 800b144:	f240 1229 	movw	r2, #297	; 0x129
 800b148:	4988      	ldr	r1, [pc, #544]	; (800b36c <pbuf_alloc+0x2ec>)
 800b14a:	4887      	ldr	r0, [pc, #540]	; (800b368 <pbuf_alloc+0x2e8>)
 800b14c:	f005 f93c 	bl	80103c8 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800b150:	69bb      	ldr	r3, [r7, #24]
 800b152:	88ba      	ldrh	r2, [r7, #4]
 800b154:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800b156:	8afb      	ldrh	r3, [r7, #22]
 800b158:	3303      	adds	r3, #3
 800b15a:	f023 0303 	bic.w	r3, r3, #3
 800b15e:	f5c3 62bf 	rsb	r2, r3, #1528	; 0x5f8
 800b162:	88bb      	ldrh	r3, [r7, #4]
 800b164:	4293      	cmp	r3, r2
 800b166:	bf28      	it	cs
 800b168:	4613      	movcs	r3, r2
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	69bb      	ldr	r3, [r7, #24]
 800b16e:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	69ba      	ldr	r2, [r7, #24]
 800b176:	8952      	ldrh	r2, [r2, #10]
 800b178:	441a      	add	r2, r3
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	f503 63c1 	add.w	r3, r3, #1544	; 0x608
 800b180:	429a      	cmp	r2, r3
 800b182:	d906      	bls.n	800b192 <pbuf_alloc+0x112>
 800b184:	4b76      	ldr	r3, [pc, #472]	; (800b360 <pbuf_alloc+0x2e0>)
 800b186:	f44f 7298 	mov.w	r2, #304	; 0x130
 800b18a:	4979      	ldr	r1, [pc, #484]	; (800b370 <pbuf_alloc+0x2f0>)
 800b18c:	4876      	ldr	r0, [pc, #472]	; (800b368 <pbuf_alloc+0x2e8>)
 800b18e:	f005 f91b 	bl	80103c8 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b192:	8afb      	ldrh	r3, [r7, #22]
 800b194:	3303      	adds	r3, #3
 800b196:	f023 0303 	bic.w	r3, r3, #3
 800b19a:	f5b3 6fbf 	cmp.w	r3, #1528	; 0x5f8
 800b19e:	d106      	bne.n	800b1ae <pbuf_alloc+0x12e>
 800b1a0:	4b6f      	ldr	r3, [pc, #444]	; (800b360 <pbuf_alloc+0x2e0>)
 800b1a2:	f44f 7299 	mov.w	r2, #306	; 0x132
 800b1a6:	4973      	ldr	r1, [pc, #460]	; (800b374 <pbuf_alloc+0x2f4>)
 800b1a8:	486f      	ldr	r0, [pc, #444]	; (800b368 <pbuf_alloc+0x2e8>)
 800b1aa:	f005 f90d 	bl	80103c8 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	61fb      	str	r3, [r7, #28]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800b1b8:	88bb      	ldrh	r3, [r7, #4]
 800b1ba:	69ba      	ldr	r2, [r7, #24]
 800b1bc:	8952      	ldrh	r2, [r2, #10]
 800b1be:	1a9b      	subs	r3, r3, r2
 800b1c0:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800b1c2:	e05f      	b.n	800b284 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b1c4:	2005      	movs	r0, #5
 800b1c6:	f7ff fd0b 	bl	800abe0 <memp_malloc>
 800b1ca:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d104      	bne.n	800b1dc <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800b1d2:	69b8      	ldr	r0, [r7, #24]
 800b1d4:	f000 fac2 	bl	800b75c <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	e0dd      	b.n	800b398 <pbuf_alloc+0x318>
      }
      q->type = type;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	79ba      	ldrb	r2, [r7, #6]
 800b1e0:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800b1ee:	69fb      	ldr	r3, [r7, #28]
 800b1f0:	68fa      	ldr	r2, [r7, #12]
 800b1f2:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	dd06      	ble.n	800b20c <pbuf_alloc+0x18c>
 800b1fe:	4b58      	ldr	r3, [pc, #352]	; (800b360 <pbuf_alloc+0x2e0>)
 800b200:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800b204:	495c      	ldr	r1, [pc, #368]	; (800b378 <pbuf_alloc+0x2f8>)
 800b206:	4858      	ldr	r0, [pc, #352]	; (800b368 <pbuf_alloc+0x2e8>)
 800b208:	f005 f8de 	bl	80103c8 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	b29a      	uxth	r2, r3
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	b29b      	uxth	r3, r3
 800b218:	f5b3 6fbf 	cmp.w	r3, #1528	; 0x5f8
 800b21c:	bf28      	it	cs
 800b21e:	f44f 63bf 	movcs.w	r3, #1528	; 0x5f8
 800b222:	b29a      	uxth	r2, r3
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	f103 0210 	add.w	r2, r3, #16
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	685b      	ldr	r3, [r3, #4]
 800b236:	f003 0303 	and.w	r3, r3, #3
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d006      	beq.n	800b24c <pbuf_alloc+0x1cc>
 800b23e:	4b48      	ldr	r3, [pc, #288]	; (800b360 <pbuf_alloc+0x2e0>)
 800b240:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800b244:	494d      	ldr	r1, [pc, #308]	; (800b37c <pbuf_alloc+0x2fc>)
 800b246:	4848      	ldr	r0, [pc, #288]	; (800b368 <pbuf_alloc+0x2e8>)
 800b248:	f005 f8be 	bl	80103c8 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800b24c:	69bb      	ldr	r3, [r7, #24]
 800b24e:	685b      	ldr	r3, [r3, #4]
 800b250:	69ba      	ldr	r2, [r7, #24]
 800b252:	8952      	ldrh	r2, [r2, #10]
 800b254:	441a      	add	r2, r3
 800b256:	69bb      	ldr	r3, [r7, #24]
 800b258:	f503 63c1 	add.w	r3, r3, #1544	; 0x608
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d906      	bls.n	800b26e <pbuf_alloc+0x1ee>
 800b260:	4b3f      	ldr	r3, [pc, #252]	; (800b360 <pbuf_alloc+0x2e0>)
 800b262:	f240 1255 	movw	r2, #341	; 0x155
 800b266:	4942      	ldr	r1, [pc, #264]	; (800b370 <pbuf_alloc+0x2f0>)
 800b268:	483f      	ldr	r0, [pc, #252]	; (800b368 <pbuf_alloc+0x2e8>)
 800b26a:	f005 f8ad 	bl	80103c8 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	2201      	movs	r2, #1
 800b272:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	895b      	ldrh	r3, [r3, #10]
 800b278:	461a      	mov	r2, r3
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	1a9b      	subs	r3, r3, r2
 800b27e:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	61fb      	str	r3, [r7, #28]
    while (rem_len > 0) {
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	2b00      	cmp	r3, #0
 800b288:	dc9c      	bgt.n	800b1c4 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800b28a:	e07e      	b.n	800b38a <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800b28c:	8afb      	ldrh	r3, [r7, #22]
 800b28e:	3313      	adds	r3, #19
 800b290:	b29b      	uxth	r3, r3
 800b292:	f023 0303 	bic.w	r3, r3, #3
 800b296:	b29a      	uxth	r2, r3
 800b298:	88bb      	ldrh	r3, [r7, #4]
 800b29a:	3303      	adds	r3, #3
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	f023 0303 	bic.w	r3, r3, #3
 800b2a2:	b29b      	uxth	r3, r3
 800b2a4:	4413      	add	r3, r2
 800b2a6:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800b2a8:	897a      	ldrh	r2, [r7, #10]
 800b2aa:	88bb      	ldrh	r3, [r7, #4]
 800b2ac:	3303      	adds	r3, #3
 800b2ae:	f023 0303 	bic.w	r3, r3, #3
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d201      	bcs.n	800b2ba <pbuf_alloc+0x23a>
        return NULL;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	e06e      	b.n	800b398 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800b2ba:	897b      	ldrh	r3, [r7, #10]
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7ff fb0f 	bl	800a8e0 <mem_malloc>
 800b2c2:	61b8      	str	r0, [r7, #24]
    }

    if (p == NULL) {
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d101      	bne.n	800b2ce <pbuf_alloc+0x24e>
      return NULL;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	e064      	b.n	800b398 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800b2ce:	8afb      	ldrh	r3, [r7, #22]
 800b2d0:	3310      	adds	r3, #16
 800b2d2:	69ba      	ldr	r2, [r7, #24]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	3303      	adds	r3, #3
 800b2d8:	f023 0303 	bic.w	r3, r3, #3
 800b2dc:	461a      	mov	r2, r3
 800b2de:	69bb      	ldr	r3, [r7, #24]
 800b2e0:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800b2e2:	69bb      	ldr	r3, [r7, #24]
 800b2e4:	88ba      	ldrh	r2, [r7, #4]
 800b2e6:	811a      	strh	r2, [r3, #8]
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	891a      	ldrh	r2, [r3, #8]
 800b2ec:	69bb      	ldr	r3, [r7, #24]
 800b2ee:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800b2f0:	69bb      	ldr	r3, [r7, #24]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	601a      	str	r2, [r3, #0]
    p->type = type;
 800b2f6:	69bb      	ldr	r3, [r7, #24]
 800b2f8:	79ba      	ldrb	r2, [r7, #6]
 800b2fa:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b2fc:	69bb      	ldr	r3, [r7, #24]
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	f003 0303 	and.w	r3, r3, #3
 800b304:	2b00      	cmp	r3, #0
 800b306:	d03f      	beq.n	800b388 <pbuf_alloc+0x308>
 800b308:	4b15      	ldr	r3, [pc, #84]	; (800b360 <pbuf_alloc+0x2e0>)
 800b30a:	f240 1277 	movw	r2, #375	; 0x177
 800b30e:	491c      	ldr	r1, [pc, #112]	; (800b380 <pbuf_alloc+0x300>)
 800b310:	4815      	ldr	r0, [pc, #84]	; (800b368 <pbuf_alloc+0x2e8>)
 800b312:	f005 f859 	bl	80103c8 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800b316:	e037      	b.n	800b388 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b318:	2004      	movs	r0, #4
 800b31a:	f7ff fc61 	bl	800abe0 <memp_malloc>
 800b31e:	61b8      	str	r0, [r7, #24]
    if (p == NULL) {
 800b320:	69bb      	ldr	r3, [r7, #24]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d101      	bne.n	800b32a <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800b326:	2300      	movs	r3, #0
 800b328:	e036      	b.n	800b398 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800b32a:	69bb      	ldr	r3, [r7, #24]
 800b32c:	2200      	movs	r2, #0
 800b32e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	88ba      	ldrh	r2, [r7, #4]
 800b334:	811a      	strh	r2, [r3, #8]
 800b336:	69bb      	ldr	r3, [r7, #24]
 800b338:	891a      	ldrh	r2, [r3, #8]
 800b33a:	69bb      	ldr	r3, [r7, #24]
 800b33c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	2200      	movs	r2, #0
 800b342:	601a      	str	r2, [r3, #0]
    p->type = type;
 800b344:	69bb      	ldr	r3, [r7, #24]
 800b346:	79ba      	ldrb	r2, [r7, #6]
 800b348:	731a      	strb	r2, [r3, #12]
    break;
 800b34a:	e01e      	b.n	800b38a <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b34c:	4b04      	ldr	r3, [pc, #16]	; (800b360 <pbuf_alloc+0x2e0>)
 800b34e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800b352:	490c      	ldr	r1, [pc, #48]	; (800b384 <pbuf_alloc+0x304>)
 800b354:	4804      	ldr	r0, [pc, #16]	; (800b368 <pbuf_alloc+0x2e8>)
 800b356:	f005 f837 	bl	80103c8 <iprintf>
    return NULL;
 800b35a:	2300      	movs	r3, #0
 800b35c:	e01c      	b.n	800b398 <pbuf_alloc+0x318>
 800b35e:	bf00      	nop
 800b360:	08011be0 	.word	0x08011be0
 800b364:	08011c10 	.word	0x08011c10
 800b368:	08011c2c 	.word	0x08011c2c
 800b36c:	08011c54 	.word	0x08011c54
 800b370:	08011c84 	.word	0x08011c84
 800b374:	08011cb8 	.word	0x08011cb8
 800b378:	08011cec 	.word	0x08011cec
 800b37c:	08011d00 	.word	0x08011d00
 800b380:	08011d30 	.word	0x08011d30
 800b384:	08011d5c 	.word	0x08011d5c
    break;
 800b388:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800b38a:	69bb      	ldr	r3, [r7, #24]
 800b38c:	2201      	movs	r2, #1
 800b38e:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	2200      	movs	r2, #0
 800b394:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b396:	69bb      	ldr	r3, [r7, #24]
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3720      	adds	r7, #32
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	603b      	str	r3, [r7, #0]
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	71fb      	strb	r3, [r7, #7]
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	80bb      	strh	r3, [r7, #4]
 800b3b0:	4613      	mov	r3, r2
 800b3b2:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800b3b4:	79fb      	ldrb	r3, [r7, #7]
 800b3b6:	2b04      	cmp	r3, #4
 800b3b8:	d81b      	bhi.n	800b3f2 <pbuf_alloced_custom+0x52>
 800b3ba:	a201      	add	r2, pc, #4	; (adr r2, 800b3c0 <pbuf_alloced_custom+0x20>)
 800b3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3c0:	0800b3d5 	.word	0x0800b3d5
 800b3c4:	0800b3db 	.word	0x0800b3db
 800b3c8:	0800b3e1 	.word	0x0800b3e1
 800b3cc:	0800b3e7 	.word	0x0800b3e7
 800b3d0:	0800b3ed 	.word	0x0800b3ed
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800b3d4:	2336      	movs	r3, #54	; 0x36
 800b3d6:	81fb      	strh	r3, [r7, #14]
    break;
 800b3d8:	e014      	b.n	800b404 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800b3da:	2322      	movs	r3, #34	; 0x22
 800b3dc:	81fb      	strh	r3, [r7, #14]
    break;
 800b3de:	e011      	b.n	800b404 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800b3e0:	230e      	movs	r3, #14
 800b3e2:	81fb      	strh	r3, [r7, #14]
    break;
 800b3e4:	e00e      	b.n	800b404 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	81fb      	strh	r3, [r7, #14]
    break;
 800b3ea:	e00b      	b.n	800b404 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	81fb      	strh	r3, [r7, #14]
    break;
 800b3f0:	e008      	b.n	800b404 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800b3f2:	4b1d      	ldr	r3, [pc, #116]	; (800b468 <pbuf_alloced_custom+0xc8>)
 800b3f4:	f240 12c5 	movw	r2, #453	; 0x1c5
 800b3f8:	491c      	ldr	r1, [pc, #112]	; (800b46c <pbuf_alloced_custom+0xcc>)
 800b3fa:	481d      	ldr	r0, [pc, #116]	; (800b470 <pbuf_alloced_custom+0xd0>)
 800b3fc:	f004 ffe4 	bl	80103c8 <iprintf>
    return NULL;
 800b400:	2300      	movs	r3, #0
 800b402:	e02d      	b.n	800b460 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b404:	89fb      	ldrh	r3, [r7, #14]
 800b406:	3303      	adds	r3, #3
 800b408:	f023 0203 	bic.w	r2, r3, #3
 800b40c:	88bb      	ldrh	r3, [r7, #4]
 800b40e:	441a      	add	r2, r3
 800b410:	8bbb      	ldrh	r3, [r7, #28]
 800b412:	429a      	cmp	r2, r3
 800b414:	d901      	bls.n	800b41a <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b416:	2300      	movs	r3, #0
 800b418:	e022      	b.n	800b460 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	2200      	movs	r2, #0
 800b41e:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d008      	beq.n	800b438 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b426:	89fb      	ldrh	r3, [r7, #14]
 800b428:	3303      	adds	r3, #3
 800b42a:	f023 0303 	bic.w	r3, r3, #3
 800b42e:	69ba      	ldr	r2, [r7, #24]
 800b430:	441a      	add	r2, r3
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	605a      	str	r2, [r3, #4]
 800b436:	e002      	b.n	800b43e <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	2200      	movs	r2, #0
 800b43c:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	2202      	movs	r2, #2
 800b442:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	88ba      	ldrh	r2, [r7, #4]
 800b448:	811a      	strh	r2, [r3, #8]
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	891a      	ldrh	r2, [r3, #8]
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	79ba      	ldrb	r2, [r7, #6]
 800b456:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	2201      	movs	r2, #1
 800b45c:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800b45e:	683b      	ldr	r3, [r7, #0]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3710      	adds	r7, #16
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}
 800b468:	08011be0 	.word	0x08011be0
 800b46c:	08011d78 	.word	0x08011d78
 800b470:	08011c2c 	.word	0x08011c2c

0800b474 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b086      	sub	sp, #24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	460b      	mov	r3, r1
 800b47e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d106      	bne.n	800b494 <pbuf_realloc+0x20>
 800b486:	4b4b      	ldr	r3, [pc, #300]	; (800b5b4 <pbuf_realloc+0x140>)
 800b488:	f240 12f3 	movw	r2, #499	; 0x1f3
 800b48c:	494a      	ldr	r1, [pc, #296]	; (800b5b8 <pbuf_realloc+0x144>)
 800b48e:	484b      	ldr	r0, [pc, #300]	; (800b5bc <pbuf_realloc+0x148>)
 800b490:	f004 ff9a 	bl	80103c8 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	7b1b      	ldrb	r3, [r3, #12]
 800b498:	2b03      	cmp	r3, #3
 800b49a:	d012      	beq.n	800b4c2 <pbuf_realloc+0x4e>
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	7b1b      	ldrb	r3, [r3, #12]
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d00e      	beq.n	800b4c2 <pbuf_realloc+0x4e>
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	7b1b      	ldrb	r3, [r3, #12]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d00a      	beq.n	800b4c2 <pbuf_realloc+0x4e>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	7b1b      	ldrb	r3, [r3, #12]
 800b4b0:	2b02      	cmp	r3, #2
 800b4b2:	d006      	beq.n	800b4c2 <pbuf_realloc+0x4e>
 800b4b4:	4b3f      	ldr	r3, [pc, #252]	; (800b5b4 <pbuf_realloc+0x140>)
 800b4b6:	f240 12f7 	movw	r2, #503	; 0x1f7
 800b4ba:	4941      	ldr	r1, [pc, #260]	; (800b5c0 <pbuf_realloc+0x14c>)
 800b4bc:	483f      	ldr	r0, [pc, #252]	; (800b5bc <pbuf_realloc+0x148>)
 800b4be:	f004 ff83 	bl	80103c8 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	891b      	ldrh	r3, [r3, #8]
 800b4c6:	887a      	ldrh	r2, [r7, #2]
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d26f      	bcs.n	800b5ac <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800b4cc:	887b      	ldrh	r3, [r7, #2]
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	8912      	ldrh	r2, [r2, #8]
 800b4d2:	1a9b      	subs	r3, r3, r2
 800b4d4:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b4d6:	887b      	ldrh	r3, [r7, #2]
 800b4d8:	827b      	strh	r3, [r7, #18]
  q = p;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800b4de:	e025      	b.n	800b52c <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800b4e0:	697b      	ldr	r3, [r7, #20]
 800b4e2:	895b      	ldrh	r3, [r3, #10]
 800b4e4:	8a7a      	ldrh	r2, [r7, #18]
 800b4e6:	1ad3      	subs	r3, r2, r3
 800b4e8:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	dd06      	ble.n	800b502 <pbuf_realloc+0x8e>
 800b4f4:	4b2f      	ldr	r3, [pc, #188]	; (800b5b4 <pbuf_realloc+0x140>)
 800b4f6:	f240 220b 	movw	r2, #523	; 0x20b
 800b4fa:	4932      	ldr	r1, [pc, #200]	; (800b5c4 <pbuf_realloc+0x150>)
 800b4fc:	482f      	ldr	r0, [pc, #188]	; (800b5bc <pbuf_realloc+0x148>)
 800b4fe:	f004 ff63 	bl	80103c8 <iprintf>
    q->tot_len += (u16_t)grow;
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	891a      	ldrh	r2, [r3, #8]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	b29b      	uxth	r3, r3
 800b50a:	4413      	add	r3, r2
 800b50c:	b29a      	uxth	r2, r3
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d106      	bne.n	800b52c <pbuf_realloc+0xb8>
 800b51e:	4b25      	ldr	r3, [pc, #148]	; (800b5b4 <pbuf_realloc+0x140>)
 800b520:	f240 220f 	movw	r2, #527	; 0x20f
 800b524:	4928      	ldr	r1, [pc, #160]	; (800b5c8 <pbuf_realloc+0x154>)
 800b526:	4825      	ldr	r0, [pc, #148]	; (800b5bc <pbuf_realloc+0x148>)
 800b528:	f004 ff4e 	bl	80103c8 <iprintf>
  while (rem_len > q->len) {
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	895b      	ldrh	r3, [r3, #10]
 800b530:	8a7a      	ldrh	r2, [r7, #18]
 800b532:	429a      	cmp	r2, r3
 800b534:	d8d4      	bhi.n	800b4e0 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	7b1b      	ldrb	r3, [r3, #12]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d122      	bne.n	800b584 <pbuf_realloc+0x110>
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	895b      	ldrh	r3, [r3, #10]
 800b542:	8a7a      	ldrh	r2, [r7, #18]
 800b544:	429a      	cmp	r2, r3
 800b546:	d01d      	beq.n	800b584 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	7b5b      	ldrb	r3, [r3, #13]
 800b54c:	f003 0302 	and.w	r3, r3, #2
 800b550:	2b00      	cmp	r3, #0
 800b552:	d117      	bne.n	800b584 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	461a      	mov	r2, r3
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	1ad3      	subs	r3, r2, r3
 800b55e:	b29a      	uxth	r2, r3
 800b560:	8a7b      	ldrh	r3, [r7, #18]
 800b562:	4413      	add	r3, r2
 800b564:	b29b      	uxth	r3, r3
 800b566:	4619      	mov	r1, r3
 800b568:	6978      	ldr	r0, [r7, #20]
 800b56a:	f7ff f8dd 	bl	800a728 <mem_trim>
 800b56e:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d106      	bne.n	800b584 <pbuf_realloc+0x110>
 800b576:	4b0f      	ldr	r3, [pc, #60]	; (800b5b4 <pbuf_realloc+0x140>)
 800b578:	f240 221d 	movw	r2, #541	; 0x21d
 800b57c:	4913      	ldr	r1, [pc, #76]	; (800b5cc <pbuf_realloc+0x158>)
 800b57e:	480f      	ldr	r0, [pc, #60]	; (800b5bc <pbuf_realloc+0x148>)
 800b580:	f004 ff22 	bl	80103c8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	8a7a      	ldrh	r2, [r7, #18]
 800b588:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	895a      	ldrh	r2, [r3, #10]
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d004      	beq.n	800b5a4 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f000 f8dc 	bl	800b75c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	601a      	str	r2, [r3, #0]
 800b5aa:	e000      	b.n	800b5ae <pbuf_realloc+0x13a>
    return;
 800b5ac:	bf00      	nop

}
 800b5ae:	3718      	adds	r7, #24
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd80      	pop	{r7, pc}
 800b5b4:	08011be0 	.word	0x08011be0
 800b5b8:	08011d9c 	.word	0x08011d9c
 800b5bc:	08011c2c 	.word	0x08011c2c
 800b5c0:	08011db4 	.word	0x08011db4
 800b5c4:	08011dd0 	.word	0x08011dd0
 800b5c8:	08011de4 	.word	0x08011de4
 800b5cc:	08011dfc 	.word	0x08011dfc

0800b5d0 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	460b      	mov	r3, r1
 800b5da:	807b      	strh	r3, [r7, #2]
 800b5dc:	4613      	mov	r3, r2
 800b5de:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d106      	bne.n	800b5f4 <pbuf_header_impl+0x24>
 800b5e6:	4b46      	ldr	r3, [pc, #280]	; (800b700 <pbuf_header_impl+0x130>)
 800b5e8:	f240 223f 	movw	r2, #575	; 0x23f
 800b5ec:	4945      	ldr	r1, [pc, #276]	; (800b704 <pbuf_header_impl+0x134>)
 800b5ee:	4846      	ldr	r0, [pc, #280]	; (800b708 <pbuf_header_impl+0x138>)
 800b5f0:	f004 feea 	bl	80103c8 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800b5f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d002      	beq.n	800b602 <pbuf_header_impl+0x32>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d101      	bne.n	800b606 <pbuf_header_impl+0x36>
    return 0;
 800b602:	2300      	movs	r3, #0
 800b604:	e078      	b.n	800b6f8 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800b606:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	da10      	bge.n	800b630 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800b60e:	887b      	ldrh	r3, [r7, #2]
 800b610:	425b      	negs	r3, r3
 800b612:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	895b      	ldrh	r3, [r3, #10]
 800b618:	89fa      	ldrh	r2, [r7, #14]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d90a      	bls.n	800b634 <pbuf_header_impl+0x64>
 800b61e:	4b38      	ldr	r3, [pc, #224]	; (800b700 <pbuf_header_impl+0x130>)
 800b620:	f240 2247 	movw	r2, #583	; 0x247
 800b624:	4939      	ldr	r1, [pc, #228]	; (800b70c <pbuf_header_impl+0x13c>)
 800b626:	4838      	ldr	r0, [pc, #224]	; (800b708 <pbuf_header_impl+0x138>)
 800b628:	f004 fece 	bl	80103c8 <iprintf>
 800b62c:	2301      	movs	r3, #1
 800b62e:	e063      	b.n	800b6f8 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800b630:	887b      	ldrh	r3, [r7, #2]
 800b632:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	7b1b      	ldrb	r3, [r3, #12]
 800b638:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	685b      	ldr	r3, [r3, #4]
 800b63e:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800b640:	89bb      	ldrh	r3, [r7, #12]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d002      	beq.n	800b64c <pbuf_header_impl+0x7c>
 800b646:	89bb      	ldrh	r3, [r7, #12]
 800b648:	2b03      	cmp	r3, #3
 800b64a:	d112      	bne.n	800b672 <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	685a      	ldr	r2, [r3, #4]
 800b650:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b654:	425b      	negs	r3, r3
 800b656:	441a      	add	r2, r3
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	685a      	ldr	r2, [r3, #4]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	3310      	adds	r3, #16
 800b664:	429a      	cmp	r2, r3
 800b666:	d238      	bcs.n	800b6da <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	68ba      	ldr	r2, [r7, #8]
 800b66c:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800b66e:	2301      	movs	r3, #1
 800b670:	e042      	b.n	800b6f8 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800b672:	89bb      	ldrh	r3, [r7, #12]
 800b674:	2b02      	cmp	r3, #2
 800b676:	d002      	beq.n	800b67e <pbuf_header_impl+0xae>
 800b678:	89bb      	ldrh	r3, [r7, #12]
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d124      	bne.n	800b6c8 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800b67e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b682:	2b00      	cmp	r3, #0
 800b684:	da0d      	bge.n	800b6a2 <pbuf_header_impl+0xd2>
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	895b      	ldrh	r3, [r3, #10]
 800b68a:	89fa      	ldrh	r2, [r7, #14]
 800b68c:	429a      	cmp	r2, r3
 800b68e:	d808      	bhi.n	800b6a2 <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b698:	425b      	negs	r3, r3
 800b69a:	441a      	add	r2, r3
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	605a      	str	r2, [r3, #4]
 800b6a0:	e011      	b.n	800b6c6 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800b6a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	dd0b      	ble.n	800b6c2 <pbuf_header_impl+0xf2>
 800b6aa:	787b      	ldrb	r3, [r7, #1]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d008      	beq.n	800b6c2 <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	685a      	ldr	r2, [r3, #4]
 800b6b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b6b8:	425b      	negs	r3, r3
 800b6ba:	441a      	add	r2, r3
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	605a      	str	r2, [r3, #4]
 800b6c0:	e001      	b.n	800b6c6 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e018      	b.n	800b6f8 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800b6c6:	e008      	b.n	800b6da <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800b6c8:	4b0d      	ldr	r3, [pc, #52]	; (800b700 <pbuf_header_impl+0x130>)
 800b6ca:	f240 2277 	movw	r2, #631	; 0x277
 800b6ce:	4910      	ldr	r1, [pc, #64]	; (800b710 <pbuf_header_impl+0x140>)
 800b6d0:	480d      	ldr	r0, [pc, #52]	; (800b708 <pbuf_header_impl+0x138>)
 800b6d2:	f004 fe79 	bl	80103c8 <iprintf>
    return 1;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	e00e      	b.n	800b6f8 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	895a      	ldrh	r2, [r3, #10]
 800b6de:	887b      	ldrh	r3, [r7, #2]
 800b6e0:	4413      	add	r3, r2
 800b6e2:	b29a      	uxth	r2, r3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	891a      	ldrh	r2, [r3, #8]
 800b6ec:	887b      	ldrh	r3, [r7, #2]
 800b6ee:	4413      	add	r3, r2
 800b6f0:	b29a      	uxth	r2, r3
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800b6f6:	2300      	movs	r3, #0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3710      	adds	r7, #16
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}
 800b700:	08011be0 	.word	0x08011be0
 800b704:	08011e18 	.word	0x08011e18
 800b708:	08011c2c 	.word	0x08011c2c
 800b70c:	08011e24 	.word	0x08011e24
 800b710:	08011e44 	.word	0x08011e44

0800b714 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
 800b71c:	460b      	mov	r3, r1
 800b71e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800b720:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b724:	2200      	movs	r2, #0
 800b726:	4619      	mov	r1, r3
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f7ff ff51 	bl	800b5d0 <pbuf_header_impl>
 800b72e:	4603      	mov	r3, r0
}
 800b730:	4618      	mov	r0, r3
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	460b      	mov	r3, r1
 800b742:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800b744:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b748:	2201      	movs	r2, #1
 800b74a:	4619      	mov	r1, r3
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f7ff ff3f 	bl	800b5d0 <pbuf_header_impl>
 800b752:	4603      	mov	r3, r0
}
 800b754:	4618      	mov	r0, r3
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b086      	sub	sp, #24
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d10b      	bne.n	800b782 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d106      	bne.n	800b77e <pbuf_free+0x22>
 800b770:	4b3e      	ldr	r3, [pc, #248]	; (800b86c <pbuf_free+0x110>)
 800b772:	f240 22d2 	movw	r2, #722	; 0x2d2
 800b776:	493e      	ldr	r1, [pc, #248]	; (800b870 <pbuf_free+0x114>)
 800b778:	483e      	ldr	r0, [pc, #248]	; (800b874 <pbuf_free+0x118>)
 800b77a:	f004 fe25 	bl	80103c8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800b77e:	2300      	movs	r3, #0
 800b780:	e070      	b.n	800b864 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	7b1b      	ldrb	r3, [r3, #12]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d012      	beq.n	800b7b0 <pbuf_free+0x54>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	7b1b      	ldrb	r3, [r3, #12]
 800b78e:	2b01      	cmp	r3, #1
 800b790:	d00e      	beq.n	800b7b0 <pbuf_free+0x54>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	7b1b      	ldrb	r3, [r3, #12]
 800b796:	2b02      	cmp	r3, #2
 800b798:	d00a      	beq.n	800b7b0 <pbuf_free+0x54>
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	7b1b      	ldrb	r3, [r3, #12]
 800b79e:	2b03      	cmp	r3, #3
 800b7a0:	d006      	beq.n	800b7b0 <pbuf_free+0x54>
 800b7a2:	4b32      	ldr	r3, [pc, #200]	; (800b86c <pbuf_free+0x110>)
 800b7a4:	f240 22de 	movw	r2, #734	; 0x2de
 800b7a8:	4933      	ldr	r1, [pc, #204]	; (800b878 <pbuf_free+0x11c>)
 800b7aa:	4832      	ldr	r0, [pc, #200]	; (800b874 <pbuf_free+0x118>)
 800b7ac:	f004 fe0c 	bl	80103c8 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800b7b4:	e052      	b.n	800b85c <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	89db      	ldrh	r3, [r3, #14]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d106      	bne.n	800b7cc <pbuf_free+0x70>
 800b7be:	4b2b      	ldr	r3, [pc, #172]	; (800b86c <pbuf_free+0x110>)
 800b7c0:	f240 22eb 	movw	r2, #747	; 0x2eb
 800b7c4:	492d      	ldr	r1, [pc, #180]	; (800b87c <pbuf_free+0x120>)
 800b7c6:	482b      	ldr	r0, [pc, #172]	; (800b874 <pbuf_free+0x118>)
 800b7c8:	f004 fdfe 	bl	80103c8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	89db      	ldrh	r3, [r3, #14]
 800b7d0:	3b01      	subs	r3, #1
 800b7d2:	b29a      	uxth	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	81da      	strh	r2, [r3, #14]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	89db      	ldrh	r3, [r3, #14]
 800b7dc:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800b7de:	8abb      	ldrh	r3, [r7, #20]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d139      	bne.n	800b858 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	7b1b      	ldrb	r3, [r3, #12]
 800b7ee:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	7b5b      	ldrb	r3, [r3, #13]
 800b7f4:	f003 0302 	and.w	r3, r3, #2
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d011      	beq.n	800b820 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	691b      	ldr	r3, [r3, #16]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d106      	bne.n	800b816 <pbuf_free+0xba>
 800b808:	4b18      	ldr	r3, [pc, #96]	; (800b86c <pbuf_free+0x110>)
 800b80a:	f240 22f9 	movw	r2, #761	; 0x2f9
 800b80e:	491c      	ldr	r1, [pc, #112]	; (800b880 <pbuf_free+0x124>)
 800b810:	4818      	ldr	r0, [pc, #96]	; (800b874 <pbuf_free+0x118>)
 800b812:	f004 fdd9 	bl	80103c8 <iprintf>
        pc->custom_free_function(p);
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	691b      	ldr	r3, [r3, #16]
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	4798      	blx	r3
 800b81e:	e015      	b.n	800b84c <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800b820:	89fb      	ldrh	r3, [r7, #14]
 800b822:	2b03      	cmp	r3, #3
 800b824:	d104      	bne.n	800b830 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 800b826:	6879      	ldr	r1, [r7, #4]
 800b828:	2005      	movs	r0, #5
 800b82a:	f7ff fa49 	bl	800acc0 <memp_free>
 800b82e:	e00d      	b.n	800b84c <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800b830:	89fb      	ldrh	r3, [r7, #14]
 800b832:	2b01      	cmp	r3, #1
 800b834:	d002      	beq.n	800b83c <pbuf_free+0xe0>
 800b836:	89fb      	ldrh	r3, [r7, #14]
 800b838:	2b02      	cmp	r3, #2
 800b83a:	d104      	bne.n	800b846 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 800b83c:	6879      	ldr	r1, [r7, #4]
 800b83e:	2004      	movs	r0, #4
 800b840:	f7ff fa3e 	bl	800acc0 <memp_free>
 800b844:	e002      	b.n	800b84c <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f7fe ff0c 	bl	800a664 <mem_free>
        }
      }
      count++;
 800b84c:	7dfb      	ldrb	r3, [r7, #23]
 800b84e:	3301      	adds	r3, #1
 800b850:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	607b      	str	r3, [r7, #4]
 800b856:	e001      	b.n	800b85c <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800b858:	2300      	movs	r3, #0
 800b85a:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1a9      	bne.n	800b7b6 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800b862:	7dfb      	ldrb	r3, [r7, #23]
}
 800b864:	4618      	mov	r0, r3
 800b866:	3718      	adds	r7, #24
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	08011be0 	.word	0x08011be0
 800b870:	08011e18 	.word	0x08011e18
 800b874:	08011c2c 	.word	0x08011c2c
 800b878:	08011e54 	.word	0x08011e54
 800b87c:	08011e6c 	.word	0x08011e6c
 800b880:	08011e84 	.word	0x08011e84

0800b884 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800b884:	b480      	push	{r7}
 800b886:	b085      	sub	sp, #20
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800b88c:	2300      	movs	r3, #0
 800b88e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800b890:	e005      	b.n	800b89e <pbuf_clen+0x1a>
    ++len;
 800b892:	89fb      	ldrh	r3, [r7, #14]
 800b894:	3301      	adds	r3, #1
 800b896:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1f6      	bne.n	800b892 <pbuf_clen+0xe>
  }
  return len;
 800b8a4:	89fb      	ldrh	r3, [r7, #14]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3714      	adds	r7, #20
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr
	...

0800b8b4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b082      	sub	sp, #8
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d010      	beq.n	800b8e4 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	89db      	ldrh	r3, [r3, #14]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	b29a      	uxth	r2, r3
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	89db      	ldrh	r3, [r3, #14]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d106      	bne.n	800b8e4 <pbuf_ref+0x30>
 800b8d6:	4b05      	ldr	r3, [pc, #20]	; (800b8ec <pbuf_ref+0x38>)
 800b8d8:	f240 3239 	movw	r2, #825	; 0x339
 800b8dc:	4904      	ldr	r1, [pc, #16]	; (800b8f0 <pbuf_ref+0x3c>)
 800b8de:	4805      	ldr	r0, [pc, #20]	; (800b8f4 <pbuf_ref+0x40>)
 800b8e0:	f004 fd72 	bl	80103c8 <iprintf>
  }
}
 800b8e4:	bf00      	nop
 800b8e6:	3708      	adds	r7, #8
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}
 800b8ec:	08011be0 	.word	0x08011be0
 800b8f0:	08011ea8 	.word	0x08011ea8
 800b8f4:	08011c2c 	.word	0x08011c2c

0800b8f8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b084      	sub	sp, #16
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d002      	beq.n	800b90e <pbuf_cat+0x16>
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d107      	bne.n	800b91e <pbuf_cat+0x26>
 800b90e:	4b20      	ldr	r3, [pc, #128]	; (800b990 <pbuf_cat+0x98>)
 800b910:	f240 324d 	movw	r2, #845	; 0x34d
 800b914:	491f      	ldr	r1, [pc, #124]	; (800b994 <pbuf_cat+0x9c>)
 800b916:	4820      	ldr	r0, [pc, #128]	; (800b998 <pbuf_cat+0xa0>)
 800b918:	f004 fd56 	bl	80103c8 <iprintf>
 800b91c:	e034      	b.n	800b988 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	60fb      	str	r3, [r7, #12]
 800b922:	e00a      	b.n	800b93a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	891a      	ldrh	r2, [r3, #8]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	891b      	ldrh	r3, [r3, #8]
 800b92c:	4413      	add	r3, r2
 800b92e:	b29a      	uxth	r2, r3
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	60fb      	str	r3, [r7, #12]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d1f0      	bne.n	800b924 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	891a      	ldrh	r2, [r3, #8]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	895b      	ldrh	r3, [r3, #10]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d006      	beq.n	800b95c <pbuf_cat+0x64>
 800b94e:	4b10      	ldr	r3, [pc, #64]	; (800b990 <pbuf_cat+0x98>)
 800b950:	f240 3255 	movw	r2, #853	; 0x355
 800b954:	4911      	ldr	r1, [pc, #68]	; (800b99c <pbuf_cat+0xa4>)
 800b956:	4810      	ldr	r0, [pc, #64]	; (800b998 <pbuf_cat+0xa0>)
 800b958:	f004 fd36 	bl	80103c8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d006      	beq.n	800b972 <pbuf_cat+0x7a>
 800b964:	4b0a      	ldr	r3, [pc, #40]	; (800b990 <pbuf_cat+0x98>)
 800b966:	f240 3256 	movw	r2, #854	; 0x356
 800b96a:	490d      	ldr	r1, [pc, #52]	; (800b9a0 <pbuf_cat+0xa8>)
 800b96c:	480a      	ldr	r0, [pc, #40]	; (800b998 <pbuf_cat+0xa0>)
 800b96e:	f004 fd2b 	bl	80103c8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	891a      	ldrh	r2, [r3, #8]
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	891b      	ldrh	r3, [r3, #8]
 800b97a:	4413      	add	r3, r2
 800b97c:	b29a      	uxth	r2, r3
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	683a      	ldr	r2, [r7, #0]
 800b986:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800b988:	3710      	adds	r7, #16
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	08011be0 	.word	0x08011be0
 800b994:	08011ebc 	.word	0x08011ebc
 800b998:	08011c2c 	.word	0x08011c2c
 800b99c:	08011ef4 	.word	0x08011ef4
 800b9a0:	08011f24 	.word	0x08011f24

0800b9a4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
 800b9ac:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800b9ae:	6839      	ldr	r1, [r7, #0]
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	f7ff ffa1 	bl	800b8f8 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800b9b6:	6838      	ldr	r0, [r7, #0]
 800b9b8:	f7ff ff7c 	bl	800b8b4 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800b9bc:	bf00      	nop
 800b9be:	3708      	adds	r7, #8
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
 800b9cc:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	81fb      	strh	r3, [r7, #14]
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d008      	beq.n	800b9ee <pbuf_copy+0x2a>
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d005      	beq.n	800b9ee <pbuf_copy+0x2a>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	891a      	ldrh	r2, [r3, #8]
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	891b      	ldrh	r3, [r3, #8]
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	d209      	bcs.n	800ba02 <pbuf_copy+0x3e>
 800b9ee:	4b54      	ldr	r3, [pc, #336]	; (800bb40 <pbuf_copy+0x17c>)
 800b9f0:	f240 32bd 	movw	r2, #957	; 0x3bd
 800b9f4:	4953      	ldr	r1, [pc, #332]	; (800bb44 <pbuf_copy+0x180>)
 800b9f6:	4854      	ldr	r0, [pc, #336]	; (800bb48 <pbuf_copy+0x184>)
 800b9f8:	f004 fce6 	bl	80103c8 <iprintf>
 800b9fc:	f06f 030f 	mvn.w	r3, #15
 800ba00:	e099      	b.n	800bb36 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	895b      	ldrh	r3, [r3, #10]
 800ba06:	461a      	mov	r2, r3
 800ba08:	89fb      	ldrh	r3, [r7, #14]
 800ba0a:	1ad2      	subs	r2, r2, r3
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	895b      	ldrh	r3, [r3, #10]
 800ba10:	4619      	mov	r1, r3
 800ba12:	89bb      	ldrh	r3, [r7, #12]
 800ba14:	1acb      	subs	r3, r1, r3
 800ba16:	429a      	cmp	r2, r3
 800ba18:	db05      	blt.n	800ba26 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	895a      	ldrh	r2, [r3, #10]
 800ba1e:	89bb      	ldrh	r3, [r7, #12]
 800ba20:	1ad3      	subs	r3, r2, r3
 800ba22:	817b      	strh	r3, [r7, #10]
 800ba24:	e004      	b.n	800ba30 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	895a      	ldrh	r2, [r3, #10]
 800ba2a:	89fb      	ldrh	r3, [r7, #14]
 800ba2c:	1ad3      	subs	r3, r2, r3
 800ba2e:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	685a      	ldr	r2, [r3, #4]
 800ba34:	89fb      	ldrh	r3, [r7, #14]
 800ba36:	18d0      	adds	r0, r2, r3
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	685a      	ldr	r2, [r3, #4]
 800ba3c:	89bb      	ldrh	r3, [r7, #12]
 800ba3e:	4413      	add	r3, r2
 800ba40:	897a      	ldrh	r2, [r7, #10]
 800ba42:	4619      	mov	r1, r3
 800ba44:	f004 fcad 	bl	80103a2 <memcpy>
    offset_to += len;
 800ba48:	89fa      	ldrh	r2, [r7, #14]
 800ba4a:	897b      	ldrh	r3, [r7, #10]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800ba50:	89ba      	ldrh	r2, [r7, #12]
 800ba52:	897b      	ldrh	r3, [r7, #10]
 800ba54:	4413      	add	r3, r2
 800ba56:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	895b      	ldrh	r3, [r3, #10]
 800ba5c:	89fa      	ldrh	r2, [r7, #14]
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	d906      	bls.n	800ba70 <pbuf_copy+0xac>
 800ba62:	4b37      	ldr	r3, [pc, #220]	; (800bb40 <pbuf_copy+0x17c>)
 800ba64:	f240 32cd 	movw	r2, #973	; 0x3cd
 800ba68:	4938      	ldr	r1, [pc, #224]	; (800bb4c <pbuf_copy+0x188>)
 800ba6a:	4837      	ldr	r0, [pc, #220]	; (800bb48 <pbuf_copy+0x184>)
 800ba6c:	f004 fcac 	bl	80103c8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	895b      	ldrh	r3, [r3, #10]
 800ba74:	89ba      	ldrh	r2, [r7, #12]
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d906      	bls.n	800ba88 <pbuf_copy+0xc4>
 800ba7a:	4b31      	ldr	r3, [pc, #196]	; (800bb40 <pbuf_copy+0x17c>)
 800ba7c:	f240 32ce 	movw	r2, #974	; 0x3ce
 800ba80:	4933      	ldr	r1, [pc, #204]	; (800bb50 <pbuf_copy+0x18c>)
 800ba82:	4831      	ldr	r0, [pc, #196]	; (800bb48 <pbuf_copy+0x184>)
 800ba84:	f004 fca0 	bl	80103c8 <iprintf>
    if (offset_from >= p_from->len) {
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	895b      	ldrh	r3, [r3, #10]
 800ba8c:	89ba      	ldrh	r2, [r7, #12]
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d304      	bcc.n	800ba9c <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800ba92:	2300      	movs	r3, #0
 800ba94:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	895b      	ldrh	r3, [r3, #10]
 800baa0:	89fa      	ldrh	r2, [r7, #14]
 800baa2:	429a      	cmp	r2, r3
 800baa4:	d114      	bne.n	800bad0 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800baa6:	2300      	movs	r3, #0
 800baa8:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d10c      	bne.n	800bad0 <pbuf_copy+0x10c>
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d009      	beq.n	800bad0 <pbuf_copy+0x10c>
 800babc:	4b20      	ldr	r3, [pc, #128]	; (800bb40 <pbuf_copy+0x17c>)
 800babe:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800bac2:	4924      	ldr	r1, [pc, #144]	; (800bb54 <pbuf_copy+0x190>)
 800bac4:	4820      	ldr	r0, [pc, #128]	; (800bb48 <pbuf_copy+0x184>)
 800bac6:	f004 fc7f 	bl	80103c8 <iprintf>
 800baca:	f06f 030f 	mvn.w	r3, #15
 800bace:	e032      	b.n	800bb36 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d013      	beq.n	800bafe <pbuf_copy+0x13a>
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	895a      	ldrh	r2, [r3, #10]
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	891b      	ldrh	r3, [r3, #8]
 800bade:	429a      	cmp	r2, r3
 800bae0:	d10d      	bne.n	800bafe <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d009      	beq.n	800bafe <pbuf_copy+0x13a>
 800baea:	4b15      	ldr	r3, [pc, #84]	; (800bb40 <pbuf_copy+0x17c>)
 800baec:	f240 32de 	movw	r2, #990	; 0x3de
 800baf0:	4919      	ldr	r1, [pc, #100]	; (800bb58 <pbuf_copy+0x194>)
 800baf2:	4815      	ldr	r0, [pc, #84]	; (800bb48 <pbuf_copy+0x184>)
 800baf4:	f004 fc68 	bl	80103c8 <iprintf>
 800baf8:	f06f 0305 	mvn.w	r3, #5
 800bafc:	e01b      	b.n	800bb36 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d013      	beq.n	800bb2c <pbuf_copy+0x168>
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	895a      	ldrh	r2, [r3, #10]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	891b      	ldrh	r3, [r3, #8]
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d10d      	bne.n	800bb2c <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d009      	beq.n	800bb2c <pbuf_copy+0x168>
 800bb18:	4b09      	ldr	r3, [pc, #36]	; (800bb40 <pbuf_copy+0x17c>)
 800bb1a:	f240 32e3 	movw	r2, #995	; 0x3e3
 800bb1e:	490e      	ldr	r1, [pc, #56]	; (800bb58 <pbuf_copy+0x194>)
 800bb20:	4809      	ldr	r0, [pc, #36]	; (800bb48 <pbuf_copy+0x184>)
 800bb22:	f004 fc51 	bl	80103c8 <iprintf>
 800bb26:	f06f 0305 	mvn.w	r3, #5
 800bb2a:	e004      	b.n	800bb36 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f47f af67 	bne.w	800ba02 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800bb34:	2300      	movs	r3, #0
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
 800bb3e:	bf00      	nop
 800bb40:	08011be0 	.word	0x08011be0
 800bb44:	08011f70 	.word	0x08011f70
 800bb48:	08011c2c 	.word	0x08011c2c
 800bb4c:	08011fa0 	.word	0x08011fa0
 800bb50:	08011fb8 	.word	0x08011fb8
 800bb54:	08011fd4 	.word	0x08011fd4
 800bb58:	08011fe4 	.word	0x08011fe4

0800bb5c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b088      	sub	sp, #32
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	4613      	mov	r3, r2
 800bb68:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  u16_t buf_copy_len;
  u16_t total_copy_len = len;
 800bb6a:	88fb      	ldrh	r3, [r7, #6]
 800bb6c:	833b      	strh	r3, [r7, #24]
  u16_t copied_total = 0;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d109      	bne.n	800bb8c <pbuf_take+0x30>
 800bb78:	4b3a      	ldr	r3, [pc, #232]	; (800bc64 <pbuf_take+0x108>)
 800bb7a:	f240 4284 	movw	r2, #1156	; 0x484
 800bb7e:	493a      	ldr	r1, [pc, #232]	; (800bc68 <pbuf_take+0x10c>)
 800bb80:	483a      	ldr	r0, [pc, #232]	; (800bc6c <pbuf_take+0x110>)
 800bb82:	f004 fc21 	bl	80103c8 <iprintf>
 800bb86:	f06f 030f 	mvn.w	r3, #15
 800bb8a:	e066      	b.n	800bc5a <pbuf_take+0xfe>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d109      	bne.n	800bba6 <pbuf_take+0x4a>
 800bb92:	4b34      	ldr	r3, [pc, #208]	; (800bc64 <pbuf_take+0x108>)
 800bb94:	f240 4285 	movw	r2, #1157	; 0x485
 800bb98:	4935      	ldr	r1, [pc, #212]	; (800bc70 <pbuf_take+0x114>)
 800bb9a:	4834      	ldr	r0, [pc, #208]	; (800bc6c <pbuf_take+0x110>)
 800bb9c:	f004 fc14 	bl	80103c8 <iprintf>
 800bba0:	f06f 030f 	mvn.w	r3, #15
 800bba4:	e059      	b.n	800bc5a <pbuf_take+0xfe>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	891b      	ldrh	r3, [r3, #8]
 800bbaa:	88fa      	ldrh	r2, [r7, #6]
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d909      	bls.n	800bbc4 <pbuf_take+0x68>
 800bbb0:	4b2c      	ldr	r3, [pc, #176]	; (800bc64 <pbuf_take+0x108>)
 800bbb2:	f240 4286 	movw	r2, #1158	; 0x486
 800bbb6:	492f      	ldr	r1, [pc, #188]	; (800bc74 <pbuf_take+0x118>)
 800bbb8:	482c      	ldr	r0, [pc, #176]	; (800bc6c <pbuf_take+0x110>)
 800bbba:	f004 fc05 	bl	80103c8 <iprintf>
 800bbbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bbc2:	e04a      	b.n	800bc5a <pbuf_take+0xfe>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d007      	beq.n	800bbda <pbuf_take+0x7e>
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d004      	beq.n	800bbda <pbuf_take+0x7e>
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	891b      	ldrh	r3, [r3, #8]
 800bbd4:	88fa      	ldrh	r2, [r7, #6]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d902      	bls.n	800bbe0 <pbuf_take+0x84>
    return ERR_ARG;
 800bbda:	f06f 030f 	mvn.w	r3, #15
 800bbde:	e03c      	b.n	800bc5a <pbuf_take+0xfe>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	61fb      	str	r3, [r7, #28]
 800bbe4:	e027      	b.n	800bc36 <pbuf_take+0xda>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800bbe6:	69fb      	ldr	r3, [r7, #28]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d106      	bne.n	800bbfa <pbuf_take+0x9e>
 800bbec:	4b1d      	ldr	r3, [pc, #116]	; (800bc64 <pbuf_take+0x108>)
 800bbee:	f240 428e 	movw	r2, #1166	; 0x48e
 800bbf2:	4921      	ldr	r1, [pc, #132]	; (800bc78 <pbuf_take+0x11c>)
 800bbf4:	481d      	ldr	r0, [pc, #116]	; (800bc6c <pbuf_take+0x110>)
 800bbf6:	f004 fbe7 	bl	80103c8 <iprintf>
    buf_copy_len = total_copy_len;
 800bbfa:	8b3b      	ldrh	r3, [r7, #24]
 800bbfc:	837b      	strh	r3, [r7, #26]
    if (buf_copy_len > p->len) {
 800bbfe:	69fb      	ldr	r3, [r7, #28]
 800bc00:	895b      	ldrh	r3, [r3, #10]
 800bc02:	8b7a      	ldrh	r2, [r7, #26]
 800bc04:	429a      	cmp	r2, r3
 800bc06:	d902      	bls.n	800bc0e <pbuf_take+0xb2>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800bc08:	69fb      	ldr	r3, [r7, #28]
 800bc0a:	895b      	ldrh	r3, [r3, #10]
 800bc0c:	837b      	strh	r3, [r7, #26]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char*)dataptr)[copied_total], buf_copy_len);
 800bc0e:	69fb      	ldr	r3, [r7, #28]
 800bc10:	6858      	ldr	r0, [r3, #4]
 800bc12:	8afb      	ldrh	r3, [r7, #22]
 800bc14:	68ba      	ldr	r2, [r7, #8]
 800bc16:	4413      	add	r3, r2
 800bc18:	8b7a      	ldrh	r2, [r7, #26]
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	f004 fbc1 	bl	80103a2 <memcpy>
    total_copy_len -= buf_copy_len;
 800bc20:	8b3a      	ldrh	r2, [r7, #24]
 800bc22:	8b7b      	ldrh	r3, [r7, #26]
 800bc24:	1ad3      	subs	r3, r2, r3
 800bc26:	833b      	strh	r3, [r7, #24]
    copied_total += buf_copy_len;
 800bc28:	8afa      	ldrh	r2, [r7, #22]
 800bc2a:	8b7b      	ldrh	r3, [r7, #26]
 800bc2c:	4413      	add	r3, r2
 800bc2e:	82fb      	strh	r3, [r7, #22]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800bc30:	69fb      	ldr	r3, [r7, #28]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	61fb      	str	r3, [r7, #28]
 800bc36:	8b3b      	ldrh	r3, [r7, #24]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d1d4      	bne.n	800bbe6 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800bc3c:	8b3b      	ldrh	r3, [r7, #24]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d103      	bne.n	800bc4a <pbuf_take+0xee>
 800bc42:	8afa      	ldrh	r2, [r7, #22]
 800bc44:	88fb      	ldrh	r3, [r7, #6]
 800bc46:	429a      	cmp	r2, r3
 800bc48:	d006      	beq.n	800bc58 <pbuf_take+0xfc>
 800bc4a:	4b06      	ldr	r3, [pc, #24]	; (800bc64 <pbuf_take+0x108>)
 800bc4c:	f240 4299 	movw	r2, #1177	; 0x499
 800bc50:	490a      	ldr	r1, [pc, #40]	; (800bc7c <pbuf_take+0x120>)
 800bc52:	4806      	ldr	r0, [pc, #24]	; (800bc6c <pbuf_take+0x110>)
 800bc54:	f004 fbb8 	bl	80103c8 <iprintf>
  return ERR_OK;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3720      	adds	r7, #32
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	08011be0 	.word	0x08011be0
 800bc68:	08012054 	.word	0x08012054
 800bc6c:	08011c2c 	.word	0x08011c2c
 800bc70:	0801206c 	.word	0x0801206c
 800bc74:	08012088 	.word	0x08012088
 800bc78:	080120a8 	.word	0x080120a8
 800bc7c:	080120c0 	.word	0x080120c0

0800bc80 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b084      	sub	sp, #16
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	685b      	ldr	r3, [r3, #4]
 800bc90:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	687a      	ldr	r2, [r7, #4]
 800bc98:	4903      	ldr	r1, [pc, #12]	; (800bca8 <cyclic_timer+0x28>)
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f000 f82e 	bl	800bcfc <sys_timeout>
}
 800bca0:	bf00      	nop
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	0800bc81 	.word	0x0800bc81

0800bcac <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b082      	sub	sp, #8
 800bcb0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	607b      	str	r3, [r7, #4]
 800bcb6:	e00e      	b.n	800bcd6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800bcb8:	4a0d      	ldr	r2, [pc, #52]	; (800bcf0 <sys_timeouts_init+0x44>)
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	00db      	lsls	r3, r3, #3
 800bcc4:	4a0a      	ldr	r2, [pc, #40]	; (800bcf0 <sys_timeouts_init+0x44>)
 800bcc6:	4413      	add	r3, r2
 800bcc8:	461a      	mov	r2, r3
 800bcca:	490a      	ldr	r1, [pc, #40]	; (800bcf4 <sys_timeouts_init+0x48>)
 800bccc:	f000 f816 	bl	800bcfc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	3301      	adds	r3, #1
 800bcd4:	607b      	str	r3, [r7, #4]
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d9ed      	bls.n	800bcb8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800bcdc:	f003 fa12 	bl	800f104 <sys_now>
 800bce0:	4602      	mov	r2, r0
 800bce2:	4b05      	ldr	r3, [pc, #20]	; (800bcf8 <sys_timeouts_init+0x4c>)
 800bce4:	601a      	str	r2, [r3, #0]
}
 800bce6:	bf00      	nop
 800bce8:	3708      	adds	r7, #8
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
 800bcee:	bf00      	nop
 800bcf0:	080129b4 	.word	0x080129b4
 800bcf4:	0800bc81 	.word	0x0800bc81
 800bcf8:	240000e0 	.word	0x240000e0

0800bcfc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b088      	sub	sp, #32
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800bd08:	2003      	movs	r0, #3
 800bd0a:	f7fe ff69 	bl	800abe0 <memp_malloc>
 800bd0e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d10a      	bne.n	800bd2c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	f040 8084 	bne.w	800be26 <sys_timeout+0x12a>
 800bd1e:	4b44      	ldr	r3, [pc, #272]	; (800be30 <sys_timeout+0x134>)
 800bd20:	22d4      	movs	r2, #212	; 0xd4
 800bd22:	4944      	ldr	r1, [pc, #272]	; (800be34 <sys_timeout+0x138>)
 800bd24:	4844      	ldr	r0, [pc, #272]	; (800be38 <sys_timeout+0x13c>)
 800bd26:	f004 fb4f 	bl	80103c8 <iprintf>
    return;
 800bd2a:	e07c      	b.n	800be26 <sys_timeout+0x12a>
  }

  now = sys_now();
 800bd2c:	f003 f9ea 	bl	800f104 <sys_now>
 800bd30:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800bd32:	4b42      	ldr	r3, [pc, #264]	; (800be3c <sys_timeout+0x140>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d105      	bne.n	800bd46 <sys_timeout+0x4a>
    diff = 0;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800bd3e:	4a40      	ldr	r2, [pc, #256]	; (800be40 <sys_timeout+0x144>)
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	6013      	str	r3, [r2, #0]
 800bd44:	e004      	b.n	800bd50 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800bd46:	4b3e      	ldr	r3, [pc, #248]	; (800be40 <sys_timeout+0x144>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	693a      	ldr	r2, [r7, #16]
 800bd4c:	1ad3      	subs	r3, r2, r3
 800bd4e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	2200      	movs	r2, #0
 800bd54:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	68ba      	ldr	r2, [r7, #8]
 800bd5a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	687a      	ldr	r2, [r7, #4]
 800bd60:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800bd62:	68fa      	ldr	r2, [r7, #12]
 800bd64:	69bb      	ldr	r3, [r7, #24]
 800bd66:	441a      	add	r2, r3
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800bd6c:	4b33      	ldr	r3, [pc, #204]	; (800be3c <sys_timeout+0x140>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d103      	bne.n	800bd7c <sys_timeout+0x80>
    next_timeout = timeout;
 800bd74:	4a31      	ldr	r2, [pc, #196]	; (800be3c <sys_timeout+0x140>)
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	6013      	str	r3, [r2, #0]
    return;
 800bd7a:	e055      	b.n	800be28 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800bd7c:	4b2f      	ldr	r3, [pc, #188]	; (800be3c <sys_timeout+0x140>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	685b      	ldr	r3, [r3, #4]
 800bd82:	68fa      	ldr	r2, [r7, #12]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d20f      	bcs.n	800bda8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800bd88:	4b2c      	ldr	r3, [pc, #176]	; (800be3c <sys_timeout+0x140>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	6859      	ldr	r1, [r3, #4]
 800bd8e:	4b2b      	ldr	r3, [pc, #172]	; (800be3c <sys_timeout+0x140>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	68fa      	ldr	r2, [r7, #12]
 800bd94:	1a8a      	subs	r2, r1, r2
 800bd96:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800bd98:	4b28      	ldr	r3, [pc, #160]	; (800be3c <sys_timeout+0x140>)
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800bda0:	4a26      	ldr	r2, [pc, #152]	; (800be3c <sys_timeout+0x140>)
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	6013      	str	r3, [r2, #0]
 800bda6:	e03f      	b.n	800be28 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800bda8:	4b24      	ldr	r3, [pc, #144]	; (800be3c <sys_timeout+0x140>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	61fb      	str	r3, [r7, #28]
 800bdae:	e036      	b.n	800be1e <sys_timeout+0x122>
      timeout->time -= t->time;
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	685a      	ldr	r2, [r3, #4]
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	1ad2      	subs	r2, r2, r3
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800bdbe:	69fb      	ldr	r3, [r7, #28]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d006      	beq.n	800bdd4 <sys_timeout+0xd8>
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	685a      	ldr	r2, [r3, #4]
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	429a      	cmp	r2, r3
 800bdd2:	d921      	bls.n	800be18 <sys_timeout+0x11c>
        if (t->next != NULL) {
 800bdd4:	69fb      	ldr	r3, [r7, #28]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d009      	beq.n	800bdf0 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800bddc:	69fb      	ldr	r3, [r7, #28]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	6859      	ldr	r1, [r3, #4]
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	685a      	ldr	r2, [r3, #4]
 800bde6:	69fb      	ldr	r3, [r7, #28]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	1a8a      	subs	r2, r1, r2
 800bdec:	605a      	str	r2, [r3, #4]
 800bdee:	e00b      	b.n	800be08 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d206      	bcs.n	800be08 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800bdfa:	4b10      	ldr	r3, [pc, #64]	; (800be3c <sys_timeout+0x140>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	685a      	ldr	r2, [r3, #4]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	441a      	add	r2, r3
 800be04:	697b      	ldr	r3, [r7, #20]
 800be06:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800be08:	69fb      	ldr	r3, [r7, #28]
 800be0a:	681a      	ldr	r2, [r3, #0]
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	697a      	ldr	r2, [r7, #20]
 800be14:	601a      	str	r2, [r3, #0]
        break;
 800be16:	e007      	b.n	800be28 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800be18:	69fb      	ldr	r3, [r7, #28]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	61fb      	str	r3, [r7, #28]
 800be1e:	69fb      	ldr	r3, [r7, #28]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d1c5      	bne.n	800bdb0 <sys_timeout+0xb4>
 800be24:	e000      	b.n	800be28 <sys_timeout+0x12c>
    return;
 800be26:	bf00      	nop
      }
    }
  }
}
 800be28:	3720      	adds	r7, #32
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd80      	pop	{r7, pc}
 800be2e:	bf00      	nop
 800be30:	080120ec 	.word	0x080120ec
 800be34:	08012120 	.word	0x08012120
 800be38:	08012160 	.word	0x08012160
 800be3c:	240000dc 	.word	0x240000dc
 800be40:	240000e0 	.word	0x240000e0

0800be44 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b086      	sub	sp, #24
 800be48:	af00      	add	r7, sp, #0
  if (next_timeout) {
 800be4a:	4b21      	ldr	r3, [pc, #132]	; (800bed0 <sys_check_timeouts+0x8c>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d039      	beq.n	800bec6 <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 800be52:	f003 f957 	bl	800f104 <sys_now>
 800be56:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 800be58:	4b1e      	ldr	r3, [pc, #120]	; (800bed4 <sys_check_timeouts+0x90>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	1ad3      	subs	r3, r2, r3
 800be60:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 800be62:	2300      	movs	r3, #0
 800be64:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 800be66:	4b1a      	ldr	r3, [pc, #104]	; (800bed0 <sys_check_timeouts+0x8c>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d026      	beq.n	800bec0 <sys_check_timeouts+0x7c>
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	697a      	ldr	r2, [r7, #20]
 800be78:	429a      	cmp	r2, r3
 800be7a:	d321      	bcc.n	800bec0 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 800be7c:	2301      	movs	r3, #1
 800be7e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	685a      	ldr	r2, [r3, #4]
 800be84:	4b13      	ldr	r3, [pc, #76]	; (800bed4 <sys_check_timeouts+0x90>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	4413      	add	r3, r2
 800be8a:	4a12      	ldr	r2, [pc, #72]	; (800bed4 <sys_check_timeouts+0x90>)
 800be8c:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	685b      	ldr	r3, [r3, #4]
 800be92:	697a      	ldr	r2, [r7, #20]
 800be94:	1ad3      	subs	r3, r2, r3
 800be96:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4a0c      	ldr	r2, [pc, #48]	; (800bed0 <sys_check_timeouts+0x8c>)
 800be9e:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800beac:	68b9      	ldr	r1, [r7, #8]
 800beae:	2003      	movs	r0, #3
 800beb0:	f7fe ff06 	bl	800acc0 <memp_free>
        if (handler != NULL) {
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d002      	beq.n	800bec0 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6838      	ldr	r0, [r7, #0]
 800bebe:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 800bec0:	7cfb      	ldrb	r3, [r7, #19]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d1cd      	bne.n	800be62 <sys_check_timeouts+0x1e>
  }
}
 800bec6:	bf00      	nop
 800bec8:	3718      	adds	r7, #24
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}
 800bece:	bf00      	nop
 800bed0:	240000dc 	.word	0x240000dc
 800bed4:	240000e0 	.word	0x240000e0

0800bed8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800bed8:	b480      	push	{r7}
 800beda:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800bedc:	bf00      	nop
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr
	...

0800bee8 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800bee8:	b480      	push	{r7}
 800beea:	b083      	sub	sp, #12
 800beec:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800beee:	2300      	movs	r3, #0
 800bef0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800bef2:	4b17      	ldr	r3, [pc, #92]	; (800bf50 <udp_new_port+0x68>)
 800bef4:	881b      	ldrh	r3, [r3, #0]
 800bef6:	1c5a      	adds	r2, r3, #1
 800bef8:	b291      	uxth	r1, r2
 800befa:	4a15      	ldr	r2, [pc, #84]	; (800bf50 <udp_new_port+0x68>)
 800befc:	8011      	strh	r1, [r2, #0]
 800befe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bf02:	4293      	cmp	r3, r2
 800bf04:	d103      	bne.n	800bf0e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800bf06:	4b12      	ldr	r3, [pc, #72]	; (800bf50 <udp_new_port+0x68>)
 800bf08:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800bf0c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800bf0e:	4b11      	ldr	r3, [pc, #68]	; (800bf54 <udp_new_port+0x6c>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	603b      	str	r3, [r7, #0]
 800bf14:	e011      	b.n	800bf3a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800bf16:	683b      	ldr	r3, [r7, #0]
 800bf18:	8a5a      	ldrh	r2, [r3, #18]
 800bf1a:	4b0d      	ldr	r3, [pc, #52]	; (800bf50 <udp_new_port+0x68>)
 800bf1c:	881b      	ldrh	r3, [r3, #0]
 800bf1e:	429a      	cmp	r2, r3
 800bf20:	d108      	bne.n	800bf34 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800bf22:	88fb      	ldrh	r3, [r7, #6]
 800bf24:	3301      	adds	r3, #1
 800bf26:	80fb      	strh	r3, [r7, #6]
 800bf28:	88fb      	ldrh	r3, [r7, #6]
 800bf2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf2e:	d3e0      	bcc.n	800bef2 <udp_new_port+0xa>
        return 0;
 800bf30:	2300      	movs	r3, #0
 800bf32:	e007      	b.n	800bf44 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	68db      	ldr	r3, [r3, #12]
 800bf38:	603b      	str	r3, [r7, #0]
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d1ea      	bne.n	800bf16 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800bf40:	4b03      	ldr	r3, [pc, #12]	; (800bf50 <udp_new_port+0x68>)
 800bf42:	881b      	ldrh	r3, [r3, #0]
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	370c      	adds	r7, #12
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4e:	4770      	bx	lr
 800bf50:	24000006 	.word	0x24000006
 800bf54:	24003678 	.word	0x24003678

0800bf58 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b085      	sub	sp, #20
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	4613      	mov	r3, r2
 800bf64:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800bf66:	79fb      	ldrb	r3, [r7, #7]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d018      	beq.n	800bf9e <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d013      	beq.n	800bf9a <udp_input_local_match+0x42>
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d00f      	beq.n	800bf9a <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800bf7a:	4b14      	ldr	r3, [pc, #80]	; (800bfcc <udp_input_local_match+0x74>)
 800bf7c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800bf7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf82:	d00a      	beq.n	800bf9a <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681a      	ldr	r2, [r3, #0]
 800bf88:	4b10      	ldr	r3, [pc, #64]	; (800bfcc <udp_input_local_match+0x74>)
 800bf8a:	695b      	ldr	r3, [r3, #20]
 800bf8c:	405a      	eors	r2, r3
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	3308      	adds	r3, #8
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d110      	bne.n	800bfbc <udp_input_local_match+0x64>
          return 1;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	e00f      	b.n	800bfbe <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d009      	beq.n	800bfb8 <udp_input_local_match+0x60>
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d005      	beq.n	800bfb8 <udp_input_local_match+0x60>
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681a      	ldr	r2, [r3, #0]
 800bfb0:	4b06      	ldr	r3, [pc, #24]	; (800bfcc <udp_input_local_match+0x74>)
 800bfb2:	695b      	ldr	r3, [r3, #20]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d101      	bne.n	800bfbc <udp_input_local_match+0x64>
      return 1;
 800bfb8:	2301      	movs	r3, #1
 800bfba:	e000      	b.n	800bfbe <udp_input_local_match+0x66>
    }
  }

  return 0;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3714      	adds	r7, #20
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc8:	4770      	bx	lr
 800bfca:	bf00      	nop
 800bfcc:	240001f8 	.word	0x240001f8

0800bfd0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800bfd0:	b590      	push	{r4, r7, lr}
 800bfd2:	b08d      	sub	sp, #52	; 0x34
 800bfd4:	af02      	add	r7, sp, #8
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	895b      	ldrh	r3, [r3, #10]
 800bfe4:	2b07      	cmp	r3, #7
 800bfe6:	d803      	bhi.n	800bff0 <udp_input+0x20>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f7ff fbb7 	bl	800b75c <pbuf_free>
    goto end;
 800bfee:	e0c9      	b.n	800c184 <udp_input+0x1b4>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	60fb      	str	r3, [r7, #12]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800bff6:	4b65      	ldr	r3, [pc, #404]	; (800c18c <udp_input+0x1bc>)
 800bff8:	695a      	ldr	r2, [r3, #20]
 800bffa:	4b64      	ldr	r3, [pc, #400]	; (800c18c <udp_input+0x1bc>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4619      	mov	r1, r3
 800c000:	4610      	mov	r0, r2
 800c002:	f001 fe79 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800c006:	4603      	mov	r3, r0
 800c008:	767b      	strb	r3, [r7, #25]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	881b      	ldrh	r3, [r3, #0]
 800c00e:	b29b      	uxth	r3, r3
 800c010:	4618      	mov	r0, r3
 800c012:	f7fe f97b 	bl	800a30c <lwip_htons>
 800c016:	4603      	mov	r3, r0
 800c018:	837b      	strh	r3, [r7, #26]
  dest = lwip_ntohs(udphdr->dest);
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	885b      	ldrh	r3, [r3, #2]
 800c01e:	b29b      	uxth	r3, r3
 800c020:	4618      	mov	r0, r3
 800c022:	f7fe f973 	bl	800a30c <lwip_htons>
 800c026:	4603      	mov	r3, r0
 800c028:	82fb      	strh	r3, [r7, #22]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800c02a:	2300      	movs	r3, #0
 800c02c:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800c02e:	2300      	movs	r3, #0
 800c030:	61fb      	str	r3, [r7, #28]
  uncon_pcb = NULL;
 800c032:	2300      	movs	r3, #0
 800c034:	613b      	str	r3, [r7, #16]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c036:	4b56      	ldr	r3, [pc, #344]	; (800c190 <udp_input+0x1c0>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	627b      	str	r3, [r7, #36]	; 0x24
 800c03c:	e03b      	b.n	800c0b6 <udp_input+0xe6>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800c03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c040:	8a5b      	ldrh	r3, [r3, #18]
 800c042:	8afa      	ldrh	r2, [r7, #22]
 800c044:	429a      	cmp	r2, r3
 800c046:	d131      	bne.n	800c0ac <udp_input+0xdc>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800c048:	7e7b      	ldrb	r3, [r7, #25]
 800c04a:	461a      	mov	r2, r3
 800c04c:	6839      	ldr	r1, [r7, #0]
 800c04e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c050:	f7ff ff82 	bl	800bf58 <udp_input_local_match>
 800c054:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800c056:	2b00      	cmp	r3, #0
 800c058:	d028      	beq.n	800c0ac <udp_input+0xdc>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800c05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c05c:	7c1b      	ldrb	r3, [r3, #16]
 800c05e:	f003 0304 	and.w	r3, r3, #4
 800c062:	2b00      	cmp	r3, #0
 800c064:	d104      	bne.n	800c070 <udp_input+0xa0>
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d101      	bne.n	800c070 <udp_input+0xa0>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800c06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c06e:	613b      	str	r3, [r7, #16]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800c070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c072:	8a9b      	ldrh	r3, [r3, #20]
 800c074:	8b7a      	ldrh	r2, [r7, #26]
 800c076:	429a      	cmp	r2, r3
 800c078:	d118      	bne.n	800c0ac <udp_input+0xdc>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d005      	beq.n	800c08e <udp_input+0xbe>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800c082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c084:	685a      	ldr	r2, [r3, #4]
 800c086:	4b41      	ldr	r3, [pc, #260]	; (800c18c <udp_input+0x1bc>)
 800c088:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d10e      	bne.n	800c0ac <udp_input+0xdc>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800c08e:	69fb      	ldr	r3, [r7, #28]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d014      	beq.n	800c0be <udp_input+0xee>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800c094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c096:	68da      	ldr	r2, [r3, #12]
 800c098:	69fb      	ldr	r3, [r7, #28]
 800c09a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800c09c:	4b3c      	ldr	r3, [pc, #240]	; (800c190 <udp_input+0x1c0>)
 800c09e:	681a      	ldr	r2, [r3, #0]
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800c0a4:	4a3a      	ldr	r2, [pc, #232]	; (800c190 <udp_input+0x1c0>)
 800c0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800c0aa:	e008      	b.n	800c0be <udp_input+0xee>
      }
    }

    prev = pcb;
 800c0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ae:	61fb      	str	r3, [r7, #28]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	627b      	str	r3, [r7, #36]	; 0x24
 800c0b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d1c0      	bne.n	800c03e <udp_input+0x6e>
 800c0bc:	e000      	b.n	800c0c0 <udp_input+0xf0>
        break;
 800c0be:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800c0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d101      	bne.n	800c0ca <udp_input+0xfa>
    pcb = uncon_pcb;
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800c0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d003      	beq.n	800c0d8 <udp_input+0x108>
    for_us = 1;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c0d6:	e00b      	b.n	800c0f0 <udp_input+0x120>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	3304      	adds	r3, #4
 800c0dc:	681a      	ldr	r2, [r3, #0]
 800c0de:	4b2b      	ldr	r3, [pc, #172]	; (800c18c <udp_input+0x1bc>)
 800c0e0:	695b      	ldr	r3, [r3, #20]
 800c0e2:	429a      	cmp	r2, r3
 800c0e4:	bf0c      	ite	eq
 800c0e6:	2301      	moveq	r3, #1
 800c0e8:	2300      	movne	r3, #0
 800c0ea:	b2db      	uxtb	r3, r3
 800c0ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800c0f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d042      	beq.n	800c17e <udp_input+0x1ae>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800c0f8:	f06f 0107 	mvn.w	r1, #7
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f7ff fb09 	bl	800b714 <pbuf_header>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	d00a      	beq.n	800c11e <udp_input+0x14e>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800c108:	4b22      	ldr	r3, [pc, #136]	; (800c194 <udp_input+0x1c4>)
 800c10a:	f240 1255 	movw	r2, #341	; 0x155
 800c10e:	4922      	ldr	r1, [pc, #136]	; (800c198 <udp_input+0x1c8>)
 800c110:	4822      	ldr	r0, [pc, #136]	; (800c19c <udp_input+0x1cc>)
 800c112:	f004 f959 	bl	80103c8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f7ff fb20 	bl	800b75c <pbuf_free>
      goto end;
 800c11c:	e032      	b.n	800c184 <udp_input+0x1b4>
    }

    if (pcb != NULL) {
 800c11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c120:	2b00      	cmp	r3, #0
 800c122:	d012      	beq.n	800c14a <udp_input+0x17a>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800c124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d00a      	beq.n	800c142 <udp_input+0x172>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800c12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c12e:	699c      	ldr	r4, [r3, #24]
 800c130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c132:	69d8      	ldr	r0, [r3, #28]
 800c134:	8b7b      	ldrh	r3, [r7, #26]
 800c136:	9300      	str	r3, [sp, #0]
 800c138:	4b19      	ldr	r3, [pc, #100]	; (800c1a0 <udp_input+0x1d0>)
 800c13a:	687a      	ldr	r2, [r7, #4]
 800c13c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c13e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800c140:	e021      	b.n	800c186 <udp_input+0x1b6>
        pbuf_free(p);
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f7ff fb0a 	bl	800b75c <pbuf_free>
        goto end;
 800c148:	e01c      	b.n	800c184 <udp_input+0x1b4>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800c14a:	7e7b      	ldrb	r3, [r7, #25]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d112      	bne.n	800c176 <udp_input+0x1a6>
 800c150:	4b0e      	ldr	r3, [pc, #56]	; (800c18c <udp_input+0x1bc>)
 800c152:	695b      	ldr	r3, [r3, #20]
 800c154:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c158:	2be0      	cmp	r3, #224	; 0xe0
 800c15a:	d00c      	beq.n	800c176 <udp_input+0x1a6>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800c15c:	4b0b      	ldr	r3, [pc, #44]	; (800c18c <udp_input+0x1bc>)
 800c15e:	899b      	ldrh	r3, [r3, #12]
 800c160:	3308      	adds	r3, #8
 800c162:	b29b      	uxth	r3, r3
 800c164:	b21b      	sxth	r3, r3
 800c166:	4619      	mov	r1, r3
 800c168:	6878      	ldr	r0, [r7, #4]
 800c16a:	f7ff fae5 	bl	800b738 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800c16e:	2103      	movs	r1, #3
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f001 fabb 	bl	800d6ec <icmp_dest_unreach>
      pbuf_free(p);
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f7ff faf0 	bl	800b75c <pbuf_free>
  return;
 800c17c:	e003      	b.n	800c186 <udp_input+0x1b6>
    pbuf_free(p);
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f7ff faec 	bl	800b75c <pbuf_free>
  return;
 800c184:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800c186:	372c      	adds	r7, #44	; 0x2c
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd90      	pop	{r4, r7, pc}
 800c18c:	240001f8 	.word	0x240001f8
 800c190:	24003678 	.word	0x24003678
 800c194:	08012188 	.word	0x08012188
 800c198:	080121b8 	.word	0x080121b8
 800c19c:	080121cc 	.word	0x080121cc
 800c1a0:	24000208 	.word	0x24000208

0800c1a4 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b082      	sub	sp, #8
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d102      	bne.n	800c1ba <udp_send+0x16>
    return ERR_VAL;
 800c1b4:	f06f 0305 	mvn.w	r3, #5
 800c1b8:	e008      	b.n	800c1cc <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	1d1a      	adds	r2, r3, #4
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	8a9b      	ldrh	r3, [r3, #20]
 800c1c2:	6839      	ldr	r1, [r7, #0]
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f000 f805 	bl	800c1d4 <udp_sendto>
 800c1ca:	4603      	mov	r3, r0
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3708      	adds	r7, #8
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}

0800c1d4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b088      	sub	sp, #32
 800c1d8:	af02      	add	r7, sp, #8
 800c1da:	60f8      	str	r0, [r7, #12]
 800c1dc:	60b9      	str	r1, [r7, #8]
 800c1de:	607a      	str	r2, [r7, #4]
 800c1e0:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d002      	beq.n	800c1f2 <udp_sendto+0x1e>
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d102      	bne.n	800c1f8 <udp_sendto+0x24>
    return ERR_VAL;
 800c1f2:	f06f 0305 	mvn.w	r3, #5
 800c1f6:	e013      	b.n	800c220 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800c1f8:	6978      	ldr	r0, [r7, #20]
 800c1fa:	f001 fb09 	bl	800d810 <ip4_route>
 800c1fe:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d102      	bne.n	800c20c <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800c206:	f06f 0303 	mvn.w	r3, #3
 800c20a:	e009      	b.n	800c220 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800c20c:	887a      	ldrh	r2, [r7, #2]
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	4613      	mov	r3, r2
 800c214:	687a      	ldr	r2, [r7, #4]
 800c216:	68b9      	ldr	r1, [r7, #8]
 800c218:	68f8      	ldr	r0, [r7, #12]
 800c21a:	f000 f805 	bl	800c228 <udp_sendto_if>
 800c21e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c220:	4618      	mov	r0, r3
 800c222:	3718      	adds	r7, #24
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}

0800c228 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b088      	sub	sp, #32
 800c22c:	af02      	add	r7, sp, #8
 800c22e:	60f8      	str	r0, [r7, #12]
 800c230:	60b9      	str	r1, [r7, #8]
 800c232:	607a      	str	r2, [r7, #4]
 800c234:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d002      	beq.n	800c242 <udp_sendto_if+0x1a>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d102      	bne.n	800c248 <udp_sendto_if+0x20>
    return ERR_VAL;
 800c242:	f06f 0305 	mvn.w	r3, #5
 800c246:	e028      	b.n	800c29a <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d009      	beq.n	800c262 <udp_sendto_if+0x3a>
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d005      	beq.n	800c262 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c25e:	2be0      	cmp	r3, #224	; 0xe0
 800c260:	d103      	bne.n	800c26a <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800c262:	6a3b      	ldr	r3, [r7, #32]
 800c264:	3304      	adds	r3, #4
 800c266:	617b      	str	r3, [r7, #20]
 800c268:	e00b      	b.n	800c282 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681a      	ldr	r2, [r3, #0]
 800c26e:	6a3b      	ldr	r3, [r7, #32]
 800c270:	3304      	adds	r3, #4
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	429a      	cmp	r2, r3
 800c276:	d002      	beq.n	800c27e <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800c278:	f06f 0303 	mvn.w	r3, #3
 800c27c:	e00d      	b.n	800c29a <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800c282:	887a      	ldrh	r2, [r7, #2]
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	9301      	str	r3, [sp, #4]
 800c288:	6a3b      	ldr	r3, [r7, #32]
 800c28a:	9300      	str	r3, [sp, #0]
 800c28c:	4613      	mov	r3, r2
 800c28e:	687a      	ldr	r2, [r7, #4]
 800c290:	68b9      	ldr	r1, [r7, #8]
 800c292:	68f8      	ldr	r0, [r7, #12]
 800c294:	f000 f806 	bl	800c2a4 <udp_sendto_if_src>
 800c298:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	3718      	adds	r7, #24
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	bd80      	pop	{r7, pc}
	...

0800c2a4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b08c      	sub	sp, #48	; 0x30
 800c2a8:	af04      	add	r7, sp, #16
 800c2aa:	60f8      	str	r0, [r7, #12]
 800c2ac:	60b9      	str	r1, [r7, #8]
 800c2ae:	607a      	str	r2, [r7, #4]
 800c2b0:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d002      	beq.n	800c2be <udp_sendto_if_src+0x1a>
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d102      	bne.n	800c2c4 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800c2be:	f06f 0305 	mvn.w	r3, #5
 800c2c2:	e07e      	b.n	800c3c2 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	8a5b      	ldrh	r3, [r3, #18]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d10f      	bne.n	800c2ec <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800c2cc:	68f9      	ldr	r1, [r7, #12]
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	8a5b      	ldrh	r3, [r3, #18]
 800c2d2:	461a      	mov	r2, r3
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	f000 f87f 	bl	800c3d8 <udp_bind>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800c2de:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d002      	beq.n	800c2ec <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800c2e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c2ea:	e06a      	b.n	800c3c2 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800c2ec:	2108      	movs	r1, #8
 800c2ee:	68b8      	ldr	r0, [r7, #8]
 800c2f0:	f7ff fa10 	bl	800b714 <pbuf_header>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d014      	beq.n	800c324 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	2108      	movs	r1, #8
 800c2fe:	2001      	movs	r0, #1
 800c300:	f7fe febe 	bl	800b080 <pbuf_alloc>
 800c304:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800c306:	69fb      	ldr	r3, [r7, #28]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d102      	bne.n	800c312 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800c30c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c310:	e057      	b.n	800c3c2 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	891b      	ldrh	r3, [r3, #8]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d006      	beq.n	800c328 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800c31a:	68b9      	ldr	r1, [r7, #8]
 800c31c:	69f8      	ldr	r0, [r7, #28]
 800c31e:	f7ff fb41 	bl	800b9a4 <pbuf_chain>
 800c322:	e001      	b.n	800c328 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800c328:	69fb      	ldr	r3, [r7, #28]
 800c32a:	895b      	ldrh	r3, [r3, #10]
 800c32c:	2b07      	cmp	r3, #7
 800c32e:	d806      	bhi.n	800c33e <udp_sendto_if_src+0x9a>
 800c330:	4b26      	ldr	r3, [pc, #152]	; (800c3cc <udp_sendto_if_src+0x128>)
 800c332:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800c336:	4926      	ldr	r1, [pc, #152]	; (800c3d0 <udp_sendto_if_src+0x12c>)
 800c338:	4826      	ldr	r0, [pc, #152]	; (800c3d4 <udp_sendto_if_src+0x130>)
 800c33a:	f004 f845 	bl	80103c8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800c33e:	69fb      	ldr	r3, [r7, #28]
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	8a5b      	ldrh	r3, [r3, #18]
 800c348:	4618      	mov	r0, r3
 800c34a:	f7fd ffdf 	bl	800a30c <lwip_htons>
 800c34e:	4603      	mov	r3, r0
 800c350:	461a      	mov	r2, r3
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800c356:	887b      	ldrh	r3, [r7, #2]
 800c358:	4618      	mov	r0, r3
 800c35a:	f7fd ffd7 	bl	800a30c <lwip_htons>
 800c35e:	4603      	mov	r3, r0
 800c360:	461a      	mov	r2, r3
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	2200      	movs	r2, #0
 800c36a:	719a      	strb	r2, [r3, #6]
 800c36c:	2200      	movs	r2, #0
 800c36e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800c370:	69fb      	ldr	r3, [r7, #28]
 800c372:	891b      	ldrh	r3, [r3, #8]
 800c374:	4618      	mov	r0, r3
 800c376:	f7fd ffc9 	bl	800a30c <lwip_htons>
 800c37a:	4603      	mov	r3, r0
 800c37c:	461a      	mov	r2, r3
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800c382:	2311      	movs	r3, #17
 800c384:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	7a9b      	ldrb	r3, [r3, #10]
 800c38a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	7a5b      	ldrb	r3, [r3, #9]
 800c390:	7cb9      	ldrb	r1, [r7, #18]
 800c392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c394:	9202      	str	r2, [sp, #8]
 800c396:	7cfa      	ldrb	r2, [r7, #19]
 800c398:	9201      	str	r2, [sp, #4]
 800c39a:	9300      	str	r3, [sp, #0]
 800c39c:	460b      	mov	r3, r1
 800c39e:	687a      	ldr	r2, [r7, #4]
 800c3a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c3a2:	69f8      	ldr	r0, [r7, #28]
 800c3a4:	f001 fc00 	bl	800dba8 <ip4_output_if_src>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800c3ac:	69fa      	ldr	r2, [r7, #28]
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d004      	beq.n	800c3be <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800c3b4:	69f8      	ldr	r0, [r7, #28]
 800c3b6:	f7ff f9d1 	bl	800b75c <pbuf_free>
    q = NULL;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800c3be:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3720      	adds	r7, #32
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
 800c3ca:	bf00      	nop
 800c3cc:	08012188 	.word	0x08012188
 800c3d0:	080121f4 	.word	0x080121f4
 800c3d4:	080121cc 	.word	0x080121cc

0800c3d8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b086      	sub	sp, #24
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	60f8      	str	r0, [r7, #12]
 800c3e0:	60b9      	str	r1, [r7, #8]
 800c3e2:	4613      	mov	r3, r2
 800c3e4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d101      	bne.n	800c3f0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800c3ec:	4b30      	ldr	r3, [pc, #192]	; (800c4b0 <udp_bind+0xd8>)
 800c3ee:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d002      	beq.n	800c3fc <udp_bind+0x24>
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d102      	bne.n	800c402 <udp_bind+0x2a>
    return ERR_VAL;
 800c3fc:	f06f 0305 	mvn.w	r3, #5
 800c400:	e052      	b.n	800c4a8 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800c402:	2300      	movs	r3, #0
 800c404:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c406:	4b2b      	ldr	r3, [pc, #172]	; (800c4b4 <udp_bind+0xdc>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	617b      	str	r3, [r7, #20]
 800c40c:	e009      	b.n	800c422 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800c40e:	68fa      	ldr	r2, [r7, #12]
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	429a      	cmp	r2, r3
 800c414:	d102      	bne.n	800c41c <udp_bind+0x44>
      rebind = 1;
 800c416:	2301      	movs	r3, #1
 800c418:	74fb      	strb	r3, [r7, #19]
      break;
 800c41a:	e005      	b.n	800c428 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	68db      	ldr	r3, [r3, #12]
 800c420:	617b      	str	r3, [r7, #20]
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d1f2      	bne.n	800c40e <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800c428:	88fb      	ldrh	r3, [r7, #6]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d109      	bne.n	800c442 <udp_bind+0x6a>
    port = udp_new_port();
 800c42e:	f7ff fd5b 	bl	800bee8 <udp_new_port>
 800c432:	4603      	mov	r3, r0
 800c434:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800c436:	88fb      	ldrh	r3, [r7, #6]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d11e      	bne.n	800c47a <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800c43c:	f06f 0307 	mvn.w	r3, #7
 800c440:	e032      	b.n	800c4a8 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c442:	4b1c      	ldr	r3, [pc, #112]	; (800c4b4 <udp_bind+0xdc>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	617b      	str	r3, [r7, #20]
 800c448:	e014      	b.n	800c474 <udp_bind+0x9c>
      if (pcb != ipcb) {
 800c44a:	68fa      	ldr	r2, [r7, #12]
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	429a      	cmp	r2, r3
 800c450:	d00d      	beq.n	800c46e <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	8a5b      	ldrh	r3, [r3, #18]
 800c456:	88fa      	ldrh	r2, [r7, #6]
 800c458:	429a      	cmp	r2, r3
 800c45a:	d108      	bne.n	800c46e <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	681a      	ldr	r2, [r3, #0]
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800c464:	429a      	cmp	r2, r3
 800c466:	d102      	bne.n	800c46e <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800c468:	f06f 0307 	mvn.w	r3, #7
 800c46c:	e01c      	b.n	800c4a8 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	68db      	ldr	r3, [r3, #12]
 800c472:	617b      	str	r3, [r7, #20]
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d1e7      	bne.n	800c44a <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d002      	beq.n	800c486 <udp_bind+0xae>
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	e000      	b.n	800c488 <udp_bind+0xb0>
 800c486:	2300      	movs	r3, #0
 800c488:	68fa      	ldr	r2, [r7, #12]
 800c48a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	88fa      	ldrh	r2, [r7, #6]
 800c490:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800c492:	7cfb      	ldrb	r3, [r7, #19]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d106      	bne.n	800c4a6 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800c498:	4b06      	ldr	r3, [pc, #24]	; (800c4b4 <udp_bind+0xdc>)
 800c49a:	681a      	ldr	r2, [r3, #0]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800c4a0:	4a04      	ldr	r2, [pc, #16]	; (800c4b4 <udp_bind+0xdc>)
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800c4a6:	2300      	movs	r3, #0
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3718      	adds	r7, #24
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}
 800c4b0:	080129c4 	.word	0x080129c4
 800c4b4:	24003678 	.word	0x24003678

0800c4b8 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b086      	sub	sp, #24
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d002      	beq.n	800c4d2 <udp_connect+0x1a>
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d102      	bne.n	800c4d8 <udp_connect+0x20>
    return ERR_VAL;
 800c4d2:	f06f 0305 	mvn.w	r3, #5
 800c4d6:	e03e      	b.n	800c556 <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	8a5b      	ldrh	r3, [r3, #18]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d10f      	bne.n	800c500 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800c4e0:	68f9      	ldr	r1, [r7, #12]
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	8a5b      	ldrh	r3, [r3, #18]
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	68f8      	ldr	r0, [r7, #12]
 800c4ea:	f7ff ff75 	bl	800c3d8 <udp_bind>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	75fb      	strb	r3, [r7, #23]
    if (err != ERR_OK) {
 800c4f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d002      	beq.n	800c500 <udp_connect+0x48>
      return err;
 800c4fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4fe:	e02a      	b.n	800c556 <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d002      	beq.n	800c50c <udp_connect+0x54>
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	e000      	b.n	800c50e <udp_connect+0x56>
 800c50c:	2300      	movs	r3, #0
 800c50e:	68fa      	ldr	r2, [r7, #12]
 800c510:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	88fa      	ldrh	r2, [r7, #6]
 800c516:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	7c1b      	ldrb	r3, [r3, #16]
 800c51c:	f043 0304 	orr.w	r3, r3, #4
 800c520:	b2da      	uxtb	r2, r3
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c526:	4b0e      	ldr	r3, [pc, #56]	; (800c560 <udp_connect+0xa8>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	613b      	str	r3, [r7, #16]
 800c52c:	e008      	b.n	800c540 <udp_connect+0x88>
    if (pcb == ipcb) {
 800c52e:	68fa      	ldr	r2, [r7, #12]
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	429a      	cmp	r2, r3
 800c534:	d101      	bne.n	800c53a <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 800c536:	2300      	movs	r3, #0
 800c538:	e00d      	b.n	800c556 <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	68db      	ldr	r3, [r3, #12]
 800c53e:	613b      	str	r3, [r7, #16]
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d1f3      	bne.n	800c52e <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800c546:	4b06      	ldr	r3, [pc, #24]	; (800c560 <udp_connect+0xa8>)
 800c548:	681a      	ldr	r2, [r3, #0]
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800c54e:	4a04      	ldr	r2, [pc, #16]	; (800c560 <udp_connect+0xa8>)
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800c554:	2300      	movs	r3, #0
}
 800c556:	4618      	mov	r0, r3
 800c558:	3718      	adds	r7, #24
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	24003678 	.word	0x24003678

0800c564 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800c564:	b480      	push	{r7}
 800c566:	b085      	sub	sp, #20
 800c568:	af00      	add	r7, sp, #0
 800c56a:	60f8      	str	r0, [r7, #12]
 800c56c:	60b9      	str	r1, [r7, #8]
 800c56e:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	687a      	ldr	r2, [r7, #4]
 800c57a:	61da      	str	r2, [r3, #28]
}
 800c57c:	bf00      	nop
 800c57e:	3714      	adds	r7, #20
 800c580:	46bd      	mov	sp, r7
 800c582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c586:	4770      	bx	lr

0800c588 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800c58e:	2000      	movs	r0, #0
 800c590:	f7fe fb26 	bl	800abe0 <memp_malloc>
 800c594:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d007      	beq.n	800c5ac <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800c59c:	2220      	movs	r2, #32
 800c59e:	2100      	movs	r1, #0
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f003 ff09 	bl	80103b8 <memset>
    pcb->ttl = UDP_TTL;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	22ff      	movs	r2, #255	; 0xff
 800c5aa:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800c5ac:	687b      	ldr	r3, [r7, #4]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3708      	adds	r7, #8
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
	...

0800c5b8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b085      	sub	sp, #20
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d01e      	beq.n	800c606 <udp_netif_ip_addr_changed+0x4e>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d01a      	beq.n	800c606 <udp_netif_ip_addr_changed+0x4e>
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d017      	beq.n	800c606 <udp_netif_ip_addr_changed+0x4e>
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d013      	beq.n	800c606 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800c5de:	4b0d      	ldr	r3, [pc, #52]	; (800c614 <udp_netif_ip_addr_changed+0x5c>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	60fb      	str	r3, [r7, #12]
 800c5e4:	e00c      	b.n	800c600 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d103      	bne.n	800c5fa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	681a      	ldr	r2, [r3, #0]
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	68db      	ldr	r3, [r3, #12]
 800c5fe:	60fb      	str	r3, [r7, #12]
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d1ef      	bne.n	800c5e6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800c606:	bf00      	nop
 800c608:	3714      	adds	r7, #20
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr
 800c612:	bf00      	nop
 800c614:	24003678 	.word	0x24003678

0800c618 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b082      	sub	sp, #8
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800c620:	492b      	ldr	r1, [pc, #172]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c622:	687a      	ldr	r2, [r7, #4]
 800c624:	4613      	mov	r3, r2
 800c626:	005b      	lsls	r3, r3, #1
 800c628:	4413      	add	r3, r2
 800c62a:	00db      	lsls	r3, r3, #3
 800c62c:	440b      	add	r3, r1
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d013      	beq.n	800c65c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800c634:	4926      	ldr	r1, [pc, #152]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c636:	687a      	ldr	r2, [r7, #4]
 800c638:	4613      	mov	r3, r2
 800c63a:	005b      	lsls	r3, r3, #1
 800c63c:	4413      	add	r3, r2
 800c63e:	00db      	lsls	r3, r3, #3
 800c640:	440b      	add	r3, r1
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4618      	mov	r0, r3
 800c646:	f7ff f889 	bl	800b75c <pbuf_free>
    arp_table[i].q = NULL;
 800c64a:	4921      	ldr	r1, [pc, #132]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c64c:	687a      	ldr	r2, [r7, #4]
 800c64e:	4613      	mov	r3, r2
 800c650:	005b      	lsls	r3, r3, #1
 800c652:	4413      	add	r3, r2
 800c654:	00db      	lsls	r3, r3, #3
 800c656:	440b      	add	r3, r1
 800c658:	2200      	movs	r2, #0
 800c65a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800c65c:	491c      	ldr	r1, [pc, #112]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	4613      	mov	r3, r2
 800c662:	005b      	lsls	r3, r3, #1
 800c664:	4413      	add	r3, r2
 800c666:	00db      	lsls	r3, r3, #3
 800c668:	440b      	add	r3, r1
 800c66a:	3314      	adds	r3, #20
 800c66c:	2200      	movs	r2, #0
 800c66e:	701a      	strb	r2, [r3, #0]
#ifdef LWIP_DEBUG
  /* for debugging, clean out the complete entry */
  arp_table[i].ctime = 0;
 800c670:	4917      	ldr	r1, [pc, #92]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c672:	687a      	ldr	r2, [r7, #4]
 800c674:	4613      	mov	r3, r2
 800c676:	005b      	lsls	r3, r3, #1
 800c678:	4413      	add	r3, r2
 800c67a:	00db      	lsls	r3, r3, #3
 800c67c:	440b      	add	r3, r1
 800c67e:	3312      	adds	r3, #18
 800c680:	2200      	movs	r2, #0
 800c682:	801a      	strh	r2, [r3, #0]
  arp_table[i].netif = NULL;
 800c684:	4912      	ldr	r1, [pc, #72]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c686:	687a      	ldr	r2, [r7, #4]
 800c688:	4613      	mov	r3, r2
 800c68a:	005b      	lsls	r3, r3, #1
 800c68c:	4413      	add	r3, r2
 800c68e:	00db      	lsls	r3, r3, #3
 800c690:	440b      	add	r3, r1
 800c692:	3308      	adds	r3, #8
 800c694:	2200      	movs	r2, #0
 800c696:	601a      	str	r2, [r3, #0]
  ip4_addr_set_zero(&arp_table[i].ipaddr);
 800c698:	490d      	ldr	r1, [pc, #52]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c69a:	687a      	ldr	r2, [r7, #4]
 800c69c:	4613      	mov	r3, r2
 800c69e:	005b      	lsls	r3, r3, #1
 800c6a0:	4413      	add	r3, r2
 800c6a2:	00db      	lsls	r3, r3, #3
 800c6a4:	440b      	add	r3, r1
 800c6a6:	3304      	adds	r3, #4
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	601a      	str	r2, [r3, #0]
  arp_table[i].ethaddr = ethzero;
 800c6ac:	4908      	ldr	r1, [pc, #32]	; (800c6d0 <etharp_free_entry+0xb8>)
 800c6ae:	687a      	ldr	r2, [r7, #4]
 800c6b0:	4613      	mov	r3, r2
 800c6b2:	005b      	lsls	r3, r3, #1
 800c6b4:	4413      	add	r3, r2
 800c6b6:	00db      	lsls	r3, r3, #3
 800c6b8:	440b      	add	r3, r1
 800c6ba:	3308      	adds	r3, #8
 800c6bc:	4a05      	ldr	r2, [pc, #20]	; (800c6d4 <etharp_free_entry+0xbc>)
 800c6be:	3304      	adds	r3, #4
 800c6c0:	6810      	ldr	r0, [r2, #0]
 800c6c2:	6018      	str	r0, [r3, #0]
 800c6c4:	8892      	ldrh	r2, [r2, #4]
 800c6c6:	809a      	strh	r2, [r3, #4]
#endif /* LWIP_DEBUG */
}
 800c6c8:	bf00      	nop
 800c6ca:	3708      	adds	r7, #8
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}
 800c6d0:	240000e4 	.word	0x240000e4
 800c6d4:	080129d0 	.word	0x080129d0

0800c6d8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b082      	sub	sp, #8
 800c6dc:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800c6de:	2300      	movs	r3, #0
 800c6e0:	71fb      	strb	r3, [r7, #7]
 800c6e2:	e096      	b.n	800c812 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800c6e4:	79fa      	ldrb	r2, [r7, #7]
 800c6e6:	494f      	ldr	r1, [pc, #316]	; (800c824 <etharp_tmr+0x14c>)
 800c6e8:	4613      	mov	r3, r2
 800c6ea:	005b      	lsls	r3, r3, #1
 800c6ec:	4413      	add	r3, r2
 800c6ee:	00db      	lsls	r3, r3, #3
 800c6f0:	440b      	add	r3, r1
 800c6f2:	3314      	adds	r3, #20
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800c6f8:	79bb      	ldrb	r3, [r7, #6]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	f000 8086 	beq.w	800c80c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800c700:	79fa      	ldrb	r2, [r7, #7]
 800c702:	4948      	ldr	r1, [pc, #288]	; (800c824 <etharp_tmr+0x14c>)
 800c704:	4613      	mov	r3, r2
 800c706:	005b      	lsls	r3, r3, #1
 800c708:	4413      	add	r3, r2
 800c70a:	00db      	lsls	r3, r3, #3
 800c70c:	440b      	add	r3, r1
 800c70e:	3312      	adds	r3, #18
 800c710:	881b      	ldrh	r3, [r3, #0]
 800c712:	3301      	adds	r3, #1
 800c714:	b298      	uxth	r0, r3
 800c716:	4943      	ldr	r1, [pc, #268]	; (800c824 <etharp_tmr+0x14c>)
 800c718:	4613      	mov	r3, r2
 800c71a:	005b      	lsls	r3, r3, #1
 800c71c:	4413      	add	r3, r2
 800c71e:	00db      	lsls	r3, r3, #3
 800c720:	440b      	add	r3, r1
 800c722:	3312      	adds	r3, #18
 800c724:	4602      	mov	r2, r0
 800c726:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800c728:	79fa      	ldrb	r2, [r7, #7]
 800c72a:	493e      	ldr	r1, [pc, #248]	; (800c824 <etharp_tmr+0x14c>)
 800c72c:	4613      	mov	r3, r2
 800c72e:	005b      	lsls	r3, r3, #1
 800c730:	4413      	add	r3, r2
 800c732:	00db      	lsls	r3, r3, #3
 800c734:	440b      	add	r3, r1
 800c736:	3312      	adds	r3, #18
 800c738:	881b      	ldrh	r3, [r3, #0]
 800c73a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800c73e:	d215      	bcs.n	800c76c <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800c740:	79fa      	ldrb	r2, [r7, #7]
 800c742:	4938      	ldr	r1, [pc, #224]	; (800c824 <etharp_tmr+0x14c>)
 800c744:	4613      	mov	r3, r2
 800c746:	005b      	lsls	r3, r3, #1
 800c748:	4413      	add	r3, r2
 800c74a:	00db      	lsls	r3, r3, #3
 800c74c:	440b      	add	r3, r1
 800c74e:	3314      	adds	r3, #20
 800c750:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800c752:	2b01      	cmp	r3, #1
 800c754:	d10f      	bne.n	800c776 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800c756:	79fa      	ldrb	r2, [r7, #7]
 800c758:	4932      	ldr	r1, [pc, #200]	; (800c824 <etharp_tmr+0x14c>)
 800c75a:	4613      	mov	r3, r2
 800c75c:	005b      	lsls	r3, r3, #1
 800c75e:	4413      	add	r3, r2
 800c760:	00db      	lsls	r3, r3, #3
 800c762:	440b      	add	r3, r1
 800c764:	3312      	adds	r3, #18
 800c766:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800c768:	2b04      	cmp	r3, #4
 800c76a:	d904      	bls.n	800c776 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800c76c:	79fb      	ldrb	r3, [r7, #7]
 800c76e:	4618      	mov	r0, r3
 800c770:	f7ff ff52 	bl	800c618 <etharp_free_entry>
 800c774:	e04a      	b.n	800c80c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800c776:	79fa      	ldrb	r2, [r7, #7]
 800c778:	492a      	ldr	r1, [pc, #168]	; (800c824 <etharp_tmr+0x14c>)
 800c77a:	4613      	mov	r3, r2
 800c77c:	005b      	lsls	r3, r3, #1
 800c77e:	4413      	add	r3, r2
 800c780:	00db      	lsls	r3, r3, #3
 800c782:	440b      	add	r3, r1
 800c784:	3314      	adds	r3, #20
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	2b03      	cmp	r3, #3
 800c78a:	d10a      	bne.n	800c7a2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800c78c:	79fa      	ldrb	r2, [r7, #7]
 800c78e:	4925      	ldr	r1, [pc, #148]	; (800c824 <etharp_tmr+0x14c>)
 800c790:	4613      	mov	r3, r2
 800c792:	005b      	lsls	r3, r3, #1
 800c794:	4413      	add	r3, r2
 800c796:	00db      	lsls	r3, r3, #3
 800c798:	440b      	add	r3, r1
 800c79a:	3314      	adds	r3, #20
 800c79c:	2204      	movs	r2, #4
 800c79e:	701a      	strb	r2, [r3, #0]
 800c7a0:	e034      	b.n	800c80c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800c7a2:	79fa      	ldrb	r2, [r7, #7]
 800c7a4:	491f      	ldr	r1, [pc, #124]	; (800c824 <etharp_tmr+0x14c>)
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	005b      	lsls	r3, r3, #1
 800c7aa:	4413      	add	r3, r2
 800c7ac:	00db      	lsls	r3, r3, #3
 800c7ae:	440b      	add	r3, r1
 800c7b0:	3314      	adds	r3, #20
 800c7b2:	781b      	ldrb	r3, [r3, #0]
 800c7b4:	2b04      	cmp	r3, #4
 800c7b6:	d10a      	bne.n	800c7ce <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800c7b8:	79fa      	ldrb	r2, [r7, #7]
 800c7ba:	491a      	ldr	r1, [pc, #104]	; (800c824 <etharp_tmr+0x14c>)
 800c7bc:	4613      	mov	r3, r2
 800c7be:	005b      	lsls	r3, r3, #1
 800c7c0:	4413      	add	r3, r2
 800c7c2:	00db      	lsls	r3, r3, #3
 800c7c4:	440b      	add	r3, r1
 800c7c6:	3314      	adds	r3, #20
 800c7c8:	2202      	movs	r2, #2
 800c7ca:	701a      	strb	r2, [r3, #0]
 800c7cc:	e01e      	b.n	800c80c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800c7ce:	79fa      	ldrb	r2, [r7, #7]
 800c7d0:	4914      	ldr	r1, [pc, #80]	; (800c824 <etharp_tmr+0x14c>)
 800c7d2:	4613      	mov	r3, r2
 800c7d4:	005b      	lsls	r3, r3, #1
 800c7d6:	4413      	add	r3, r2
 800c7d8:	00db      	lsls	r3, r3, #3
 800c7da:	440b      	add	r3, r1
 800c7dc:	3314      	adds	r3, #20
 800c7de:	781b      	ldrb	r3, [r3, #0]
 800c7e0:	2b01      	cmp	r3, #1
 800c7e2:	d113      	bne.n	800c80c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800c7e4:	79fa      	ldrb	r2, [r7, #7]
 800c7e6:	490f      	ldr	r1, [pc, #60]	; (800c824 <etharp_tmr+0x14c>)
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	005b      	lsls	r3, r3, #1
 800c7ec:	4413      	add	r3, r2
 800c7ee:	00db      	lsls	r3, r3, #3
 800c7f0:	440b      	add	r3, r1
 800c7f2:	3308      	adds	r3, #8
 800c7f4:	6818      	ldr	r0, [r3, #0]
 800c7f6:	79fa      	ldrb	r2, [r7, #7]
 800c7f8:	4613      	mov	r3, r2
 800c7fa:	005b      	lsls	r3, r3, #1
 800c7fc:	4413      	add	r3, r2
 800c7fe:	00db      	lsls	r3, r3, #3
 800c800:	4a08      	ldr	r2, [pc, #32]	; (800c824 <etharp_tmr+0x14c>)
 800c802:	4413      	add	r3, r2
 800c804:	3304      	adds	r3, #4
 800c806:	4619      	mov	r1, r3
 800c808:	f000 fe38 	bl	800d47c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800c80c:	79fb      	ldrb	r3, [r7, #7]
 800c80e:	3301      	adds	r3, #1
 800c810:	71fb      	strb	r3, [r7, #7]
 800c812:	79fb      	ldrb	r3, [r7, #7]
 800c814:	2b09      	cmp	r3, #9
 800c816:	f67f af65 	bls.w	800c6e4 <etharp_tmr+0xc>
      }
    }
  }
}
 800c81a:	bf00      	nop
 800c81c:	3708      	adds	r7, #8
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
 800c822:	bf00      	nop
 800c824:	240000e4 	.word	0x240000e4

0800c828 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b088      	sub	sp, #32
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	60f8      	str	r0, [r7, #12]
 800c830:	460b      	mov	r3, r1
 800c832:	607a      	str	r2, [r7, #4]
 800c834:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800c836:	230a      	movs	r3, #10
 800c838:	773b      	strb	r3, [r7, #28]
 800c83a:	230a      	movs	r3, #10
 800c83c:	777b      	strb	r3, [r7, #29]
  s8_t empty = ARP_TABLE_SIZE;
 800c83e:	230a      	movs	r3, #10
 800c840:	77bb      	strb	r3, [r7, #30]
  u8_t i = 0;
 800c842:	2300      	movs	r3, #0
 800c844:	77fb      	strb	r3, [r7, #31]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800c846:	230a      	movs	r3, #10
 800c848:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800c84a:	2300      	movs	r3, #0
 800c84c:	833b      	strh	r3, [r7, #24]
 800c84e:	2300      	movs	r3, #0
 800c850:	82fb      	strh	r3, [r7, #22]
 800c852:	2300      	movs	r3, #0
 800c854:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800c856:	2300      	movs	r3, #0
 800c858:	77fb      	strb	r3, [r7, #31]
 800c85a:	e093      	b.n	800c984 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800c85c:	7ffa      	ldrb	r2, [r7, #31]
 800c85e:	4990      	ldr	r1, [pc, #576]	; (800caa0 <etharp_find_entry+0x278>)
 800c860:	4613      	mov	r3, r2
 800c862:	005b      	lsls	r3, r3, #1
 800c864:	4413      	add	r3, r2
 800c866:	00db      	lsls	r3, r3, #3
 800c868:	440b      	add	r3, r1
 800c86a:	3314      	adds	r3, #20
 800c86c:	781b      	ldrb	r3, [r3, #0]
 800c86e:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800c870:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800c874:	2b0a      	cmp	r3, #10
 800c876:	d105      	bne.n	800c884 <etharp_find_entry+0x5c>
 800c878:	7cfb      	ldrb	r3, [r7, #19]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d102      	bne.n	800c884 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800c87e:	7ffb      	ldrb	r3, [r7, #31]
 800c880:	77bb      	strb	r3, [r7, #30]
 800c882:	e07c      	b.n	800c97e <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800c884:	7cfb      	ldrb	r3, [r7, #19]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d079      	beq.n	800c97e <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800c88a:	7cfb      	ldrb	r3, [r7, #19]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d009      	beq.n	800c8a4 <etharp_find_entry+0x7c>
 800c890:	7cfb      	ldrb	r3, [r7, #19]
 800c892:	2b01      	cmp	r3, #1
 800c894:	d806      	bhi.n	800c8a4 <etharp_find_entry+0x7c>
 800c896:	4b83      	ldr	r3, [pc, #524]	; (800caa4 <etharp_find_entry+0x27c>)
 800c898:	f44f 7293 	mov.w	r2, #294	; 0x126
 800c89c:	4982      	ldr	r1, [pc, #520]	; (800caa8 <etharp_find_entry+0x280>)
 800c89e:	4883      	ldr	r0, [pc, #524]	; (800caac <etharp_find_entry+0x284>)
 800c8a0:	f003 fd92 	bl	80103c8 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d00f      	beq.n	800c8ca <etharp_find_entry+0xa2>
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6819      	ldr	r1, [r3, #0]
 800c8ae:	7ffa      	ldrb	r2, [r7, #31]
 800c8b0:	487b      	ldr	r0, [pc, #492]	; (800caa0 <etharp_find_entry+0x278>)
 800c8b2:	4613      	mov	r3, r2
 800c8b4:	005b      	lsls	r3, r3, #1
 800c8b6:	4413      	add	r3, r2
 800c8b8:	00db      	lsls	r3, r3, #3
 800c8ba:	4403      	add	r3, r0
 800c8bc:	3304      	adds	r3, #4
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	4299      	cmp	r1, r3
 800c8c2:	d102      	bne.n	800c8ca <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800c8c4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c8c8:	e0e5      	b.n	800ca96 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800c8ca:	7cfb      	ldrb	r3, [r7, #19]
 800c8cc:	2b01      	cmp	r3, #1
 800c8ce:	d13b      	bne.n	800c948 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800c8d0:	7ffa      	ldrb	r2, [r7, #31]
 800c8d2:	4973      	ldr	r1, [pc, #460]	; (800caa0 <etharp_find_entry+0x278>)
 800c8d4:	4613      	mov	r3, r2
 800c8d6:	005b      	lsls	r3, r3, #1
 800c8d8:	4413      	add	r3, r2
 800c8da:	00db      	lsls	r3, r3, #3
 800c8dc:	440b      	add	r3, r1
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d018      	beq.n	800c916 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800c8e4:	7ffa      	ldrb	r2, [r7, #31]
 800c8e6:	496e      	ldr	r1, [pc, #440]	; (800caa0 <etharp_find_entry+0x278>)
 800c8e8:	4613      	mov	r3, r2
 800c8ea:	005b      	lsls	r3, r3, #1
 800c8ec:	4413      	add	r3, r2
 800c8ee:	00db      	lsls	r3, r3, #3
 800c8f0:	440b      	add	r3, r1
 800c8f2:	3312      	adds	r3, #18
 800c8f4:	881b      	ldrh	r3, [r3, #0]
 800c8f6:	8b3a      	ldrh	r2, [r7, #24]
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	d840      	bhi.n	800c97e <etharp_find_entry+0x156>
            old_queue = i;
 800c8fc:	7ffb      	ldrb	r3, [r7, #31]
 800c8fe:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800c900:	7ffa      	ldrb	r2, [r7, #31]
 800c902:	4967      	ldr	r1, [pc, #412]	; (800caa0 <etharp_find_entry+0x278>)
 800c904:	4613      	mov	r3, r2
 800c906:	005b      	lsls	r3, r3, #1
 800c908:	4413      	add	r3, r2
 800c90a:	00db      	lsls	r3, r3, #3
 800c90c:	440b      	add	r3, r1
 800c90e:	3312      	adds	r3, #18
 800c910:	881b      	ldrh	r3, [r3, #0]
 800c912:	833b      	strh	r3, [r7, #24]
 800c914:	e033      	b.n	800c97e <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800c916:	7ffa      	ldrb	r2, [r7, #31]
 800c918:	4961      	ldr	r1, [pc, #388]	; (800caa0 <etharp_find_entry+0x278>)
 800c91a:	4613      	mov	r3, r2
 800c91c:	005b      	lsls	r3, r3, #1
 800c91e:	4413      	add	r3, r2
 800c920:	00db      	lsls	r3, r3, #3
 800c922:	440b      	add	r3, r1
 800c924:	3312      	adds	r3, #18
 800c926:	881b      	ldrh	r3, [r3, #0]
 800c928:	8afa      	ldrh	r2, [r7, #22]
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d827      	bhi.n	800c97e <etharp_find_entry+0x156>
            old_pending = i;
 800c92e:	7ffb      	ldrb	r3, [r7, #31]
 800c930:	773b      	strb	r3, [r7, #28]
            age_pending = arp_table[i].ctime;
 800c932:	7ffa      	ldrb	r2, [r7, #31]
 800c934:	495a      	ldr	r1, [pc, #360]	; (800caa0 <etharp_find_entry+0x278>)
 800c936:	4613      	mov	r3, r2
 800c938:	005b      	lsls	r3, r3, #1
 800c93a:	4413      	add	r3, r2
 800c93c:	00db      	lsls	r3, r3, #3
 800c93e:	440b      	add	r3, r1
 800c940:	3312      	adds	r3, #18
 800c942:	881b      	ldrh	r3, [r3, #0]
 800c944:	82fb      	strh	r3, [r7, #22]
 800c946:	e01a      	b.n	800c97e <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800c948:	7cfb      	ldrb	r3, [r7, #19]
 800c94a:	2b01      	cmp	r3, #1
 800c94c:	d917      	bls.n	800c97e <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800c94e:	7ffa      	ldrb	r2, [r7, #31]
 800c950:	4953      	ldr	r1, [pc, #332]	; (800caa0 <etharp_find_entry+0x278>)
 800c952:	4613      	mov	r3, r2
 800c954:	005b      	lsls	r3, r3, #1
 800c956:	4413      	add	r3, r2
 800c958:	00db      	lsls	r3, r3, #3
 800c95a:	440b      	add	r3, r1
 800c95c:	3312      	adds	r3, #18
 800c95e:	881b      	ldrh	r3, [r3, #0]
 800c960:	8aba      	ldrh	r2, [r7, #20]
 800c962:	429a      	cmp	r2, r3
 800c964:	d80b      	bhi.n	800c97e <etharp_find_entry+0x156>
            old_stable = i;
 800c966:	7ffb      	ldrb	r3, [r7, #31]
 800c968:	777b      	strb	r3, [r7, #29]
            age_stable = arp_table[i].ctime;
 800c96a:	7ffa      	ldrb	r2, [r7, #31]
 800c96c:	494c      	ldr	r1, [pc, #304]	; (800caa0 <etharp_find_entry+0x278>)
 800c96e:	4613      	mov	r3, r2
 800c970:	005b      	lsls	r3, r3, #1
 800c972:	4413      	add	r3, r2
 800c974:	00db      	lsls	r3, r3, #3
 800c976:	440b      	add	r3, r1
 800c978:	3312      	adds	r3, #18
 800c97a:	881b      	ldrh	r3, [r3, #0]
 800c97c:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800c97e:	7ffb      	ldrb	r3, [r7, #31]
 800c980:	3301      	adds	r3, #1
 800c982:	77fb      	strb	r3, [r7, #31]
 800c984:	7ffb      	ldrb	r3, [r7, #31]
 800c986:	2b09      	cmp	r3, #9
 800c988:	f67f af68 	bls.w	800c85c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800c98c:	7afb      	ldrb	r3, [r7, #11]
 800c98e:	f003 0302 	and.w	r3, r3, #2
 800c992:	2b00      	cmp	r3, #0
 800c994:	d108      	bne.n	800c9a8 <etharp_find_entry+0x180>
 800c996:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800c99a:	2b0a      	cmp	r3, #10
 800c99c:	d107      	bne.n	800c9ae <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800c99e:	7afb      	ldrb	r3, [r7, #11]
 800c9a0:	f003 0301 	and.w	r3, r3, #1
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d102      	bne.n	800c9ae <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800c9a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c9ac:	e073      	b.n	800ca96 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800c9ae:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800c9b2:	2b09      	cmp	r3, #9
 800c9b4:	dc02      	bgt.n	800c9bc <etharp_find_entry+0x194>
    i = empty;
 800c9b6:	7fbb      	ldrb	r3, [r7, #30]
 800c9b8:	77fb      	strb	r3, [r7, #31]
 800c9ba:	e036      	b.n	800ca2a <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800c9bc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c9c0:	2b09      	cmp	r3, #9
 800c9c2:	dc13      	bgt.n	800c9ec <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800c9c4:	7f7b      	ldrb	r3, [r7, #29]
 800c9c6:	77fb      	strb	r3, [r7, #31]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800c9c8:	7ffa      	ldrb	r2, [r7, #31]
 800c9ca:	4935      	ldr	r1, [pc, #212]	; (800caa0 <etharp_find_entry+0x278>)
 800c9cc:	4613      	mov	r3, r2
 800c9ce:	005b      	lsls	r3, r3, #1
 800c9d0:	4413      	add	r3, r2
 800c9d2:	00db      	lsls	r3, r3, #3
 800c9d4:	440b      	add	r3, r1
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d018      	beq.n	800ca0e <etharp_find_entry+0x1e6>
 800c9dc:	4b31      	ldr	r3, [pc, #196]	; (800caa4 <etharp_find_entry+0x27c>)
 800c9de:	f240 126f 	movw	r2, #367	; 0x16f
 800c9e2:	4933      	ldr	r1, [pc, #204]	; (800cab0 <etharp_find_entry+0x288>)
 800c9e4:	4831      	ldr	r0, [pc, #196]	; (800caac <etharp_find_entry+0x284>)
 800c9e6:	f003 fcef 	bl	80103c8 <iprintf>
 800c9ea:	e010      	b.n	800ca0e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800c9ec:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c9f0:	2b09      	cmp	r3, #9
 800c9f2:	dc02      	bgt.n	800c9fa <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800c9f4:	7f3b      	ldrb	r3, [r7, #28]
 800c9f6:	77fb      	strb	r3, [r7, #31]
 800c9f8:	e009      	b.n	800ca0e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800c9fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c9fe:	2b09      	cmp	r3, #9
 800ca00:	dc02      	bgt.n	800ca08 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800ca02:	7efb      	ldrb	r3, [r7, #27]
 800ca04:	77fb      	strb	r3, [r7, #31]
 800ca06:	e002      	b.n	800ca0e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800ca08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ca0c:	e043      	b.n	800ca96 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800ca0e:	7ffb      	ldrb	r3, [r7, #31]
 800ca10:	2b09      	cmp	r3, #9
 800ca12:	d906      	bls.n	800ca22 <etharp_find_entry+0x1fa>
 800ca14:	4b23      	ldr	r3, [pc, #140]	; (800caa4 <etharp_find_entry+0x27c>)
 800ca16:	f240 1281 	movw	r2, #385	; 0x181
 800ca1a:	4926      	ldr	r1, [pc, #152]	; (800cab4 <etharp_find_entry+0x28c>)
 800ca1c:	4823      	ldr	r0, [pc, #140]	; (800caac <etharp_find_entry+0x284>)
 800ca1e:	f003 fcd3 	bl	80103c8 <iprintf>
    etharp_free_entry(i);
 800ca22:	7ffb      	ldrb	r3, [r7, #31]
 800ca24:	4618      	mov	r0, r3
 800ca26:	f7ff fdf7 	bl	800c618 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800ca2a:	7ffb      	ldrb	r3, [r7, #31]
 800ca2c:	2b09      	cmp	r3, #9
 800ca2e:	d906      	bls.n	800ca3e <etharp_find_entry+0x216>
 800ca30:	4b1c      	ldr	r3, [pc, #112]	; (800caa4 <etharp_find_entry+0x27c>)
 800ca32:	f240 1285 	movw	r2, #389	; 0x185
 800ca36:	491f      	ldr	r1, [pc, #124]	; (800cab4 <etharp_find_entry+0x28c>)
 800ca38:	481c      	ldr	r0, [pc, #112]	; (800caac <etharp_find_entry+0x284>)
 800ca3a:	f003 fcc5 	bl	80103c8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800ca3e:	7ffa      	ldrb	r2, [r7, #31]
 800ca40:	4917      	ldr	r1, [pc, #92]	; (800caa0 <etharp_find_entry+0x278>)
 800ca42:	4613      	mov	r3, r2
 800ca44:	005b      	lsls	r3, r3, #1
 800ca46:	4413      	add	r3, r2
 800ca48:	00db      	lsls	r3, r3, #3
 800ca4a:	440b      	add	r3, r1
 800ca4c:	3314      	adds	r3, #20
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d006      	beq.n	800ca62 <etharp_find_entry+0x23a>
 800ca54:	4b13      	ldr	r3, [pc, #76]	; (800caa4 <etharp_find_entry+0x27c>)
 800ca56:	f240 1287 	movw	r2, #391	; 0x187
 800ca5a:	4917      	ldr	r1, [pc, #92]	; (800cab8 <etharp_find_entry+0x290>)
 800ca5c:	4813      	ldr	r0, [pc, #76]	; (800caac <etharp_find_entry+0x284>)
 800ca5e:	f003 fcb3 	bl	80103c8 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d00a      	beq.n	800ca7e <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800ca68:	7ffa      	ldrb	r2, [r7, #31]
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	6819      	ldr	r1, [r3, #0]
 800ca6e:	480c      	ldr	r0, [pc, #48]	; (800caa0 <etharp_find_entry+0x278>)
 800ca70:	4613      	mov	r3, r2
 800ca72:	005b      	lsls	r3, r3, #1
 800ca74:	4413      	add	r3, r2
 800ca76:	00db      	lsls	r3, r3, #3
 800ca78:	4403      	add	r3, r0
 800ca7a:	3304      	adds	r3, #4
 800ca7c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800ca7e:	7ffa      	ldrb	r2, [r7, #31]
 800ca80:	4907      	ldr	r1, [pc, #28]	; (800caa0 <etharp_find_entry+0x278>)
 800ca82:	4613      	mov	r3, r2
 800ca84:	005b      	lsls	r3, r3, #1
 800ca86:	4413      	add	r3, r2
 800ca88:	00db      	lsls	r3, r3, #3
 800ca8a:	440b      	add	r3, r1
 800ca8c:	3312      	adds	r3, #18
 800ca8e:	2200      	movs	r2, #0
 800ca90:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800ca92:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3720      	adds	r7, #32
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
 800ca9e:	bf00      	nop
 800caa0:	240000e4 	.word	0x240000e4
 800caa4:	08012224 	.word	0x08012224
 800caa8:	0801225c 	.word	0x0801225c
 800caac:	0801229c 	.word	0x0801229c
 800cab0:	080122c4 	.word	0x080122c4
 800cab4:	080122dc 	.word	0x080122dc
 800cab8:	080122f0 	.word	0x080122f0

0800cabc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b088      	sub	sp, #32
 800cac0:	af02      	add	r7, sp, #8
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	607a      	str	r2, [r7, #4]
 800cac8:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cad0:	2b06      	cmp	r3, #6
 800cad2:	d006      	beq.n	800cae2 <etharp_update_arp_entry+0x26>
 800cad4:	4b48      	ldr	r3, [pc, #288]	; (800cbf8 <etharp_update_arp_entry+0x13c>)
 800cad6:	f240 12ab 	movw	r2, #427	; 0x1ab
 800cada:	4948      	ldr	r1, [pc, #288]	; (800cbfc <etharp_update_arp_entry+0x140>)
 800cadc:	4848      	ldr	r0, [pc, #288]	; (800cc00 <etharp_update_arp_entry+0x144>)
 800cade:	f003 fc73 	bl	80103c8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d012      	beq.n	800cb0e <etharp_update_arp_entry+0x52>
 800cae8:	68bb      	ldr	r3, [r7, #8]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d00e      	beq.n	800cb0e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	68f9      	ldr	r1, [r7, #12]
 800caf6:	4618      	mov	r0, r3
 800caf8:	f001 f8fe 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800cafc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d105      	bne.n	800cb0e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800cb0a:	2be0      	cmp	r3, #224	; 0xe0
 800cb0c:	d102      	bne.n	800cb14 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800cb0e:	f06f 030f 	mvn.w	r3, #15
 800cb12:	e06c      	b.n	800cbee <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800cb14:	78fb      	ldrb	r3, [r7, #3]
 800cb16:	68fa      	ldr	r2, [r7, #12]
 800cb18:	4619      	mov	r1, r3
 800cb1a:	68b8      	ldr	r0, [r7, #8]
 800cb1c:	f7ff fe84 	bl	800c828 <etharp_find_entry>
 800cb20:	4603      	mov	r3, r0
 800cb22:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800cb24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	da02      	bge.n	800cb32 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800cb2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cb30:	e05d      	b.n	800cbee <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800cb32:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cb36:	4933      	ldr	r1, [pc, #204]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cb38:	4613      	mov	r3, r2
 800cb3a:	005b      	lsls	r3, r3, #1
 800cb3c:	4413      	add	r3, r2
 800cb3e:	00db      	lsls	r3, r3, #3
 800cb40:	440b      	add	r3, r1
 800cb42:	3314      	adds	r3, #20
 800cb44:	2202      	movs	r2, #2
 800cb46:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800cb48:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cb4c:	492d      	ldr	r1, [pc, #180]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cb4e:	4613      	mov	r3, r2
 800cb50:	005b      	lsls	r3, r3, #1
 800cb52:	4413      	add	r3, r2
 800cb54:	00db      	lsls	r3, r3, #3
 800cb56:	440b      	add	r3, r1
 800cb58:	3308      	adds	r3, #8
 800cb5a:	68fa      	ldr	r2, [r7, #12]
 800cb5c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800cb5e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cb62:	4613      	mov	r3, r2
 800cb64:	005b      	lsls	r3, r3, #1
 800cb66:	4413      	add	r3, r2
 800cb68:	00db      	lsls	r3, r3, #3
 800cb6a:	3308      	adds	r3, #8
 800cb6c:	4a25      	ldr	r2, [pc, #148]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cb6e:	4413      	add	r3, r2
 800cb70:	3304      	adds	r3, #4
 800cb72:	2206      	movs	r2, #6
 800cb74:	6879      	ldr	r1, [r7, #4]
 800cb76:	4618      	mov	r0, r3
 800cb78:	f003 fc13 	bl	80103a2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800cb7c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cb80:	4920      	ldr	r1, [pc, #128]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cb82:	4613      	mov	r3, r2
 800cb84:	005b      	lsls	r3, r3, #1
 800cb86:	4413      	add	r3, r2
 800cb88:	00db      	lsls	r3, r3, #3
 800cb8a:	440b      	add	r3, r1
 800cb8c:	3312      	adds	r3, #18
 800cb8e:	2200      	movs	r2, #0
 800cb90:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800cb92:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cb96:	491b      	ldr	r1, [pc, #108]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cb98:	4613      	mov	r3, r2
 800cb9a:	005b      	lsls	r3, r3, #1
 800cb9c:	4413      	add	r3, r2
 800cb9e:	00db      	lsls	r3, r3, #3
 800cba0:	440b      	add	r3, r1
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d021      	beq.n	800cbec <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800cba8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cbac:	4915      	ldr	r1, [pc, #84]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cbae:	4613      	mov	r3, r2
 800cbb0:	005b      	lsls	r3, r3, #1
 800cbb2:	4413      	add	r3, r2
 800cbb4:	00db      	lsls	r3, r3, #3
 800cbb6:	440b      	add	r3, r1
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800cbbc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cbc0:	4910      	ldr	r1, [pc, #64]	; (800cc04 <etharp_update_arp_entry+0x148>)
 800cbc2:	4613      	mov	r3, r2
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	4413      	add	r3, r2
 800cbc8:	00db      	lsls	r3, r3, #3
 800cbca:	440b      	add	r3, r1
 800cbcc:	2200      	movs	r2, #0
 800cbce:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800cbd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800cbda:	9300      	str	r3, [sp, #0]
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6939      	ldr	r1, [r7, #16]
 800cbe0:	68f8      	ldr	r0, [r7, #12]
 800cbe2:	f001 ff2f 	bl	800ea44 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800cbe6:	6938      	ldr	r0, [r7, #16]
 800cbe8:	f7fe fdb8 	bl	800b75c <pbuf_free>
  }
  return ERR_OK;
 800cbec:	2300      	movs	r3, #0
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3718      	adds	r7, #24
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
 800cbf6:	bf00      	nop
 800cbf8:	08012224 	.word	0x08012224
 800cbfc:	0801231c 	.word	0x0801231c
 800cc00:	0801229c 	.word	0x0801229c
 800cc04:	240000e4 	.word	0x240000e4

0800cc08 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b084      	sub	sp, #16
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cc10:	2300      	movs	r3, #0
 800cc12:	73fb      	strb	r3, [r7, #15]
 800cc14:	e01f      	b.n	800cc56 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800cc16:	7bfa      	ldrb	r2, [r7, #15]
 800cc18:	4912      	ldr	r1, [pc, #72]	; (800cc64 <etharp_cleanup_netif+0x5c>)
 800cc1a:	4613      	mov	r3, r2
 800cc1c:	005b      	lsls	r3, r3, #1
 800cc1e:	4413      	add	r3, r2
 800cc20:	00db      	lsls	r3, r3, #3
 800cc22:	440b      	add	r3, r1
 800cc24:	3314      	adds	r3, #20
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800cc2a:	7bbb      	ldrb	r3, [r7, #14]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d00f      	beq.n	800cc50 <etharp_cleanup_netif+0x48>
 800cc30:	7bfa      	ldrb	r2, [r7, #15]
 800cc32:	490c      	ldr	r1, [pc, #48]	; (800cc64 <etharp_cleanup_netif+0x5c>)
 800cc34:	4613      	mov	r3, r2
 800cc36:	005b      	lsls	r3, r3, #1
 800cc38:	4413      	add	r3, r2
 800cc3a:	00db      	lsls	r3, r3, #3
 800cc3c:	440b      	add	r3, r1
 800cc3e:	3308      	adds	r3, #8
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	687a      	ldr	r2, [r7, #4]
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d103      	bne.n	800cc50 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800cc48:	7bfb      	ldrb	r3, [r7, #15]
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	f7ff fce4 	bl	800c618 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cc50:	7bfb      	ldrb	r3, [r7, #15]
 800cc52:	3301      	adds	r3, #1
 800cc54:	73fb      	strb	r3, [r7, #15]
 800cc56:	7bfb      	ldrb	r3, [r7, #15]
 800cc58:	2b09      	cmp	r3, #9
 800cc5a:	d9dc      	bls.n	800cc16 <etharp_cleanup_netif+0xe>
    }
  }
}
 800cc5c:	bf00      	nop
 800cc5e:	3710      	adds	r7, #16
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	240000e4 	.word	0x240000e4

0800cc68 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800cc68:	b5b0      	push	{r4, r5, r7, lr}
 800cc6a:	b08a      	sub	sp, #40	; 0x28
 800cc6c:	af04      	add	r7, sp, #16
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d107      	bne.n	800cc88 <etharp_input+0x20>
 800cc78:	4b3d      	ldr	r3, [pc, #244]	; (800cd70 <etharp_input+0x108>)
 800cc7a:	f44f 7222 	mov.w	r2, #648	; 0x288
 800cc7e:	493d      	ldr	r1, [pc, #244]	; (800cd74 <etharp_input+0x10c>)
 800cc80:	483d      	ldr	r0, [pc, #244]	; (800cd78 <etharp_input+0x110>)
 800cc82:	f003 fba1 	bl	80103c8 <iprintf>
 800cc86:	e06f      	b.n	800cd68 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	617b      	str	r3, [r7, #20]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	881b      	ldrh	r3, [r3, #0]
 800cc92:	b29b      	uxth	r3, r3
 800cc94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc98:	d10c      	bne.n	800ccb4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800cc9e:	2b06      	cmp	r3, #6
 800cca0:	d108      	bne.n	800ccb4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800cca6:	2b04      	cmp	r3, #4
 800cca8:	d104      	bne.n	800ccb4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	885b      	ldrh	r3, [r3, #2]
 800ccae:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800ccb0:	2b08      	cmp	r3, #8
 800ccb2:	d003      	beq.n	800ccbc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f7fe fd51 	bl	800b75c <pbuf_free>
    return;
 800ccba:	e055      	b.n	800cd68 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	330e      	adds	r3, #14
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	3318      	adds	r3, #24
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	3304      	adds	r3, #4
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d102      	bne.n	800ccdc <etharp_input+0x74>
    for_us = 0;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	74fb      	strb	r3, [r7, #19]
 800ccda:	e009      	b.n	800ccf0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800ccdc:	68ba      	ldr	r2, [r7, #8]
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	3304      	adds	r3, #4
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	429a      	cmp	r2, r3
 800cce6:	bf0c      	ite	eq
 800cce8:	2301      	moveq	r3, #1
 800ccea:	2300      	movne	r3, #0
 800ccec:	b2db      	uxtb	r3, r3
 800ccee:	74fb      	strb	r3, [r7, #19]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	f103 0208 	add.w	r2, r3, #8
 800ccf6:	7cfb      	ldrb	r3, [r7, #19]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d001      	beq.n	800cd00 <etharp_input+0x98>
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	e000      	b.n	800cd02 <etharp_input+0x9a>
 800cd00:	2302      	movs	r3, #2
 800cd02:	f107 010c 	add.w	r1, r7, #12
 800cd06:	6838      	ldr	r0, [r7, #0]
 800cd08:	f7ff fed8 	bl	800cabc <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800cd0c:	697b      	ldr	r3, [r7, #20]
 800cd0e:	88db      	ldrh	r3, [r3, #6]
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd16:	d003      	beq.n	800cd20 <etharp_input+0xb8>
 800cd18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd1c:	d01e      	beq.n	800cd5c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800cd1e:	e020      	b.n	800cd62 <etharp_input+0xfa>
    if (for_us) {
 800cd20:	7cfb      	ldrb	r3, [r7, #19]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d01c      	beq.n	800cd60 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	f103 0529 	add.w	r5, r3, #41	; 0x29
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800cd3c:	697a      	ldr	r2, [r7, #20]
 800cd3e:	3208      	adds	r2, #8
      etharp_raw(netif,
 800cd40:	2102      	movs	r1, #2
 800cd42:	9103      	str	r1, [sp, #12]
 800cd44:	f107 010c 	add.w	r1, r7, #12
 800cd48:	9102      	str	r1, [sp, #8]
 800cd4a:	9201      	str	r2, [sp, #4]
 800cd4c:	9300      	str	r3, [sp, #0]
 800cd4e:	462b      	mov	r3, r5
 800cd50:	4622      	mov	r2, r4
 800cd52:	4601      	mov	r1, r0
 800cd54:	6838      	ldr	r0, [r7, #0]
 800cd56:	f000 fae3 	bl	800d320 <etharp_raw>
    break;
 800cd5a:	e001      	b.n	800cd60 <etharp_input+0xf8>
    break;
 800cd5c:	bf00      	nop
 800cd5e:	e000      	b.n	800cd62 <etharp_input+0xfa>
    break;
 800cd60:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f7fe fcfa 	bl	800b75c <pbuf_free>
}
 800cd68:	3718      	adds	r7, #24
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bdb0      	pop	{r4, r5, r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	08012224 	.word	0x08012224
 800cd74:	08012374 	.word	0x08012374
 800cd78:	0801229c 	.word	0x0801229c

0800cd7c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b086      	sub	sp, #24
 800cd80:	af02      	add	r7, sp, #8
 800cd82:	60f8      	str	r0, [r7, #12]
 800cd84:	60b9      	str	r1, [r7, #8]
 800cd86:	4613      	mov	r3, r2
 800cd88:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800cd8a:	79fa      	ldrb	r2, [r7, #7]
 800cd8c:	4944      	ldr	r1, [pc, #272]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800cd8e:	4613      	mov	r3, r2
 800cd90:	005b      	lsls	r3, r3, #1
 800cd92:	4413      	add	r3, r2
 800cd94:	00db      	lsls	r3, r3, #3
 800cd96:	440b      	add	r3, r1
 800cd98:	3314      	adds	r3, #20
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	d806      	bhi.n	800cdae <etharp_output_to_arp_index+0x32>
 800cda0:	4b40      	ldr	r3, [pc, #256]	; (800cea4 <etharp_output_to_arp_index+0x128>)
 800cda2:	f240 22ed 	movw	r2, #749	; 0x2ed
 800cda6:	4940      	ldr	r1, [pc, #256]	; (800cea8 <etharp_output_to_arp_index+0x12c>)
 800cda8:	4840      	ldr	r0, [pc, #256]	; (800ceac <etharp_output_to_arp_index+0x130>)
 800cdaa:	f003 fb0d 	bl	80103c8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800cdae:	79fa      	ldrb	r2, [r7, #7]
 800cdb0:	493b      	ldr	r1, [pc, #236]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800cdb2:	4613      	mov	r3, r2
 800cdb4:	005b      	lsls	r3, r3, #1
 800cdb6:	4413      	add	r3, r2
 800cdb8:	00db      	lsls	r3, r3, #3
 800cdba:	440b      	add	r3, r1
 800cdbc:	3314      	adds	r3, #20
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	2b02      	cmp	r3, #2
 800cdc2:	d153      	bne.n	800ce6c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800cdc4:	79fa      	ldrb	r2, [r7, #7]
 800cdc6:	4936      	ldr	r1, [pc, #216]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800cdc8:	4613      	mov	r3, r2
 800cdca:	005b      	lsls	r3, r3, #1
 800cdcc:	4413      	add	r3, r2
 800cdce:	00db      	lsls	r3, r3, #3
 800cdd0:	440b      	add	r3, r1
 800cdd2:	3312      	adds	r3, #18
 800cdd4:	881b      	ldrh	r3, [r3, #0]
 800cdd6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800cdda:	d919      	bls.n	800ce10 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800cddc:	79fa      	ldrb	r2, [r7, #7]
 800cdde:	4613      	mov	r3, r2
 800cde0:	005b      	lsls	r3, r3, #1
 800cde2:	4413      	add	r3, r2
 800cde4:	00db      	lsls	r3, r3, #3
 800cde6:	4a2e      	ldr	r2, [pc, #184]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800cde8:	4413      	add	r3, r2
 800cdea:	3304      	adds	r3, #4
 800cdec:	4619      	mov	r1, r3
 800cdee:	68f8      	ldr	r0, [r7, #12]
 800cdf0:	f000 fb44 	bl	800d47c <etharp_request>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d138      	bne.n	800ce6c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800cdfa:	79fa      	ldrb	r2, [r7, #7]
 800cdfc:	4928      	ldr	r1, [pc, #160]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800cdfe:	4613      	mov	r3, r2
 800ce00:	005b      	lsls	r3, r3, #1
 800ce02:	4413      	add	r3, r2
 800ce04:	00db      	lsls	r3, r3, #3
 800ce06:	440b      	add	r3, r1
 800ce08:	3314      	adds	r3, #20
 800ce0a:	2203      	movs	r2, #3
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	e02d      	b.n	800ce6c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800ce10:	79fa      	ldrb	r2, [r7, #7]
 800ce12:	4923      	ldr	r1, [pc, #140]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800ce14:	4613      	mov	r3, r2
 800ce16:	005b      	lsls	r3, r3, #1
 800ce18:	4413      	add	r3, r2
 800ce1a:	00db      	lsls	r3, r3, #3
 800ce1c:	440b      	add	r3, r1
 800ce1e:	3312      	adds	r3, #18
 800ce20:	881b      	ldrh	r3, [r3, #0]
 800ce22:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800ce26:	d321      	bcc.n	800ce6c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800ce28:	79fa      	ldrb	r2, [r7, #7]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	005b      	lsls	r3, r3, #1
 800ce2e:	4413      	add	r3, r2
 800ce30:	00db      	lsls	r3, r3, #3
 800ce32:	4a1b      	ldr	r2, [pc, #108]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800ce34:	4413      	add	r3, r2
 800ce36:	1d19      	adds	r1, r3, #4
 800ce38:	79fa      	ldrb	r2, [r7, #7]
 800ce3a:	4613      	mov	r3, r2
 800ce3c:	005b      	lsls	r3, r3, #1
 800ce3e:	4413      	add	r3, r2
 800ce40:	00db      	lsls	r3, r3, #3
 800ce42:	3308      	adds	r3, #8
 800ce44:	4a16      	ldr	r2, [pc, #88]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800ce46:	4413      	add	r3, r2
 800ce48:	3304      	adds	r3, #4
 800ce4a:	461a      	mov	r2, r3
 800ce4c:	68f8      	ldr	r0, [r7, #12]
 800ce4e:	f000 faf3 	bl	800d438 <etharp_request_dst>
 800ce52:	4603      	mov	r3, r0
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d109      	bne.n	800ce6c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800ce58:	79fa      	ldrb	r2, [r7, #7]
 800ce5a:	4911      	ldr	r1, [pc, #68]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800ce5c:	4613      	mov	r3, r2
 800ce5e:	005b      	lsls	r3, r3, #1
 800ce60:	4413      	add	r3, r2
 800ce62:	00db      	lsls	r3, r3, #3
 800ce64:	440b      	add	r3, r1
 800ce66:	3314      	adds	r3, #20
 800ce68:	2203      	movs	r2, #3
 800ce6a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	f103 0129 	add.w	r1, r3, #41	; 0x29
 800ce72:	79fa      	ldrb	r2, [r7, #7]
 800ce74:	4613      	mov	r3, r2
 800ce76:	005b      	lsls	r3, r3, #1
 800ce78:	4413      	add	r3, r2
 800ce7a:	00db      	lsls	r3, r3, #3
 800ce7c:	3308      	adds	r3, #8
 800ce7e:	4a08      	ldr	r2, [pc, #32]	; (800cea0 <etharp_output_to_arp_index+0x124>)
 800ce80:	4413      	add	r3, r2
 800ce82:	1d1a      	adds	r2, r3, #4
 800ce84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ce88:	9300      	str	r3, [sp, #0]
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	460a      	mov	r2, r1
 800ce8e:	68b9      	ldr	r1, [r7, #8]
 800ce90:	68f8      	ldr	r0, [r7, #12]
 800ce92:	f001 fdd7 	bl	800ea44 <ethernet_output>
 800ce96:	4603      	mov	r3, r0
}
 800ce98:	4618      	mov	r0, r3
 800ce9a:	3710      	adds	r7, #16
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}
 800cea0:	240000e4 	.word	0x240000e4
 800cea4:	08012224 	.word	0x08012224
 800cea8:	08012394 	.word	0x08012394
 800ceac:	0801229c 	.word	0x0801229c

0800ceb0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b08a      	sub	sp, #40	; 0x28
 800ceb4:	af02      	add	r7, sp, #8
 800ceb6:	60f8      	str	r0, [r7, #12]
 800ceb8:	60b9      	str	r1, [r7, #8]
 800ceba:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d106      	bne.n	800ced4 <etharp_output+0x24>
 800cec6:	4b69      	ldr	r3, [pc, #420]	; (800d06c <etharp_output+0x1bc>)
 800cec8:	f240 321b 	movw	r2, #795	; 0x31b
 800cecc:	4968      	ldr	r1, [pc, #416]	; (800d070 <etharp_output+0x1c0>)
 800cece:	4869      	ldr	r0, [pc, #420]	; (800d074 <etharp_output+0x1c4>)
 800ced0:	f003 fa7a 	bl	80103c8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d106      	bne.n	800cee8 <etharp_output+0x38>
 800ceda:	4b64      	ldr	r3, [pc, #400]	; (800d06c <etharp_output+0x1bc>)
 800cedc:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800cee0:	4965      	ldr	r1, [pc, #404]	; (800d078 <etharp_output+0x1c8>)
 800cee2:	4864      	ldr	r0, [pc, #400]	; (800d074 <etharp_output+0x1c4>)
 800cee4:	f003 fa70 	bl	80103c8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d106      	bne.n	800cefc <etharp_output+0x4c>
 800ceee:	4b5f      	ldr	r3, [pc, #380]	; (800d06c <etharp_output+0x1bc>)
 800cef0:	f240 321d 	movw	r2, #797	; 0x31d
 800cef4:	4961      	ldr	r1, [pc, #388]	; (800d07c <etharp_output+0x1cc>)
 800cef6:	485f      	ldr	r0, [pc, #380]	; (800d074 <etharp_output+0x1c4>)
 800cef8:	f003 fa66 	bl	80103c8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	68f9      	ldr	r1, [r7, #12]
 800cf02:	4618      	mov	r0, r3
 800cf04:	f000 fef8 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d002      	beq.n	800cf14 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800cf0e:	4b5c      	ldr	r3, [pc, #368]	; (800d080 <etharp_output+0x1d0>)
 800cf10:	61fb      	str	r3, [r7, #28]
 800cf12:	e09b      	b.n	800d04c <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cf1c:	2be0      	cmp	r3, #224	; 0xe0
 800cf1e:	d118      	bne.n	800cf52 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800cf20:	2301      	movs	r3, #1
 800cf22:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800cf24:	2300      	movs	r3, #0
 800cf26:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800cf28:	235e      	movs	r3, #94	; 0x5e
 800cf2a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	3301      	adds	r3, #1
 800cf30:	781b      	ldrb	r3, [r3, #0]
 800cf32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf36:	b2db      	uxtb	r3, r3
 800cf38:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	3302      	adds	r3, #2
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	3303      	adds	r3, #3
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800cf4a:	f107 0310 	add.w	r3, r7, #16
 800cf4e:	61fb      	str	r3, [r7, #28]
 800cf50:	e07c      	b.n	800d04c <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681a      	ldr	r2, [r3, #0]
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	3304      	adds	r3, #4
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	405a      	eors	r2, r3
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	3308      	adds	r3, #8
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	4013      	ands	r3, r2
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d012      	beq.n	800cf90 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800cf70:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800cf74:	4293      	cmp	r3, r2
 800cf76:	d00b      	beq.n	800cf90 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	330c      	adds	r3, #12
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d003      	beq.n	800cf8a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	330c      	adds	r3, #12
 800cf86:	61bb      	str	r3, [r7, #24]
 800cf88:	e002      	b.n	800cf90 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800cf8a:	f06f 0303 	mvn.w	r3, #3
 800cf8e:	e069      	b.n	800d064 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800cf90:	4b3c      	ldr	r3, [pc, #240]	; (800d084 <etharp_output+0x1d4>)
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	4619      	mov	r1, r3
 800cf96:	4a3c      	ldr	r2, [pc, #240]	; (800d088 <etharp_output+0x1d8>)
 800cf98:	460b      	mov	r3, r1
 800cf9a:	005b      	lsls	r3, r3, #1
 800cf9c:	440b      	add	r3, r1
 800cf9e:	00db      	lsls	r3, r3, #3
 800cfa0:	4413      	add	r3, r2
 800cfa2:	3314      	adds	r3, #20
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	2b01      	cmp	r3, #1
 800cfa8:	d917      	bls.n	800cfda <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800cfaa:	69bb      	ldr	r3, [r7, #24]
 800cfac:	681a      	ldr	r2, [r3, #0]
 800cfae:	4b35      	ldr	r3, [pc, #212]	; (800d084 <etharp_output+0x1d4>)
 800cfb0:	781b      	ldrb	r3, [r3, #0]
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	4934      	ldr	r1, [pc, #208]	; (800d088 <etharp_output+0x1d8>)
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	005b      	lsls	r3, r3, #1
 800cfba:	4403      	add	r3, r0
 800cfbc:	00db      	lsls	r3, r3, #3
 800cfbe:	440b      	add	r3, r1
 800cfc0:	3304      	adds	r3, #4
 800cfc2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d108      	bne.n	800cfda <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800cfc8:	4b2e      	ldr	r3, [pc, #184]	; (800d084 <etharp_output+0x1d4>)
 800cfca:	781b      	ldrb	r3, [r3, #0]
 800cfcc:	461a      	mov	r2, r3
 800cfce:	68b9      	ldr	r1, [r7, #8]
 800cfd0:	68f8      	ldr	r0, [r7, #12]
 800cfd2:	f7ff fed3 	bl	800cd7c <etharp_output_to_arp_index>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	e044      	b.n	800d064 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800cfda:	2300      	movs	r3, #0
 800cfdc:	75fb      	strb	r3, [r7, #23]
 800cfde:	e02a      	b.n	800d036 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800cfe0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800cfe4:	4928      	ldr	r1, [pc, #160]	; (800d088 <etharp_output+0x1d8>)
 800cfe6:	4613      	mov	r3, r2
 800cfe8:	005b      	lsls	r3, r3, #1
 800cfea:	4413      	add	r3, r2
 800cfec:	00db      	lsls	r3, r3, #3
 800cfee:	440b      	add	r3, r1
 800cff0:	3314      	adds	r3, #20
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d918      	bls.n	800d02a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800cff8:	69bb      	ldr	r3, [r7, #24]
 800cffa:	6819      	ldr	r1, [r3, #0]
 800cffc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d000:	4821      	ldr	r0, [pc, #132]	; (800d088 <etharp_output+0x1d8>)
 800d002:	4613      	mov	r3, r2
 800d004:	005b      	lsls	r3, r3, #1
 800d006:	4413      	add	r3, r2
 800d008:	00db      	lsls	r3, r3, #3
 800d00a:	4403      	add	r3, r0
 800d00c:	3304      	adds	r3, #4
 800d00e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d010:	4299      	cmp	r1, r3
 800d012:	d10a      	bne.n	800d02a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800d014:	7dfa      	ldrb	r2, [r7, #23]
 800d016:	4b1b      	ldr	r3, [pc, #108]	; (800d084 <etharp_output+0x1d4>)
 800d018:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800d01a:	7dfb      	ldrb	r3, [r7, #23]
 800d01c:	461a      	mov	r2, r3
 800d01e:	68b9      	ldr	r1, [r7, #8]
 800d020:	68f8      	ldr	r0, [r7, #12]
 800d022:	f7ff feab 	bl	800cd7c <etharp_output_to_arp_index>
 800d026:	4603      	mov	r3, r0
 800d028:	e01c      	b.n	800d064 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d02a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d02e:	b2db      	uxtb	r3, r3
 800d030:	3301      	adds	r3, #1
 800d032:	b2db      	uxtb	r3, r3
 800d034:	75fb      	strb	r3, [r7, #23]
 800d036:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d03a:	2b09      	cmp	r3, #9
 800d03c:	ddd0      	ble.n	800cfe0 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800d03e:	68ba      	ldr	r2, [r7, #8]
 800d040:	69b9      	ldr	r1, [r7, #24]
 800d042:	68f8      	ldr	r0, [r7, #12]
 800d044:	f000 f822 	bl	800d08c <etharp_query>
 800d048:	4603      	mov	r3, r0
 800d04a:	e00b      	b.n	800d064 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800d052:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	69fb      	ldr	r3, [r7, #28]
 800d05a:	68b9      	ldr	r1, [r7, #8]
 800d05c:	68f8      	ldr	r0, [r7, #12]
 800d05e:	f001 fcf1 	bl	800ea44 <ethernet_output>
 800d062:	4603      	mov	r3, r0
}
 800d064:	4618      	mov	r0, r3
 800d066:	3720      	adds	r7, #32
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}
 800d06c:	08012224 	.word	0x08012224
 800d070:	08012374 	.word	0x08012374
 800d074:	0801229c 	.word	0x0801229c
 800d078:	080123c4 	.word	0x080123c4
 800d07c:	08012364 	.word	0x08012364
 800d080:	080129c8 	.word	0x080129c8
 800d084:	240001d4 	.word	0x240001d4
 800d088:	240000e4 	.word	0x240000e4

0800d08c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b08c      	sub	sp, #48	; 0x30
 800d090:	af02      	add	r7, sp, #8
 800d092:	60f8      	str	r0, [r7, #12]
 800d094:	60b9      	str	r1, [r7, #8]
 800d096:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	3329      	adds	r3, #41	; 0x29
 800d09c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800d09e:	23ff      	movs	r3, #255	; 0xff
 800d0a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	68f9      	ldr	r1, [r7, #12]
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f000 fe22 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d10c      	bne.n	800d0d4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d0c2:	2be0      	cmp	r3, #224	; 0xe0
 800d0c4:	d006      	beq.n	800d0d4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d003      	beq.n	800d0d4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d102      	bne.n	800d0da <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d0d4:	f06f 030f 	mvn.w	r3, #15
 800d0d8:	e10f      	b.n	800d2fa <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800d0da:	68fa      	ldr	r2, [r7, #12]
 800d0dc:	2101      	movs	r1, #1
 800d0de:	68b8      	ldr	r0, [r7, #8]
 800d0e0:	f7ff fba2 	bl	800c828 <etharp_find_entry>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800d0e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	da02      	bge.n	800d0f6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800d0f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d0f4:	e101      	b.n	800d2fa <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800d0f6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d0fa:	4982      	ldr	r1, [pc, #520]	; (800d304 <etharp_query+0x278>)
 800d0fc:	4613      	mov	r3, r2
 800d0fe:	005b      	lsls	r3, r3, #1
 800d100:	4413      	add	r3, r2
 800d102:	00db      	lsls	r3, r3, #3
 800d104:	440b      	add	r3, r1
 800d106:	3314      	adds	r3, #20
 800d108:	781b      	ldrb	r3, [r3, #0]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d117      	bne.n	800d13e <etharp_query+0xb2>
    is_new_entry = 1;
 800d10e:	2301      	movs	r3, #1
 800d110:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800d112:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d116:	497b      	ldr	r1, [pc, #492]	; (800d304 <etharp_query+0x278>)
 800d118:	4613      	mov	r3, r2
 800d11a:	005b      	lsls	r3, r3, #1
 800d11c:	4413      	add	r3, r2
 800d11e:	00db      	lsls	r3, r3, #3
 800d120:	440b      	add	r3, r1
 800d122:	3314      	adds	r3, #20
 800d124:	2201      	movs	r2, #1
 800d126:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800d128:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d12c:	4975      	ldr	r1, [pc, #468]	; (800d304 <etharp_query+0x278>)
 800d12e:	4613      	mov	r3, r2
 800d130:	005b      	lsls	r3, r3, #1
 800d132:	4413      	add	r3, r2
 800d134:	00db      	lsls	r3, r3, #3
 800d136:	440b      	add	r3, r1
 800d138:	3308      	adds	r3, #8
 800d13a:	68fa      	ldr	r2, [r7, #12]
 800d13c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800d13e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d142:	4970      	ldr	r1, [pc, #448]	; (800d304 <etharp_query+0x278>)
 800d144:	4613      	mov	r3, r2
 800d146:	005b      	lsls	r3, r3, #1
 800d148:	4413      	add	r3, r2
 800d14a:	00db      	lsls	r3, r3, #3
 800d14c:	440b      	add	r3, r1
 800d14e:	3314      	adds	r3, #20
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	2b01      	cmp	r3, #1
 800d154:	d012      	beq.n	800d17c <etharp_query+0xf0>
 800d156:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d15a:	496a      	ldr	r1, [pc, #424]	; (800d304 <etharp_query+0x278>)
 800d15c:	4613      	mov	r3, r2
 800d15e:	005b      	lsls	r3, r3, #1
 800d160:	4413      	add	r3, r2
 800d162:	00db      	lsls	r3, r3, #3
 800d164:	440b      	add	r3, r1
 800d166:	3314      	adds	r3, #20
 800d168:	781b      	ldrb	r3, [r3, #0]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d806      	bhi.n	800d17c <etharp_query+0xf0>
 800d16e:	4b66      	ldr	r3, [pc, #408]	; (800d308 <etharp_query+0x27c>)
 800d170:	f240 32c9 	movw	r2, #969	; 0x3c9
 800d174:	4965      	ldr	r1, [pc, #404]	; (800d30c <etharp_query+0x280>)
 800d176:	4866      	ldr	r0, [pc, #408]	; (800d310 <etharp_query+0x284>)
 800d178:	f003 f926 	bl	80103c8 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800d17c:	6a3b      	ldr	r3, [r7, #32]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d102      	bne.n	800d188 <etharp_query+0xfc>
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d10c      	bne.n	800d1a2 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800d188:	68b9      	ldr	r1, [r7, #8]
 800d18a:	68f8      	ldr	r0, [r7, #12]
 800d18c:	f000 f976 	bl	800d47c <etharp_request>
 800d190:	4603      	mov	r3, r0
 800d192:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d102      	bne.n	800d1a2 <etharp_query+0x116>
      return result;
 800d19c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d1a0:	e0ab      	b.n	800d2fa <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d106      	bne.n	800d1b6 <etharp_query+0x12a>
 800d1a8:	4b57      	ldr	r3, [pc, #348]	; (800d308 <etharp_query+0x27c>)
 800d1aa:	f240 32db 	movw	r2, #987	; 0x3db
 800d1ae:	4959      	ldr	r1, [pc, #356]	; (800d314 <etharp_query+0x288>)
 800d1b0:	4857      	ldr	r0, [pc, #348]	; (800d310 <etharp_query+0x284>)
 800d1b2:	f003 f909 	bl	80103c8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800d1b6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d1ba:	4952      	ldr	r1, [pc, #328]	; (800d304 <etharp_query+0x278>)
 800d1bc:	4613      	mov	r3, r2
 800d1be:	005b      	lsls	r3, r3, #1
 800d1c0:	4413      	add	r3, r2
 800d1c2:	00db      	lsls	r3, r3, #3
 800d1c4:	440b      	add	r3, r1
 800d1c6:	3314      	adds	r3, #20
 800d1c8:	781b      	ldrb	r3, [r3, #0]
 800d1ca:	2b01      	cmp	r3, #1
 800d1cc:	d919      	bls.n	800d202 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800d1ce:	7cfa      	ldrb	r2, [r7, #19]
 800d1d0:	4b51      	ldr	r3, [pc, #324]	; (800d318 <etharp_query+0x28c>)
 800d1d2:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800d1d4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d1d8:	4613      	mov	r3, r2
 800d1da:	005b      	lsls	r3, r3, #1
 800d1dc:	4413      	add	r3, r2
 800d1de:	00db      	lsls	r3, r3, #3
 800d1e0:	3308      	adds	r3, #8
 800d1e2:	4a48      	ldr	r2, [pc, #288]	; (800d304 <etharp_query+0x278>)
 800d1e4:	4413      	add	r3, r2
 800d1e6:	1d1a      	adds	r2, r3, #4
 800d1e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	4613      	mov	r3, r2
 800d1f0:	697a      	ldr	r2, [r7, #20]
 800d1f2:	6879      	ldr	r1, [r7, #4]
 800d1f4:	68f8      	ldr	r0, [r7, #12]
 800d1f6:	f001 fc25 	bl	800ea44 <ethernet_output>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d200:	e079      	b.n	800d2f6 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d202:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d206:	493f      	ldr	r1, [pc, #252]	; (800d304 <etharp_query+0x278>)
 800d208:	4613      	mov	r3, r2
 800d20a:	005b      	lsls	r3, r3, #1
 800d20c:	4413      	add	r3, r2
 800d20e:	00db      	lsls	r3, r3, #3
 800d210:	440b      	add	r3, r1
 800d212:	3314      	adds	r3, #20
 800d214:	781b      	ldrb	r3, [r3, #0]
 800d216:	2b01      	cmp	r3, #1
 800d218:	d16d      	bne.n	800d2f6 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800d21a:	2300      	movs	r3, #0
 800d21c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d222:	e01a      	b.n	800d25a <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800d224:	69fb      	ldr	r3, [r7, #28]
 800d226:	895a      	ldrh	r2, [r3, #10]
 800d228:	69fb      	ldr	r3, [r7, #28]
 800d22a:	891b      	ldrh	r3, [r3, #8]
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d10a      	bne.n	800d246 <etharp_query+0x1ba>
 800d230:	69fb      	ldr	r3, [r7, #28]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d006      	beq.n	800d246 <etharp_query+0x1ba>
 800d238:	4b33      	ldr	r3, [pc, #204]	; (800d308 <etharp_query+0x27c>)
 800d23a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800d23e:	4937      	ldr	r1, [pc, #220]	; (800d31c <etharp_query+0x290>)
 800d240:	4833      	ldr	r0, [pc, #204]	; (800d310 <etharp_query+0x284>)
 800d242:	f003 f8c1 	bl	80103c8 <iprintf>
      if (p->type != PBUF_ROM) {
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	7b1b      	ldrb	r3, [r3, #12]
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d002      	beq.n	800d254 <etharp_query+0x1c8>
        copy_needed = 1;
 800d24e:	2301      	movs	r3, #1
 800d250:	61bb      	str	r3, [r7, #24]
        break;
 800d252:	e005      	b.n	800d260 <etharp_query+0x1d4>
      }
      p = p->next;
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d1e1      	bne.n	800d224 <etharp_query+0x198>
    }
    if (copy_needed) {
 800d260:	69bb      	ldr	r3, [r7, #24]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d017      	beq.n	800d296 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800d266:	69fb      	ldr	r3, [r7, #28]
 800d268:	891b      	ldrh	r3, [r3, #8]
 800d26a:	2200      	movs	r2, #0
 800d26c:	4619      	mov	r1, r3
 800d26e:	2002      	movs	r0, #2
 800d270:	f7fd ff06 	bl	800b080 <pbuf_alloc>
 800d274:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800d276:	69fb      	ldr	r3, [r7, #28]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d011      	beq.n	800d2a0 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 800d27c:	6879      	ldr	r1, [r7, #4]
 800d27e:	69f8      	ldr	r0, [r7, #28]
 800d280:	f7fe fba0 	bl	800b9c4 <pbuf_copy>
 800d284:	4603      	mov	r3, r0
 800d286:	2b00      	cmp	r3, #0
 800d288:	d00a      	beq.n	800d2a0 <etharp_query+0x214>
          pbuf_free(p);
 800d28a:	69f8      	ldr	r0, [r7, #28]
 800d28c:	f7fe fa66 	bl	800b75c <pbuf_free>
          p = NULL;
 800d290:	2300      	movs	r3, #0
 800d292:	61fb      	str	r3, [r7, #28]
 800d294:	e004      	b.n	800d2a0 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800d29a:	69f8      	ldr	r0, [r7, #28]
 800d29c:	f7fe fb0a 	bl	800b8b4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d024      	beq.n	800d2f0 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800d2a6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d2aa:	4916      	ldr	r1, [pc, #88]	; (800d304 <etharp_query+0x278>)
 800d2ac:	4613      	mov	r3, r2
 800d2ae:	005b      	lsls	r3, r3, #1
 800d2b0:	4413      	add	r3, r2
 800d2b2:	00db      	lsls	r3, r3, #3
 800d2b4:	440b      	add	r3, r1
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d00b      	beq.n	800d2d4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800d2bc:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d2c0:	4910      	ldr	r1, [pc, #64]	; (800d304 <etharp_query+0x278>)
 800d2c2:	4613      	mov	r3, r2
 800d2c4:	005b      	lsls	r3, r3, #1
 800d2c6:	4413      	add	r3, r2
 800d2c8:	00db      	lsls	r3, r3, #3
 800d2ca:	440b      	add	r3, r1
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f7fe fa44 	bl	800b75c <pbuf_free>
      }
      arp_table[i].q = p;
 800d2d4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d2d8:	490a      	ldr	r1, [pc, #40]	; (800d304 <etharp_query+0x278>)
 800d2da:	4613      	mov	r3, r2
 800d2dc:	005b      	lsls	r3, r3, #1
 800d2de:	4413      	add	r3, r2
 800d2e0:	00db      	lsls	r3, r3, #3
 800d2e2:	440b      	add	r3, r1
 800d2e4:	69fa      	ldr	r2, [r7, #28]
 800d2e6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d2ee:	e002      	b.n	800d2f6 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800d2f0:	23ff      	movs	r3, #255	; 0xff
 800d2f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800d2f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3728      	adds	r7, #40	; 0x28
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}
 800d302:	bf00      	nop
 800d304:	240000e4 	.word	0x240000e4
 800d308:	08012224 	.word	0x08012224
 800d30c:	080123d0 	.word	0x080123d0
 800d310:	0801229c 	.word	0x0801229c
 800d314:	080123c4 	.word	0x080123c4
 800d318:	240001d4 	.word	0x240001d4
 800d31c:	080123f8 	.word	0x080123f8

0800d320 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b08a      	sub	sp, #40	; 0x28
 800d324:	af02      	add	r7, sp, #8
 800d326:	60f8      	str	r0, [r7, #12]
 800d328:	60b9      	str	r1, [r7, #8]
 800d32a:	607a      	str	r2, [r7, #4]
 800d32c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800d32e:	2300      	movs	r3, #0
 800d330:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d106      	bne.n	800d346 <etharp_raw+0x26>
 800d338:	4b3a      	ldr	r3, [pc, #232]	; (800d424 <etharp_raw+0x104>)
 800d33a:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800d33e:	493a      	ldr	r1, [pc, #232]	; (800d428 <etharp_raw+0x108>)
 800d340:	483a      	ldr	r0, [pc, #232]	; (800d42c <etharp_raw+0x10c>)
 800d342:	f003 f841 	bl	80103c8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800d346:	2200      	movs	r2, #0
 800d348:	211c      	movs	r1, #28
 800d34a:	2002      	movs	r0, #2
 800d34c:	f7fd fe98 	bl	800b080 <pbuf_alloc>
 800d350:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800d352:	69bb      	ldr	r3, [r7, #24]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d102      	bne.n	800d35e <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800d358:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d35c:	e05d      	b.n	800d41a <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	895b      	ldrh	r3, [r3, #10]
 800d362:	2b1b      	cmp	r3, #27
 800d364:	d806      	bhi.n	800d374 <etharp_raw+0x54>
 800d366:	4b2f      	ldr	r3, [pc, #188]	; (800d424 <etharp_raw+0x104>)
 800d368:	f240 4264 	movw	r2, #1124	; 0x464
 800d36c:	4930      	ldr	r1, [pc, #192]	; (800d430 <etharp_raw+0x110>)
 800d36e:	482f      	ldr	r0, [pc, #188]	; (800d42c <etharp_raw+0x10c>)
 800d370:	f003 f82a 	bl	80103c8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800d374:	69bb      	ldr	r3, [r7, #24]
 800d376:	685b      	ldr	r3, [r3, #4]
 800d378:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800d37a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800d37c:	4618      	mov	r0, r3
 800d37e:	f7fc ffc5 	bl	800a30c <lwip_htons>
 800d382:	4603      	mov	r3, r0
 800d384:	461a      	mov	r2, r3
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d390:	2b06      	cmp	r3, #6
 800d392:	d006      	beq.n	800d3a2 <etharp_raw+0x82>
 800d394:	4b23      	ldr	r3, [pc, #140]	; (800d424 <etharp_raw+0x104>)
 800d396:	f240 426b 	movw	r2, #1131	; 0x46b
 800d39a:	4926      	ldr	r1, [pc, #152]	; (800d434 <etharp_raw+0x114>)
 800d39c:	4823      	ldr	r0, [pc, #140]	; (800d42c <etharp_raw+0x10c>)
 800d39e:	f003 f813 	bl	80103c8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	3308      	adds	r3, #8
 800d3a6:	2206      	movs	r2, #6
 800d3a8:	6839      	ldr	r1, [r7, #0]
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f002 fff9 	bl	80103a2 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800d3b0:	697b      	ldr	r3, [r7, #20]
 800d3b2:	3312      	adds	r3, #18
 800d3b4:	2206      	movs	r2, #6
 800d3b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f002 fff2 	bl	80103a2 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	330e      	adds	r3, #14
 800d3c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d3c4:	6812      	ldr	r2, [r2, #0]
 800d3c6:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	3318      	adds	r3, #24
 800d3cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3ce:	6812      	ldr	r2, [r2, #0]
 800d3d0:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	701a      	strb	r2, [r3, #0]
 800d3d8:	2200      	movs	r2, #0
 800d3da:	f042 0201 	orr.w	r2, r2, #1
 800d3de:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800d3e0:	697b      	ldr	r3, [r7, #20]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	f042 0208 	orr.w	r2, r2, #8
 800d3e8:	709a      	strb	r2, [r3, #2]
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800d3ee:	697b      	ldr	r3, [r7, #20]
 800d3f0:	2206      	movs	r2, #6
 800d3f2:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	2204      	movs	r2, #4
 800d3f8:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800d3fa:	f640 0306 	movw	r3, #2054	; 0x806
 800d3fe:	9300      	str	r3, [sp, #0]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	68ba      	ldr	r2, [r7, #8]
 800d404:	69b9      	ldr	r1, [r7, #24]
 800d406:	68f8      	ldr	r0, [r7, #12]
 800d408:	f001 fb1c 	bl	800ea44 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800d40c:	69b8      	ldr	r0, [r7, #24]
 800d40e:	f7fe f9a5 	bl	800b75c <pbuf_free>
  p = NULL;
 800d412:	2300      	movs	r3, #0
 800d414:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800d416:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	3720      	adds	r7, #32
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	08012224 	.word	0x08012224
 800d428:	08012374 	.word	0x08012374
 800d42c:	0801229c 	.word	0x0801229c
 800d430:	08012414 	.word	0x08012414
 800d434:	08012448 	.word	0x08012448

0800d438 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b088      	sub	sp, #32
 800d43c:	af04      	add	r7, sp, #16
 800d43e:	60f8      	str	r0, [r7, #12]
 800d440:	60b9      	str	r1, [r7, #8]
 800d442:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d454:	2201      	movs	r2, #1
 800d456:	9203      	str	r2, [sp, #12]
 800d458:	68ba      	ldr	r2, [r7, #8]
 800d45a:	9202      	str	r2, [sp, #8]
 800d45c:	4a06      	ldr	r2, [pc, #24]	; (800d478 <etharp_request_dst+0x40>)
 800d45e:	9201      	str	r2, [sp, #4]
 800d460:	9300      	str	r3, [sp, #0]
 800d462:	4603      	mov	r3, r0
 800d464:	687a      	ldr	r2, [r7, #4]
 800d466:	68f8      	ldr	r0, [r7, #12]
 800d468:	f7ff ff5a 	bl	800d320 <etharp_raw>
 800d46c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800d46e:	4618      	mov	r0, r3
 800d470:	3710      	adds	r7, #16
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}
 800d476:	bf00      	nop
 800d478:	080129d0 	.word	0x080129d0

0800d47c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b082      	sub	sp, #8
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
 800d484:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800d486:	4a05      	ldr	r2, [pc, #20]	; (800d49c <etharp_request+0x20>)
 800d488:	6839      	ldr	r1, [r7, #0]
 800d48a:	6878      	ldr	r0, [r7, #4]
 800d48c:	f7ff ffd4 	bl	800d438 <etharp_request_dst>
 800d490:	4603      	mov	r3, r0
}
 800d492:	4618      	mov	r0, r3
 800d494:	3708      	adds	r7, #8
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}
 800d49a:	bf00      	nop
 800d49c:	080129c8 	.word	0x080129c8

0800d4a0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b08e      	sub	sp, #56	; 0x38
 800d4a4:	af04      	add	r7, sp, #16
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800d4aa:	4b8a      	ldr	r3, [pc, #552]	; (800d6d4 <icmp_input+0x234>)
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800d4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	f003 030f 	and.w	r3, r3, #15
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	009b      	lsls	r3, r3, #2
 800d4be:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800d4c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d4c2:	2b13      	cmp	r3, #19
 800d4c4:	f240 80f1 	bls.w	800d6aa <icmp_input+0x20a>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	895b      	ldrh	r3, [r3, #10]
 800d4cc:	2b03      	cmp	r3, #3
 800d4ce:	f240 80ee 	bls.w	800d6ae <icmp_input+0x20e>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	685b      	ldr	r3, [r3, #4]
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	685b      	ldr	r3, [r3, #4]
 800d4e0:	785b      	ldrb	r3, [r3, #1]
 800d4e2:	f887 3020 	strb.w	r3, [r7, #32]
#endif /* LWIP_DEBUG */
  switch (type) {
 800d4e6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f000 80d6 	beq.w	800d69c <icmp_input+0x1fc>
 800d4f0:	2b08      	cmp	r3, #8
 800d4f2:	f040 80d6 	bne.w	800d6a2 <icmp_input+0x202>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800d4f6:	4b78      	ldr	r3, [pc, #480]	; (800d6d8 <icmp_input+0x238>)
 800d4f8:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800d4fa:	4b76      	ldr	r3, [pc, #472]	; (800d6d4 <icmp_input+0x234>)
 800d4fc:	695b      	ldr	r3, [r3, #20]
 800d4fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d502:	2be0      	cmp	r3, #224	; 0xe0
 800d504:	f000 80da 	beq.w	800d6bc <icmp_input+0x21c>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800d508:	4b72      	ldr	r3, [pc, #456]	; (800d6d4 <icmp_input+0x234>)
 800d50a:	695a      	ldr	r2, [r3, #20]
 800d50c:	4b71      	ldr	r3, [pc, #452]	; (800d6d4 <icmp_input+0x234>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4619      	mov	r1, r3
 800d512:	4610      	mov	r0, r2
 800d514:	f000 fbf0 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800d518:	4603      	mov	r3, r0
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	f040 80d0 	bne.w	800d6c0 <icmp_input+0x220>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	891b      	ldrh	r3, [r3, #8]
 800d524:	2b07      	cmp	r3, #7
 800d526:	f240 80c4 	bls.w	800d6b2 <icmp_input+0x212>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
      goto lenerr;
    }
#if CHECKSUM_CHECK_ICMP
    IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
      if (inet_chksum_pbuf(p) != 0) {
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f7fc ff6b 	bl	800a406 <inet_chksum_pbuf>
 800d530:	4603      	mov	r3, r0
 800d532:	2b00      	cmp	r3, #0
 800d534:	d003      	beq.n	800d53e <icmp_input+0x9e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
        pbuf_free(p);
 800d536:	6878      	ldr	r0, [r7, #4]
 800d538:	f7fe f910 	bl	800b75c <pbuf_free>
        ICMP_STATS_INC(icmp.chkerr);
        MIB2_STATS_INC(mib2.icmpinerrors);
        return;
 800d53c:	e0c7      	b.n	800d6ce <icmp_input+0x22e>
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800d53e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d540:	330e      	adds	r3, #14
 800d542:	b29b      	uxth	r3, r3
 800d544:	b21b      	sxth	r3, r3
 800d546:	4619      	mov	r1, r3
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f7fe f8e3 	bl	800b714 <pbuf_header>
 800d54e:	4603      	mov	r3, r0
 800d550:	2b00      	cmp	r3, #0
 800d552:	d046      	beq.n	800d5e2 <icmp_input+0x142>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	891a      	ldrh	r2, [r3, #8]
 800d558:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d55a:	4413      	add	r3, r2
 800d55c:	b29b      	uxth	r3, r3
 800d55e:	2200      	movs	r2, #0
 800d560:	4619      	mov	r1, r3
 800d562:	2002      	movs	r0, #2
 800d564:	f7fd fd8c 	bl	800b080 <pbuf_alloc>
 800d568:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800d56a:	69bb      	ldr	r3, [r7, #24]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	f000 80a9 	beq.w	800d6c4 <icmp_input+0x224>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800d572:	69bb      	ldr	r3, [r7, #24]
 800d574:	895b      	ldrh	r3, [r3, #10]
 800d576:	461a      	mov	r2, r3
 800d578:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d57a:	3308      	adds	r3, #8
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d203      	bcs.n	800d588 <icmp_input+0xe8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800d580:	69b8      	ldr	r0, [r7, #24]
 800d582:	f7fe f8eb 	bl	800b75c <pbuf_free>
        goto icmperr;
 800d586:	e09e      	b.n	800d6c6 <icmp_input+0x226>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800d588:	69bb      	ldr	r3, [r7, #24]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800d58e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d590:	4618      	mov	r0, r3
 800d592:	f002 ff06 	bl	80103a2 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800d596:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d598:	425b      	negs	r3, r3
 800d59a:	b29b      	uxth	r3, r3
 800d59c:	b21b      	sxth	r3, r3
 800d59e:	4619      	mov	r1, r3
 800d5a0:	69b8      	ldr	r0, [r7, #24]
 800d5a2:	f7fe f8b7 	bl	800b714 <pbuf_header>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d009      	beq.n	800d5c0 <icmp_input+0x120>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800d5ac:	4b4b      	ldr	r3, [pc, #300]	; (800d6dc <icmp_input+0x23c>)
 800d5ae:	22af      	movs	r2, #175	; 0xaf
 800d5b0:	494b      	ldr	r1, [pc, #300]	; (800d6e0 <icmp_input+0x240>)
 800d5b2:	484c      	ldr	r0, [pc, #304]	; (800d6e4 <icmp_input+0x244>)
 800d5b4:	f002 ff08 	bl	80103c8 <iprintf>
        pbuf_free(r);
 800d5b8:	69b8      	ldr	r0, [r7, #24]
 800d5ba:	f7fe f8cf 	bl	800b75c <pbuf_free>
        goto icmperr;
 800d5be:	e082      	b.n	800d6c6 <icmp_input+0x226>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800d5c0:	6879      	ldr	r1, [r7, #4]
 800d5c2:	69b8      	ldr	r0, [r7, #24]
 800d5c4:	f7fe f9fe 	bl	800b9c4 <pbuf_copy>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d003      	beq.n	800d5d6 <icmp_input+0x136>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800d5ce:	69b8      	ldr	r0, [r7, #24]
 800d5d0:	f7fe f8c4 	bl	800b75c <pbuf_free>
        goto icmperr;
 800d5d4:	e077      	b.n	800d6c6 <icmp_input+0x226>
      }
      /* free the original p */
      pbuf_free(p);
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f7fe f8c0 	bl	800b75c <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800d5dc:	69bb      	ldr	r3, [r7, #24]
 800d5de:	607b      	str	r3, [r7, #4]
 800d5e0:	e015      	b.n	800d60e <icmp_input+0x16e>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800d5e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d5e4:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800d5e8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800d5ec:	33f2      	adds	r3, #242	; 0xf2
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	b21b      	sxth	r3, r3
 800d5f2:	4619      	mov	r1, r3
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f7fe f88d 	bl	800b714 <pbuf_header>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d006      	beq.n	800d60e <icmp_input+0x16e>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800d600:	4b36      	ldr	r3, [pc, #216]	; (800d6dc <icmp_input+0x23c>)
 800d602:	22c0      	movs	r2, #192	; 0xc0
 800d604:	4938      	ldr	r1, [pc, #224]	; (800d6e8 <icmp_input+0x248>)
 800d606:	4837      	ldr	r0, [pc, #220]	; (800d6e4 <icmp_input+0x244>)
 800d608:	f002 fede 	bl	80103c8 <iprintf>
        goto icmperr;
 800d60c:	e05b      	b.n	800d6c6 <icmp_input+0x226>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	685b      	ldr	r3, [r3, #4]
 800d612:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800d614:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800d618:	4619      	mov	r1, r3
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f7fe f87a 	bl	800b714 <pbuf_header>
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d13c      	bne.n	800d6a0 <icmp_input+0x200>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	685b      	ldr	r3, [r3, #4]
 800d62a:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800d62c:	69fb      	ldr	r3, [r7, #28]
 800d62e:	681a      	ldr	r2, [r3, #0]
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800d634:	4b27      	ldr	r3, [pc, #156]	; (800d6d4 <icmp_input+0x234>)
 800d636:	691a      	ldr	r2, [r3, #16]
 800d638:	693b      	ldr	r3, [r7, #16]
 800d63a:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800d63c:	697b      	ldr	r3, [r7, #20]
 800d63e:	2200      	movs	r2, #0
 800d640:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
        /* adjust the checksum */
        if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 800d642:	697b      	ldr	r3, [r7, #20]
 800d644:	885b      	ldrh	r3, [r3, #2]
 800d646:	b29b      	uxth	r3, r3
 800d648:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 800d64c:	4293      	cmp	r3, r2
 800d64e:	d907      	bls.n	800d660 <icmp_input+0x1c0>
          iecho->chksum += PP_HTONS(ICMP_ECHO << 8) + 1;
 800d650:	697b      	ldr	r3, [r7, #20]
 800d652:	885b      	ldrh	r3, [r3, #2]
 800d654:	b29b      	uxth	r3, r3
 800d656:	3309      	adds	r3, #9
 800d658:	b29a      	uxth	r2, r3
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	805a      	strh	r2, [r3, #2]
 800d65e:	e006      	b.n	800d66e <icmp_input+0x1ce>
        } else {
          iecho->chksum += PP_HTONS(ICMP_ECHO << 8);
 800d660:	697b      	ldr	r3, [r7, #20]
 800d662:	885b      	ldrh	r3, [r3, #2]
 800d664:	b29b      	uxth	r3, r3
 800d666:	3308      	adds	r3, #8
 800d668:	b29a      	uxth	r2, r3
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800d66e:	693b      	ldr	r3, [r7, #16]
 800d670:	22ff      	movs	r2, #255	; 0xff
 800d672:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	2200      	movs	r2, #0
 800d678:	729a      	strb	r2, [r3, #10]
 800d67a:	2200      	movs	r2, #0
 800d67c:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	9302      	str	r3, [sp, #8]
 800d682:	2301      	movs	r3, #1
 800d684:	9301      	str	r3, [sp, #4]
 800d686:	2300      	movs	r3, #0
 800d688:	9300      	str	r3, [sp, #0]
 800d68a:	23ff      	movs	r3, #255	; 0xff
 800d68c:	2200      	movs	r2, #0
 800d68e:	69f9      	ldr	r1, [r7, #28]
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f000 fa5f 	bl	800db54 <ip4_output_if>
 800d696:	4603      	mov	r3, r0
 800d698:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800d69a:	e001      	b.n	800d6a0 <icmp_input+0x200>
    break;
 800d69c:	bf00      	nop
 800d69e:	e000      	b.n	800d6a2 <icmp_input+0x202>
    break;
 800d6a0:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800d6a2:	6878      	ldr	r0, [r7, #4]
 800d6a4:	f7fe f85a 	bl	800b75c <pbuf_free>
  return;
 800d6a8:	e011      	b.n	800d6ce <icmp_input+0x22e>
    goto lenerr;
 800d6aa:	bf00      	nop
 800d6ac:	e002      	b.n	800d6b4 <icmp_input+0x214>
    goto lenerr;
 800d6ae:	bf00      	nop
 800d6b0:	e000      	b.n	800d6b4 <icmp_input+0x214>
      goto lenerr;
 800d6b2:	bf00      	nop
lenerr:
  pbuf_free(p);
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f7fe f851 	bl	800b75c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800d6ba:	e008      	b.n	800d6ce <icmp_input+0x22e>
      goto icmperr;
 800d6bc:	bf00      	nop
 800d6be:	e002      	b.n	800d6c6 <icmp_input+0x226>
      goto icmperr;
 800d6c0:	bf00      	nop
 800d6c2:	e000      	b.n	800d6c6 <icmp_input+0x226>
        goto icmperr;
 800d6c4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f7fe f848 	bl	800b75c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800d6cc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800d6ce:	3728      	adds	r7, #40	; 0x28
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	240001f8 	.word	0x240001f8
 800d6d8:	2400020c 	.word	0x2400020c
 800d6dc:	0801248c 	.word	0x0801248c
 800d6e0:	080124c4 	.word	0x080124c4
 800d6e4:	080124fc 	.word	0x080124fc
 800d6e8:	08012524 	.word	0x08012524

0800d6ec <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	460b      	mov	r3, r1
 800d6f6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800d6f8:	78fb      	ldrb	r3, [r7, #3]
 800d6fa:	461a      	mov	r2, r3
 800d6fc:	2103      	movs	r1, #3
 800d6fe:	6878      	ldr	r0, [r7, #4]
 800d700:	f000 f814 	bl	800d72c <icmp_send_response>
}
 800d704:	bf00      	nop
 800d706:	3708      	adds	r7, #8
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}

0800d70c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b082      	sub	sp, #8
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
 800d714:	460b      	mov	r3, r1
 800d716:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800d718:	78fb      	ldrb	r3, [r7, #3]
 800d71a:	461a      	mov	r2, r3
 800d71c:	210b      	movs	r1, #11
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f000 f804 	bl	800d72c <icmp_send_response>
}
 800d724:	bf00      	nop
 800d726:	3708      	adds	r7, #8
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}

0800d72c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b08c      	sub	sp, #48	; 0x30
 800d730:	af04      	add	r7, sp, #16
 800d732:	6078      	str	r0, [r7, #4]
 800d734:	460b      	mov	r3, r1
 800d736:	70fb      	strb	r3, [r7, #3]
 800d738:	4613      	mov	r3, r2
 800d73a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800d73c:	2200      	movs	r2, #0
 800d73e:	2124      	movs	r1, #36	; 0x24
 800d740:	2001      	movs	r0, #1
 800d742:	f7fd fc9d 	bl	800b080 <pbuf_alloc>
 800d746:	61b8      	str	r0, [r7, #24]
                 PBUF_RAM);
  if (q == NULL) {
 800d748:	69bb      	ldr	r3, [r7, #24]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d056      	beq.n	800d7fc <icmp_send_response+0xd0>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800d74e:	69bb      	ldr	r3, [r7, #24]
 800d750:	895b      	ldrh	r3, [r3, #10]
 800d752:	2b23      	cmp	r3, #35	; 0x23
 800d754:	d806      	bhi.n	800d764 <icmp_send_response+0x38>
 800d756:	4b2b      	ldr	r3, [pc, #172]	; (800d804 <icmp_send_response+0xd8>)
 800d758:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800d75c:	492a      	ldr	r1, [pc, #168]	; (800d808 <icmp_send_response+0xdc>)
 800d75e:	482b      	ldr	r0, [pc, #172]	; (800d80c <icmp_send_response+0xe0>)
 800d760:	f002 fe32 	bl	80103c8 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	685b      	ldr	r3, [r3, #4]
 800d768:	617b      	str	r3, [r7, #20]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800d76a:	69bb      	ldr	r3, [r7, #24]
 800d76c:	685b      	ldr	r3, [r3, #4]
 800d76e:	613b      	str	r3, [r7, #16]
  icmphdr->type = type;
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	78fa      	ldrb	r2, [r7, #3]
 800d774:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	78ba      	ldrb	r2, [r7, #2]
 800d77a:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	2200      	movs	r2, #0
 800d780:	711a      	strb	r2, [r3, #4]
 800d782:	2200      	movs	r2, #0
 800d784:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	2200      	movs	r2, #0
 800d78a:	719a      	strb	r2, [r3, #6]
 800d78c:	2200      	movs	r2, #0
 800d78e:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800d790:	69bb      	ldr	r3, [r7, #24]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	f103 0008 	add.w	r0, r3, #8
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	685b      	ldr	r3, [r3, #4]
 800d79c:	221c      	movs	r2, #28
 800d79e:	4619      	mov	r1, r3
 800d7a0:	f002 fdff 	bl	80103a2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800d7a4:	697b      	ldr	r3, [r7, #20]
 800d7a6:	68db      	ldr	r3, [r3, #12]
 800d7a8:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800d7aa:	f107 030c 	add.w	r3, r7, #12
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f000 f82e 	bl	800d810 <ip4_route>
 800d7b4:	61f8      	str	r0, [r7, #28]
#endif
  if (netif != NULL) {
 800d7b6:	69fb      	ldr	r3, [r7, #28]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d01b      	beq.n	800d7f4 <icmp_send_response+0xc8>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	2200      	movs	r2, #0
 800d7c0:	709a      	strb	r2, [r3, #2]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 800d7c6:	69bb      	ldr	r3, [r7, #24]
 800d7c8:	895b      	ldrh	r3, [r3, #10]
 800d7ca:	4619      	mov	r1, r3
 800d7cc:	6938      	ldr	r0, [r7, #16]
 800d7ce:	f7fc fe08 	bl	800a3e2 <inet_chksum>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800d7da:	f107 020c 	add.w	r2, r7, #12
 800d7de:	69fb      	ldr	r3, [r7, #28]
 800d7e0:	9302      	str	r3, [sp, #8]
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	9301      	str	r3, [sp, #4]
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	9300      	str	r3, [sp, #0]
 800d7ea:	23ff      	movs	r3, #255	; 0xff
 800d7ec:	2100      	movs	r1, #0
 800d7ee:	69b8      	ldr	r0, [r7, #24]
 800d7f0:	f000 f9b0 	bl	800db54 <ip4_output_if>
  }
  pbuf_free(q);
 800d7f4:	69b8      	ldr	r0, [r7, #24]
 800d7f6:	f7fd ffb1 	bl	800b75c <pbuf_free>
 800d7fa:	e000      	b.n	800d7fe <icmp_send_response+0xd2>
    return;
 800d7fc:	bf00      	nop
}
 800d7fe:	3720      	adds	r7, #32
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}
 800d804:	0801248c 	.word	0x0801248c
 800d808:	08012558 	.word	0x08012558
 800d80c:	080124fc 	.word	0x080124fc

0800d810 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800d810:	b480      	push	{r7}
 800d812:	b085      	sub	sp, #20
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800d818:	4b30      	ldr	r3, [pc, #192]	; (800d8dc <ip4_route+0xcc>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	60fb      	str	r3, [r7, #12]
 800d81e:	e036      	b.n	800d88e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d826:	f003 0301 	and.w	r3, r3, #1
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d02b      	beq.n	800d888 <ip4_route+0x78>
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d836:	089b      	lsrs	r3, r3, #2
 800d838:	f003 0301 	and.w	r3, r3, #1
 800d83c:	b2db      	uxtb	r3, r3
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d022      	beq.n	800d888 <ip4_route+0x78>
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	3304      	adds	r3, #4
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d01d      	beq.n	800d888 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681a      	ldr	r2, [r3, #0]
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	3304      	adds	r3, #4
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	405a      	eors	r2, r3
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	3308      	adds	r3, #8
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	4013      	ands	r3, r2
 800d860:	2b00      	cmp	r3, #0
 800d862:	d101      	bne.n	800d868 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	e033      	b.n	800d8d0 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d86e:	f003 0302 	and.w	r3, r3, #2
 800d872:	2b00      	cmp	r3, #0
 800d874:	d108      	bne.n	800d888 <ip4_route+0x78>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681a      	ldr	r2, [r3, #0]
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	330c      	adds	r3, #12
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	429a      	cmp	r2, r3
 800d882:	d101      	bne.n	800d888 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	e023      	b.n	800d8d0 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	60fb      	str	r3, [r7, #12]
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d1c5      	bne.n	800d820 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800d894:	4b12      	ldr	r3, [pc, #72]	; (800d8e0 <ip4_route+0xd0>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d015      	beq.n	800d8c8 <ip4_route+0xb8>
 800d89c:	4b10      	ldr	r3, [pc, #64]	; (800d8e0 <ip4_route+0xd0>)
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d8a4:	f003 0301 	and.w	r3, r3, #1
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d00d      	beq.n	800d8c8 <ip4_route+0xb8>
 800d8ac:	4b0c      	ldr	r3, [pc, #48]	; (800d8e0 <ip4_route+0xd0>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d8b4:	f003 0304 	and.w	r3, r3, #4
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d005      	beq.n	800d8c8 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800d8bc:	4b08      	ldr	r3, [pc, #32]	; (800d8e0 <ip4_route+0xd0>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	3304      	adds	r3, #4
 800d8c2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d101      	bne.n	800d8cc <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	e001      	b.n	800d8d0 <ip4_route+0xc0>
  }

  return netif_default;
 800d8cc:	4b04      	ldr	r3, [pc, #16]	; (800d8e0 <ip4_route+0xd0>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
}
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	3714      	adds	r7, #20
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8da:	4770      	bx	lr
 800d8dc:	24003670 	.word	0x24003670
 800d8e0:	24003674 	.word	0x24003674

0800d8e4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b086      	sub	sp, #24
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	6078      	str	r0, [r7, #4]
 800d8ec:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	60fb      	str	r3, [r7, #12]
  if (IPH_V(iphdr) != 4) {
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	091b      	lsrs	r3, r3, #4
 800d8fa:	b2db      	uxtb	r3, r3
 800d8fc:	2b04      	cmp	r3, #4
 800d8fe:	d004      	beq.n	800d90a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800d900:	6878      	ldr	r0, [r7, #4]
 800d902:	f7fd ff2b 	bl	800b75c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800d906:	2300      	movs	r3, #0
 800d908:	e11c      	b.n	800db44 <ip4_input+0x260>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	b29b      	uxth	r3, r3
 800d910:	f003 030f 	and.w	r3, r3, #15
 800d914:	813b      	strh	r3, [r7, #8]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800d916:	893b      	ldrh	r3, [r7, #8]
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	813b      	strh	r3, [r7, #8]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	885b      	ldrh	r3, [r3, #2]
 800d920:	b29b      	uxth	r3, r3
 800d922:	4618      	mov	r0, r3
 800d924:	f7fc fcf2 	bl	800a30c <lwip_htons>
 800d928:	4603      	mov	r3, r0
 800d92a:	817b      	strh	r3, [r7, #10]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	891b      	ldrh	r3, [r3, #8]
 800d930:	897a      	ldrh	r2, [r7, #10]
 800d932:	429a      	cmp	r2, r3
 800d934:	d204      	bcs.n	800d940 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800d936:	897b      	ldrh	r3, [r7, #10]
 800d938:	4619      	mov	r1, r3
 800d93a:	6878      	ldr	r0, [r7, #4]
 800d93c:	f7fd fd9a 	bl	800b474 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	895b      	ldrh	r3, [r3, #10]
 800d944:	893a      	ldrh	r2, [r7, #8]
 800d946:	429a      	cmp	r2, r3
 800d948:	d807      	bhi.n	800d95a <ip4_input+0x76>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	891b      	ldrh	r3, [r3, #8]
 800d94e:	897a      	ldrh	r2, [r7, #10]
 800d950:	429a      	cmp	r2, r3
 800d952:	d802      	bhi.n	800d95a <ip4_input+0x76>
 800d954:	893b      	ldrh	r3, [r7, #8]
 800d956:	2b13      	cmp	r3, #19
 800d958:	d804      	bhi.n	800d964 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f7fd fefe 	bl	800b75c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800d960:	2300      	movs	r3, #0
 800d962:	e0ef      	b.n	800db44 <ip4_input+0x260>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	691b      	ldr	r3, [r3, #16]
 800d968:	4a78      	ldr	r2, [pc, #480]	; (800db4c <ip4_input+0x268>)
 800d96a:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	68db      	ldr	r3, [r3, #12]
 800d970:	4a76      	ldr	r2, [pc, #472]	; (800db4c <ip4_input+0x268>)
 800d972:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800d974:	4b75      	ldr	r3, [pc, #468]	; (800db4c <ip4_input+0x268>)
 800d976:	695b      	ldr	r3, [r3, #20]
 800d978:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d97c:	2be0      	cmp	r3, #224	; 0xe0
 800d97e:	d112      	bne.n	800d9a6 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d986:	f003 0301 	and.w	r3, r3, #1
 800d98a:	b2db      	uxtb	r3, r3
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d007      	beq.n	800d9a0 <ip4_input+0xbc>
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	3304      	adds	r3, #4
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d002      	beq.n	800d9a0 <ip4_input+0xbc>
      netif = inp;
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	613b      	str	r3, [r7, #16]
 800d99e:	e043      	b.n	800da28 <ip4_input+0x144>
    } else {
      netif = NULL;
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	613b      	str	r3, [r7, #16]
 800d9a4:	e040      	b.n	800da28 <ip4_input+0x144>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	617b      	str	r3, [r7, #20]
    netif = inp;
 800d9aa:	683b      	ldr	r3, [r7, #0]
 800d9ac:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800d9ae:	693b      	ldr	r3, [r7, #16]
 800d9b0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d9b4:	f003 0301 	and.w	r3, r3, #1
 800d9b8:	b2db      	uxtb	r3, r3
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d014      	beq.n	800d9e8 <ip4_input+0x104>
 800d9be:	693b      	ldr	r3, [r7, #16]
 800d9c0:	3304      	adds	r3, #4
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d00f      	beq.n	800d9e8 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800d9c8:	4b60      	ldr	r3, [pc, #384]	; (800db4c <ip4_input+0x268>)
 800d9ca:	695a      	ldr	r2, [r3, #20]
 800d9cc:	693b      	ldr	r3, [r7, #16]
 800d9ce:	3304      	adds	r3, #4
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	429a      	cmp	r2, r3
 800d9d4:	d027      	beq.n	800da26 <ip4_input+0x142>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800d9d6:	4b5d      	ldr	r3, [pc, #372]	; (800db4c <ip4_input+0x268>)
 800d9d8:	695b      	ldr	r3, [r3, #20]
 800d9da:	6939      	ldr	r1, [r7, #16]
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f000 f98b 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800d9e2:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d11e      	bne.n	800da26 <ip4_input+0x142>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800d9e8:	697b      	ldr	r3, [r7, #20]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d00d      	beq.n	800da0a <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800d9ee:	4b57      	ldr	r3, [pc, #348]	; (800db4c <ip4_input+0x268>)
 800d9f0:	695b      	ldr	r3, [r3, #20]
 800d9f2:	b2db      	uxtb	r3, r3
 800d9f4:	2b7f      	cmp	r3, #127	; 0x7f
 800d9f6:	d102      	bne.n	800d9fe <ip4_input+0x11a>
          netif = NULL;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	613b      	str	r3, [r7, #16]
          break;
 800d9fc:	e014      	b.n	800da28 <ip4_input+0x144>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800d9fe:	2300      	movs	r3, #0
 800da00:	617b      	str	r3, [r7, #20]
        netif = netif_list;
 800da02:	4b53      	ldr	r3, [pc, #332]	; (800db50 <ip4_input+0x26c>)
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	613b      	str	r3, [r7, #16]
 800da08:	e002      	b.n	800da10 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800da0a:	693b      	ldr	r3, [r7, #16]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800da10:	693a      	ldr	r2, [r7, #16]
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	429a      	cmp	r2, r3
 800da16:	d102      	bne.n	800da1e <ip4_input+0x13a>
        netif = netif->next;
 800da18:	693b      	ldr	r3, [r7, #16]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d1c4      	bne.n	800d9ae <ip4_input+0xca>
 800da24:	e000      	b.n	800da28 <ip4_input+0x144>
          break;
 800da26:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800da28:	4b48      	ldr	r3, [pc, #288]	; (800db4c <ip4_input+0x268>)
 800da2a:	691b      	ldr	r3, [r3, #16]
 800da2c:	6839      	ldr	r1, [r7, #0]
 800da2e:	4618      	mov	r0, r3
 800da30:	f000 f962 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800da34:	4603      	mov	r3, r0
 800da36:	2b00      	cmp	r3, #0
 800da38:	d105      	bne.n	800da46 <ip4_input+0x162>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800da3a:	4b44      	ldr	r3, [pc, #272]	; (800db4c <ip4_input+0x268>)
 800da3c:	691b      	ldr	r3, [r3, #16]
 800da3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800da42:	2be0      	cmp	r3, #224	; 0xe0
 800da44:	d104      	bne.n	800da50 <ip4_input+0x16c>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800da46:	6878      	ldr	r0, [r7, #4]
 800da48:	f7fd fe88 	bl	800b75c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800da4c:	2300      	movs	r3, #0
 800da4e:	e079      	b.n	800db44 <ip4_input+0x260>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d104      	bne.n	800da60 <ip4_input+0x17c>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	f7fd fe80 	bl	800b75c <pbuf_free>
    return ERR_OK;
 800da5c:	2300      	movs	r3, #0
 800da5e:	e071      	b.n	800db44 <ip4_input+0x260>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	88db      	ldrh	r3, [r3, #6]
 800da64:	b29b      	uxth	r3, r3
 800da66:	461a      	mov	r2, r3
 800da68:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800da6c:	4013      	ands	r3, r2
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d00b      	beq.n	800da8a <ip4_input+0x1a6>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f000 fc86 	bl	800e384 <ip4_reass>
 800da78:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d101      	bne.n	800da84 <ip4_input+0x1a0>
      return ERR_OK;
 800da80:	2300      	movs	r3, #0
 800da82:	e05f      	b.n	800db44 <ip4_input+0x260>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	685b      	ldr	r3, [r3, #4]
 800da88:	60fb      	str	r3, [r7, #12]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800da8a:	4a30      	ldr	r2, [pc, #192]	; (800db4c <ip4_input+0x268>)
 800da8c:	693b      	ldr	r3, [r7, #16]
 800da8e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800da90:	4a2e      	ldr	r2, [pc, #184]	; (800db4c <ip4_input+0x268>)
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800da96:	4a2d      	ldr	r2, [pc, #180]	; (800db4c <ip4_input+0x268>)
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	781b      	ldrb	r3, [r3, #0]
 800daa0:	b29b      	uxth	r3, r3
 800daa2:	f003 030f 	and.w	r3, r3, #15
 800daa6:	b29b      	uxth	r3, r3
 800daa8:	009b      	lsls	r3, r3, #2
 800daaa:	b29a      	uxth	r2, r3
 800daac:	4b27      	ldr	r3, [pc, #156]	; (800db4c <ip4_input+0x268>)
 800daae:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800dab0:	893b      	ldrh	r3, [r7, #8]
 800dab2:	425b      	negs	r3, r3
 800dab4:	b29b      	uxth	r3, r3
 800dab6:	b21b      	sxth	r3, r3
 800dab8:	4619      	mov	r1, r3
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f7fd fe2a 	bl	800b714 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	7a5b      	ldrb	r3, [r3, #9]
 800dac4:	2b01      	cmp	r3, #1
 800dac6:	d006      	beq.n	800dad6 <ip4_input+0x1f2>
 800dac8:	2b11      	cmp	r3, #17
 800daca:	d109      	bne.n	800dae0 <ip4_input+0x1fc>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800dacc:	6839      	ldr	r1, [r7, #0]
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f7fe fa7e 	bl	800bfd0 <udp_input>
      break;
 800dad4:	e023      	b.n	800db1e <ip4_input+0x23a>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800dad6:	6839      	ldr	r1, [r7, #0]
 800dad8:	6878      	ldr	r0, [r7, #4]
 800dada:	f7ff fce1 	bl	800d4a0 <icmp_input>
      break;
 800dade:	e01e      	b.n	800db1e <ip4_input+0x23a>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800dae0:	4b1a      	ldr	r3, [pc, #104]	; (800db4c <ip4_input+0x268>)
 800dae2:	695b      	ldr	r3, [r3, #20]
 800dae4:	6939      	ldr	r1, [r7, #16]
 800dae6:	4618      	mov	r0, r3
 800dae8:	f000 f906 	bl	800dcf8 <ip4_addr_isbroadcast_u32>
 800daec:	4603      	mov	r3, r0
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d112      	bne.n	800db18 <ip4_input+0x234>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800daf2:	4b16      	ldr	r3, [pc, #88]	; (800db4c <ip4_input+0x268>)
 800daf4:	695b      	ldr	r3, [r3, #20]
 800daf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800dafa:	2be0      	cmp	r3, #224	; 0xe0
 800dafc:	d00c      	beq.n	800db18 <ip4_input+0x234>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800dafe:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800db02:	4619      	mov	r1, r3
 800db04:	6878      	ldr	r0, [r7, #4]
 800db06:	f7fd fe17 	bl	800b738 <pbuf_header_force>
        p->payload = iphdr;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	68fa      	ldr	r2, [r7, #12]
 800db0e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800db10:	2102      	movs	r1, #2
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f7ff fdea 	bl	800d6ec <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f7fd fe1f 	bl	800b75c <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800db1e:	4b0b      	ldr	r3, [pc, #44]	; (800db4c <ip4_input+0x268>)
 800db20:	2200      	movs	r2, #0
 800db22:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800db24:	4b09      	ldr	r3, [pc, #36]	; (800db4c <ip4_input+0x268>)
 800db26:	2200      	movs	r2, #0
 800db28:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800db2a:	4b08      	ldr	r3, [pc, #32]	; (800db4c <ip4_input+0x268>)
 800db2c:	2200      	movs	r2, #0
 800db2e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800db30:	4b06      	ldr	r3, [pc, #24]	; (800db4c <ip4_input+0x268>)
 800db32:	2200      	movs	r2, #0
 800db34:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800db36:	4b05      	ldr	r3, [pc, #20]	; (800db4c <ip4_input+0x268>)
 800db38:	2200      	movs	r2, #0
 800db3a:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800db3c:	4b03      	ldr	r3, [pc, #12]	; (800db4c <ip4_input+0x268>)
 800db3e:	2200      	movs	r2, #0
 800db40:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800db42:	2300      	movs	r3, #0
}
 800db44:	4618      	mov	r0, r3
 800db46:	3718      	adds	r7, #24
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}
 800db4c:	240001f8 	.word	0x240001f8
 800db50:	24003670 	.word	0x24003670

0800db54 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b08a      	sub	sp, #40	; 0x28
 800db58:	af04      	add	r7, sp, #16
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	60b9      	str	r1, [r7, #8]
 800db5e:	607a      	str	r2, [r7, #4]
 800db60:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d009      	beq.n	800db80 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d003      	beq.n	800db7a <ip4_output_if+0x26>
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d102      	bne.n	800db80 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800db7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db7c:	3304      	adds	r3, #4
 800db7e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800db80:	78fa      	ldrb	r2, [r7, #3]
 800db82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db84:	9302      	str	r3, [sp, #8]
 800db86:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800db8a:	9301      	str	r3, [sp, #4]
 800db8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db90:	9300      	str	r3, [sp, #0]
 800db92:	4613      	mov	r3, r2
 800db94:	687a      	ldr	r2, [r7, #4]
 800db96:	6979      	ldr	r1, [r7, #20]
 800db98:	68f8      	ldr	r0, [r7, #12]
 800db9a:	f000 f805 	bl	800dba8 <ip4_output_if_src>
 800db9e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3718      	adds	r7, #24
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b088      	sub	sp, #32
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
 800dbb4:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	89db      	ldrh	r3, [r3, #14]
 800dbba:	2b01      	cmp	r3, #1
 800dbbc:	d006      	beq.n	800dbcc <ip4_output_if_src+0x24>
 800dbbe:	4b48      	ldr	r3, [pc, #288]	; (800dce0 <ip4_output_if_src+0x138>)
 800dbc0:	f240 3233 	movw	r2, #819	; 0x333
 800dbc4:	4947      	ldr	r1, [pc, #284]	; (800dce4 <ip4_output_if_src+0x13c>)
 800dbc6:	4848      	ldr	r0, [pc, #288]	; (800dce8 <ip4_output_if_src+0x140>)
 800dbc8:	f002 fbfe 	bl	80103c8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d060      	beq.n	800dc94 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800dbd2:	2314      	movs	r3, #20
 800dbd4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800dbd6:	2114      	movs	r1, #20
 800dbd8:	68f8      	ldr	r0, [r7, #12]
 800dbda:	f7fd fd9b 	bl	800b714 <pbuf_header>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d002      	beq.n	800dbea <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800dbe4:	f06f 0301 	mvn.w	r3, #1
 800dbe8:	e075      	b.n	800dcd6 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	685b      	ldr	r3, [r3, #4]
 800dbee:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	895b      	ldrh	r3, [r3, #10]
 800dbf4:	2b13      	cmp	r3, #19
 800dbf6:	d806      	bhi.n	800dc06 <ip4_output_if_src+0x5e>
 800dbf8:	4b39      	ldr	r3, [pc, #228]	; (800dce0 <ip4_output_if_src+0x138>)
 800dbfa:	f240 3261 	movw	r2, #865	; 0x361
 800dbfe:	493b      	ldr	r1, [pc, #236]	; (800dcec <ip4_output_if_src+0x144>)
 800dc00:	4839      	ldr	r0, [pc, #228]	; (800dce8 <ip4_output_if_src+0x140>)
 800dc02:	f002 fbe1 	bl	80103c8 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800dc06:	69fb      	ldr	r3, [r7, #28]
 800dc08:	78fa      	ldrb	r2, [r7, #3]
 800dc0a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800dc0c:	69fb      	ldr	r3, [r7, #28]
 800dc0e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800dc12:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681a      	ldr	r2, [r3, #0]
 800dc18:	69fb      	ldr	r3, [r7, #28]
 800dc1a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800dc1c:	8b7b      	ldrh	r3, [r7, #26]
 800dc1e:	089b      	lsrs	r3, r3, #2
 800dc20:	b29b      	uxth	r3, r3
 800dc22:	b2db      	uxtb	r3, r3
 800dc24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc28:	b2da      	uxtb	r2, r3
 800dc2a:	69fb      	ldr	r3, [r7, #28]
 800dc2c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800dc2e:	69fb      	ldr	r3, [r7, #28]
 800dc30:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800dc34:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	891b      	ldrh	r3, [r3, #8]
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f7fc fb66 	bl	800a30c <lwip_htons>
 800dc40:	4603      	mov	r3, r0
 800dc42:	461a      	mov	r2, r3
 800dc44:	69fb      	ldr	r3, [r7, #28]
 800dc46:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800dc48:	69fb      	ldr	r3, [r7, #28]
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	719a      	strb	r2, [r3, #6]
 800dc4e:	2200      	movs	r2, #0
 800dc50:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800dc52:	4b27      	ldr	r3, [pc, #156]	; (800dcf0 <ip4_output_if_src+0x148>)
 800dc54:	881b      	ldrh	r3, [r3, #0]
 800dc56:	4618      	mov	r0, r3
 800dc58:	f7fc fb58 	bl	800a30c <lwip_htons>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	461a      	mov	r2, r3
 800dc60:	69fb      	ldr	r3, [r7, #28]
 800dc62:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800dc64:	4b22      	ldr	r3, [pc, #136]	; (800dcf0 <ip4_output_if_src+0x148>)
 800dc66:	881b      	ldrh	r3, [r3, #0]
 800dc68:	3301      	adds	r3, #1
 800dc6a:	b29a      	uxth	r2, r3
 800dc6c:	4b20      	ldr	r3, [pc, #128]	; (800dcf0 <ip4_output_if_src+0x148>)
 800dc6e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d104      	bne.n	800dc80 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800dc76:	4b1f      	ldr	r3, [pc, #124]	; (800dcf4 <ip4_output_if_src+0x14c>)
 800dc78:	681a      	ldr	r2, [r3, #0]
 800dc7a:	69fb      	ldr	r3, [r7, #28]
 800dc7c:	60da      	str	r2, [r3, #12]
 800dc7e:	e003      	b.n	800dc88 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	681a      	ldr	r2, [r3, #0]
 800dc84:	69fb      	ldr	r3, [r7, #28]
 800dc86:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800dc88:	69fb      	ldr	r3, [r7, #28]
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	729a      	strb	r2, [r3, #10]
 800dc8e:	2200      	movs	r2, #0
 800dc90:	72da      	strb	r2, [r3, #11]
 800dc92:	e008      	b.n	800dca6 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	685b      	ldr	r3, [r3, #4]
 800dc98:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800dc9a:	69fb      	ldr	r3, [r7, #28]
 800dc9c:	691b      	ldr	r3, [r3, #16]
 800dc9e:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800dca0:	f107 0314 	add.w	r3, r7, #20
 800dca4:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800dca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dca8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d00c      	beq.n	800dcc8 <ip4_output_if_src+0x120>
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	891a      	ldrh	r2, [r3, #8]
 800dcb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d906      	bls.n	800dcc8 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800dcba:	687a      	ldr	r2, [r7, #4]
 800dcbc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800dcbe:	68f8      	ldr	r0, [r7, #12]
 800dcc0:	f000 fd0c 	bl	800e6dc <ip4_frag>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	e006      	b.n	800dcd6 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800dcc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcca:	695b      	ldr	r3, [r3, #20]
 800dccc:	687a      	ldr	r2, [r7, #4]
 800dcce:	68f9      	ldr	r1, [r7, #12]
 800dcd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dcd2:	4798      	blx	r3
 800dcd4:	4603      	mov	r3, r0
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3720      	adds	r7, #32
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}
 800dcde:	bf00      	nop
 800dce0:	08012584 	.word	0x08012584
 800dce4:	080125b8 	.word	0x080125b8
 800dce8:	080125c4 	.word	0x080125c4
 800dcec:	080125ec 	.word	0x080125ec
 800dcf0:	240001d6 	.word	0x240001d6
 800dcf4:	080129c4 	.word	0x080129c4

0800dcf8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b085      	sub	sp, #20
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd0c:	d002      	beq.n	800dd14 <ip4_addr_isbroadcast_u32+0x1c>
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d101      	bne.n	800dd18 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800dd14:	2301      	movs	r3, #1
 800dd16:	e02a      	b.n	800dd6e <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd1e:	f003 0302 	and.w	r3, r3, #2
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d101      	bne.n	800dd2a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800dd26:	2300      	movs	r3, #0
 800dd28:	e021      	b.n	800dd6e <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	3304      	adds	r3, #4
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	687a      	ldr	r2, [r7, #4]
 800dd32:	429a      	cmp	r2, r3
 800dd34:	d101      	bne.n	800dd3a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800dd36:	2300      	movs	r3, #0
 800dd38:	e019      	b.n	800dd6e <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800dd3a:	68fa      	ldr	r2, [r7, #12]
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	3304      	adds	r3, #4
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	405a      	eors	r2, r3
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	3308      	adds	r3, #8
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	4013      	ands	r3, r2
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d10d      	bne.n	800dd6c <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	3308      	adds	r3, #8
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	43da      	mvns	r2, r3
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	3308      	adds	r3, #8
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800dd64:	429a      	cmp	r2, r3
 800dd66:	d101      	bne.n	800dd6c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800dd68:	2301      	movs	r3, #1
 800dd6a:	e000      	b.n	800dd6e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800dd6c:	2300      	movs	r3, #0
  }
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3714      	adds	r7, #20
 800dd72:	46bd      	mov	sp, r7
 800dd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd78:	4770      	bx	lr
	...

0800dd7c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b084      	sub	sp, #16
 800dd80:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800dd82:	2300      	movs	r3, #0
 800dd84:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800dd86:	4b12      	ldr	r3, [pc, #72]	; (800ddd0 <ip_reass_tmr+0x54>)
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800dd8c:	e018      	b.n	800ddc0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	7fdb      	ldrb	r3, [r3, #31]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d00b      	beq.n	800ddae <ip_reass_tmr+0x32>
      r->timer--;
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	7fdb      	ldrb	r3, [r3, #31]
 800dd9a:	3b01      	subs	r3, #1
 800dd9c:	b2da      	uxtb	r2, r3
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	60fb      	str	r3, [r7, #12]
 800ddac:	e008      	b.n	800ddc0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800ddb8:	68b9      	ldr	r1, [r7, #8]
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 f80a 	bl	800ddd4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d1e3      	bne.n	800dd8e <ip_reass_tmr+0x12>
     }
   }
}
 800ddc6:	bf00      	nop
 800ddc8:	3710      	adds	r7, #16
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	240001d8 	.word	0x240001d8

0800ddd4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b088      	sub	sp, #32
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
 800dddc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800ddde:	2300      	movs	r3, #0
 800dde0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800dde2:	683a      	ldr	r2, [r7, #0]
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	429a      	cmp	r2, r3
 800dde8:	d105      	bne.n	800ddf6 <ip_reass_free_complete_datagram+0x22>
 800ddea:	4b45      	ldr	r3, [pc, #276]	; (800df00 <ip_reass_free_complete_datagram+0x12c>)
 800ddec:	22ab      	movs	r2, #171	; 0xab
 800ddee:	4945      	ldr	r1, [pc, #276]	; (800df04 <ip_reass_free_complete_datagram+0x130>)
 800ddf0:	4845      	ldr	r0, [pc, #276]	; (800df08 <ip_reass_free_complete_datagram+0x134>)
 800ddf2:	f002 fae9 	bl	80103c8 <iprintf>
  if (prev != NULL) {
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d00a      	beq.n	800de12 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800ddfc:	683b      	ldr	r3, [r7, #0]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	687a      	ldr	r2, [r7, #4]
 800de02:	429a      	cmp	r2, r3
 800de04:	d005      	beq.n	800de12 <ip_reass_free_complete_datagram+0x3e>
 800de06:	4b3e      	ldr	r3, [pc, #248]	; (800df00 <ip_reass_free_complete_datagram+0x12c>)
 800de08:	22ad      	movs	r2, #173	; 0xad
 800de0a:	4940      	ldr	r1, [pc, #256]	; (800df0c <ip_reass_free_complete_datagram+0x138>)
 800de0c:	483e      	ldr	r0, [pc, #248]	; (800df08 <ip_reass_free_complete_datagram+0x134>)
 800de0e:	f002 fadb 	bl	80103c8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	889b      	ldrh	r3, [r3, #4]
 800de1e:	b29b      	uxth	r3, r3
 800de20:	2b00      	cmp	r3, #0
 800de22:	d12a      	bne.n	800de7a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	681a      	ldr	r2, [r3, #0]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800de32:	69bb      	ldr	r3, [r7, #24]
 800de34:	6858      	ldr	r0, [r3, #4]
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	3308      	adds	r3, #8
 800de3a:	2214      	movs	r2, #20
 800de3c:	4619      	mov	r1, r3
 800de3e:	f002 fab0 	bl	80103a2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800de42:	2101      	movs	r1, #1
 800de44:	69b8      	ldr	r0, [r7, #24]
 800de46:	f7ff fc61 	bl	800d70c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800de4a:	69b8      	ldr	r0, [r7, #24]
 800de4c:	f7fd fd1a 	bl	800b884 <pbuf_clen>
 800de50:	4603      	mov	r3, r0
 800de52:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800de54:	8bfa      	ldrh	r2, [r7, #30]
 800de56:	8a7b      	ldrh	r3, [r7, #18]
 800de58:	4413      	add	r3, r2
 800de5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800de5e:	db05      	blt.n	800de6c <ip_reass_free_complete_datagram+0x98>
 800de60:	4b27      	ldr	r3, [pc, #156]	; (800df00 <ip_reass_free_complete_datagram+0x12c>)
 800de62:	22bc      	movs	r2, #188	; 0xbc
 800de64:	492a      	ldr	r1, [pc, #168]	; (800df10 <ip_reass_free_complete_datagram+0x13c>)
 800de66:	4828      	ldr	r0, [pc, #160]	; (800df08 <ip_reass_free_complete_datagram+0x134>)
 800de68:	f002 faae 	bl	80103c8 <iprintf>
    pbufs_freed += clen;
 800de6c:	8bfa      	ldrh	r2, [r7, #30]
 800de6e:	8a7b      	ldrh	r3, [r7, #18]
 800de70:	4413      	add	r3, r2
 800de72:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800de74:	69b8      	ldr	r0, [r7, #24]
 800de76:	f7fd fc71 	bl	800b75c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	685b      	ldr	r3, [r3, #4]
 800de7e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800de80:	e01f      	b.n	800dec2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800de82:	69bb      	ldr	r3, [r7, #24]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	617b      	str	r3, [r7, #20]
    pcur = p;
 800de88:	69bb      	ldr	r3, [r7, #24]
 800de8a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800de92:	68f8      	ldr	r0, [r7, #12]
 800de94:	f7fd fcf6 	bl	800b884 <pbuf_clen>
 800de98:	4603      	mov	r3, r0
 800de9a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800de9c:	8bfa      	ldrh	r2, [r7, #30]
 800de9e:	8a7b      	ldrh	r3, [r7, #18]
 800dea0:	4413      	add	r3, r2
 800dea2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dea6:	db05      	blt.n	800deb4 <ip_reass_free_complete_datagram+0xe0>
 800dea8:	4b15      	ldr	r3, [pc, #84]	; (800df00 <ip_reass_free_complete_datagram+0x12c>)
 800deaa:	22cc      	movs	r2, #204	; 0xcc
 800deac:	4918      	ldr	r1, [pc, #96]	; (800df10 <ip_reass_free_complete_datagram+0x13c>)
 800deae:	4816      	ldr	r0, [pc, #88]	; (800df08 <ip_reass_free_complete_datagram+0x134>)
 800deb0:	f002 fa8a 	bl	80103c8 <iprintf>
    pbufs_freed += clen;
 800deb4:	8bfa      	ldrh	r2, [r7, #30]
 800deb6:	8a7b      	ldrh	r3, [r7, #18]
 800deb8:	4413      	add	r3, r2
 800deba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800debc:	68f8      	ldr	r0, [r7, #12]
 800debe:	f7fd fc4d 	bl	800b75c <pbuf_free>
  while (p != NULL) {
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d1dc      	bne.n	800de82 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800dec8:	6839      	ldr	r1, [r7, #0]
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	f000 f8c2 	bl	800e054 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800ded0:	4b10      	ldr	r3, [pc, #64]	; (800df14 <ip_reass_free_complete_datagram+0x140>)
 800ded2:	881b      	ldrh	r3, [r3, #0]
 800ded4:	8bfa      	ldrh	r2, [r7, #30]
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d905      	bls.n	800dee6 <ip_reass_free_complete_datagram+0x112>
 800deda:	4b09      	ldr	r3, [pc, #36]	; (800df00 <ip_reass_free_complete_datagram+0x12c>)
 800dedc:	22d2      	movs	r2, #210	; 0xd2
 800dede:	490e      	ldr	r1, [pc, #56]	; (800df18 <ip_reass_free_complete_datagram+0x144>)
 800dee0:	4809      	ldr	r0, [pc, #36]	; (800df08 <ip_reass_free_complete_datagram+0x134>)
 800dee2:	f002 fa71 	bl	80103c8 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800dee6:	4b0b      	ldr	r3, [pc, #44]	; (800df14 <ip_reass_free_complete_datagram+0x140>)
 800dee8:	881a      	ldrh	r2, [r3, #0]
 800deea:	8bfb      	ldrh	r3, [r7, #30]
 800deec:	1ad3      	subs	r3, r2, r3
 800deee:	b29a      	uxth	r2, r3
 800def0:	4b08      	ldr	r3, [pc, #32]	; (800df14 <ip_reass_free_complete_datagram+0x140>)
 800def2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800def4:	8bfb      	ldrh	r3, [r7, #30]
}
 800def6:	4618      	mov	r0, r3
 800def8:	3720      	adds	r7, #32
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}
 800defe:	bf00      	nop
 800df00:	0801261c 	.word	0x0801261c
 800df04:	08012658 	.word	0x08012658
 800df08:	08012664 	.word	0x08012664
 800df0c:	0801268c 	.word	0x0801268c
 800df10:	080126a0 	.word	0x080126a0
 800df14:	240001dc 	.word	0x240001dc
 800df18:	080126c0 	.word	0x080126c0

0800df1c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b08a      	sub	sp, #40	; 0x28
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800df26:	2300      	movs	r3, #0
 800df28:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800df2a:	2300      	movs	r3, #0
 800df2c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800df2e:	2300      	movs	r3, #0
 800df30:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800df32:	2300      	movs	r3, #0
 800df34:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800df36:	2300      	movs	r3, #0
 800df38:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800df3a:	4b28      	ldr	r3, [pc, #160]	; (800dfdc <ip_reass_remove_oldest_datagram+0xc0>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800df40:	e030      	b.n	800dfa4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800df42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df44:	695a      	ldr	r2, [r3, #20]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	68db      	ldr	r3, [r3, #12]
 800df4a:	429a      	cmp	r2, r3
 800df4c:	d10c      	bne.n	800df68 <ip_reass_remove_oldest_datagram+0x4c>
 800df4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df50:	699a      	ldr	r2, [r3, #24]
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	691b      	ldr	r3, [r3, #16]
 800df56:	429a      	cmp	r2, r3
 800df58:	d106      	bne.n	800df68 <ip_reass_remove_oldest_datagram+0x4c>
 800df5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5c:	899a      	ldrh	r2, [r3, #12]
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	889b      	ldrh	r3, [r3, #4]
 800df62:	b29b      	uxth	r3, r3
 800df64:	429a      	cmp	r2, r3
 800df66:	d014      	beq.n	800df92 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800df68:	693b      	ldr	r3, [r7, #16]
 800df6a:	3301      	adds	r3, #1
 800df6c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800df6e:	6a3b      	ldr	r3, [r7, #32]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d104      	bne.n	800df7e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800df74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df76:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800df78:	69fb      	ldr	r3, [r7, #28]
 800df7a:	61bb      	str	r3, [r7, #24]
 800df7c:	e009      	b.n	800df92 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800df7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df80:	7fda      	ldrb	r2, [r3, #31]
 800df82:	6a3b      	ldr	r3, [r7, #32]
 800df84:	7fdb      	ldrb	r3, [r3, #31]
 800df86:	429a      	cmp	r2, r3
 800df88:	d803      	bhi.n	800df92 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800df8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df8c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800df8e:	69fb      	ldr	r3, [r7, #28]
 800df90:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800df92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d001      	beq.n	800df9e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800df9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df9c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800df9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800dfa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d1cb      	bne.n	800df42 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800dfaa:	6a3b      	ldr	r3, [r7, #32]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d008      	beq.n	800dfc2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800dfb0:	69b9      	ldr	r1, [r7, #24]
 800dfb2:	6a38      	ldr	r0, [r7, #32]
 800dfb4:	f7ff ff0e 	bl	800ddd4 <ip_reass_free_complete_datagram>
 800dfb8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800dfba:	697a      	ldr	r2, [r7, #20]
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	4413      	add	r3, r2
 800dfc0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800dfc2:	697a      	ldr	r2, [r7, #20]
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	429a      	cmp	r2, r3
 800dfc8:	da02      	bge.n	800dfd0 <ip_reass_remove_oldest_datagram+0xb4>
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	dcac      	bgt.n	800df2a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800dfd0:	697b      	ldr	r3, [r7, #20]
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3728      	adds	r7, #40	; 0x28
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}
 800dfda:	bf00      	nop
 800dfdc:	240001d8 	.word	0x240001d8

0800dfe0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b084      	sub	sp, #16
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	6078      	str	r0, [r7, #4]
 800dfe8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800dfea:	2001      	movs	r0, #1
 800dfec:	f7fc fdf8 	bl	800abe0 <memp_malloc>
 800dff0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d110      	bne.n	800e01a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800dff8:	6839      	ldr	r1, [r7, #0]
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f7ff ff8e 	bl	800df1c <ip_reass_remove_oldest_datagram>
 800e000:	4602      	mov	r2, r0
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	4293      	cmp	r3, r2
 800e006:	dc03      	bgt.n	800e010 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e008:	2001      	movs	r0, #1
 800e00a:	f7fc fde9 	bl	800abe0 <memp_malloc>
 800e00e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d101      	bne.n	800e01a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 800e016:	2300      	movs	r3, #0
 800e018:	e016      	b.n	800e048 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800e01a:	2220      	movs	r2, #32
 800e01c:	2100      	movs	r1, #0
 800e01e:	68f8      	ldr	r0, [r7, #12]
 800e020:	f002 f9ca 	bl	80103b8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	2203      	movs	r2, #3
 800e028:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800e02a:	4b09      	ldr	r3, [pc, #36]	; (800e050 <ip_reass_enqueue_new_datagram+0x70>)
 800e02c:	681a      	ldr	r2, [r3, #0]
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800e032:	4a07      	ldr	r2, [pc, #28]	; (800e050 <ip_reass_enqueue_new_datagram+0x70>)
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	3308      	adds	r3, #8
 800e03c:	2214      	movs	r2, #20
 800e03e:	6879      	ldr	r1, [r7, #4]
 800e040:	4618      	mov	r0, r3
 800e042:	f002 f9ae 	bl	80103a2 <memcpy>
  return ipr;
 800e046:	68fb      	ldr	r3, [r7, #12]
}
 800e048:	4618      	mov	r0, r3
 800e04a:	3710      	adds	r7, #16
 800e04c:	46bd      	mov	sp, r7
 800e04e:	bd80      	pop	{r7, pc}
 800e050:	240001d8 	.word	0x240001d8

0800e054 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b082      	sub	sp, #8
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
 800e05c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800e05e:	4b10      	ldr	r3, [pc, #64]	; (800e0a0 <ip_reass_dequeue_datagram+0x4c>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	687a      	ldr	r2, [r7, #4]
 800e064:	429a      	cmp	r2, r3
 800e066:	d104      	bne.n	800e072 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	4a0c      	ldr	r2, [pc, #48]	; (800e0a0 <ip_reass_dequeue_datagram+0x4c>)
 800e06e:	6013      	str	r3, [r2, #0]
 800e070:	e00d      	b.n	800e08e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d106      	bne.n	800e086 <ip_reass_dequeue_datagram+0x32>
 800e078:	4b0a      	ldr	r3, [pc, #40]	; (800e0a4 <ip_reass_dequeue_datagram+0x50>)
 800e07a:	f240 1245 	movw	r2, #325	; 0x145
 800e07e:	490a      	ldr	r1, [pc, #40]	; (800e0a8 <ip_reass_dequeue_datagram+0x54>)
 800e080:	480a      	ldr	r0, [pc, #40]	; (800e0ac <ip_reass_dequeue_datagram+0x58>)
 800e082:	f002 f9a1 	bl	80103c8 <iprintf>
    prev->next = ipr->next;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800e08e:	6879      	ldr	r1, [r7, #4]
 800e090:	2001      	movs	r0, #1
 800e092:	f7fc fe15 	bl	800acc0 <memp_free>
}
 800e096:	bf00      	nop
 800e098:	3708      	adds	r7, #8
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}
 800e09e:	bf00      	nop
 800e0a0:	240001d8 	.word	0x240001d8
 800e0a4:	0801261c 	.word	0x0801261c
 800e0a8:	080126dc 	.word	0x080126dc
 800e0ac:	08012664 	.word	0x08012664

0800e0b0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b08c      	sub	sp, #48	; 0x30
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	60f8      	str	r0, [r7, #12]
 800e0b8:	60b9      	str	r1, [r7, #8]
 800e0ba:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	685b      	ldr	r3, [r3, #4]
 800e0c8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e0ca:	69fb      	ldr	r3, [r7, #28]
 800e0cc:	885b      	ldrh	r3, [r3, #2]
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7fc f91b 	bl	800a30c <lwip_htons>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	461a      	mov	r2, r3
 800e0da:	69fb      	ldr	r3, [r7, #28]
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	b29b      	uxth	r3, r3
 800e0e0:	f003 030f 	and.w	r3, r3, #15
 800e0e4:	b29b      	uxth	r3, r3
 800e0e6:	009b      	lsls	r3, r3, #2
 800e0e8:	b29b      	uxth	r3, r3
 800e0ea:	1ad3      	subs	r3, r2, r3
 800e0ec:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e0ee:	69fb      	ldr	r3, [r7, #28]
 800e0f0:	88db      	ldrh	r3, [r3, #6]
 800e0f2:	b29b      	uxth	r3, r3
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f7fc f909 	bl	800a30c <lwip_htons>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e100:	b29b      	uxth	r3, r3
 800e102:	00db      	lsls	r3, r3, #3
 800e104:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 800e10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e10e:	2200      	movs	r2, #0
 800e110:	701a      	strb	r2, [r3, #0]
 800e112:	2200      	movs	r2, #0
 800e114:	705a      	strb	r2, [r3, #1]
 800e116:	2200      	movs	r2, #0
 800e118:	709a      	strb	r2, [r3, #2]
 800e11a:	2200      	movs	r2, #0
 800e11c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800e11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e120:	8b3a      	ldrh	r2, [r7, #24]
 800e122:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 800e124:	8b3a      	ldrh	r2, [r7, #24]
 800e126:	8b7b      	ldrh	r3, [r7, #26]
 800e128:	4413      	add	r3, r2
 800e12a:	b29a      	uxth	r2, r3
 800e12c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e12e:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	685b      	ldr	r3, [r3, #4]
 800e134:	627b      	str	r3, [r7, #36]	; 0x24
 800e136:	e061      	b.n	800e1fc <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800e138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e13a:	685b      	ldr	r3, [r3, #4]
 800e13c:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 800e13e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e140:	889b      	ldrh	r3, [r3, #4]
 800e142:	b29a      	uxth	r2, r3
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	889b      	ldrh	r3, [r3, #4]
 800e148:	b29b      	uxth	r3, r3
 800e14a:	429a      	cmp	r2, r3
 800e14c:	d232      	bcs.n	800e1b4 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800e14e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e152:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800e154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e156:	2b00      	cmp	r3, #0
 800e158:	d01f      	beq.n	800e19a <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800e15a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e15c:	889b      	ldrh	r3, [r3, #4]
 800e15e:	b29a      	uxth	r2, r3
 800e160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e162:	88db      	ldrh	r3, [r3, #6]
 800e164:	b29b      	uxth	r3, r3
 800e166:	429a      	cmp	r2, r3
 800e168:	f0c0 80e3 	bcc.w	800e332 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 800e16c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e16e:	88db      	ldrh	r3, [r3, #6]
 800e170:	b29a      	uxth	r2, r3
 800e172:	697b      	ldr	r3, [r7, #20]
 800e174:	889b      	ldrh	r3, [r3, #4]
 800e176:	b29b      	uxth	r3, r3
 800e178:	429a      	cmp	r2, r3
 800e17a:	f200 80da 	bhi.w	800e332 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800e17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e180:	68ba      	ldr	r2, [r7, #8]
 800e182:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800e184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e186:	88db      	ldrh	r3, [r3, #6]
 800e188:	b29a      	uxth	r2, r3
 800e18a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e18c:	889b      	ldrh	r3, [r3, #4]
 800e18e:	b29b      	uxth	r3, r3
 800e190:	429a      	cmp	r2, r3
 800e192:	d037      	beq.n	800e204 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e194:	2300      	movs	r3, #0
 800e196:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800e198:	e034      	b.n	800e204 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 800e19a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e19c:	88db      	ldrh	r3, [r3, #6]
 800e19e:	b29a      	uxth	r2, r3
 800e1a0:	697b      	ldr	r3, [r7, #20]
 800e1a2:	889b      	ldrh	r3, [r3, #4]
 800e1a4:	b29b      	uxth	r3, r3
 800e1a6:	429a      	cmp	r2, r3
 800e1a8:	f200 80c5 	bhi.w	800e336 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	68ba      	ldr	r2, [r7, #8]
 800e1b0:	605a      	str	r2, [r3, #4]
      break;
 800e1b2:	e027      	b.n	800e204 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 800e1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1b6:	889b      	ldrh	r3, [r3, #4]
 800e1b8:	b29a      	uxth	r2, r3
 800e1ba:	697b      	ldr	r3, [r7, #20]
 800e1bc:	889b      	ldrh	r3, [r3, #4]
 800e1be:	b29b      	uxth	r3, r3
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	f000 80ba 	beq.w	800e33a <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800e1c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1c8:	889b      	ldrh	r3, [r3, #4]
 800e1ca:	b29a      	uxth	r2, r3
 800e1cc:	697b      	ldr	r3, [r7, #20]
 800e1ce:	88db      	ldrh	r3, [r3, #6]
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	429a      	cmp	r2, r3
 800e1d4:	f0c0 80b3 	bcc.w	800e33e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800e1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d009      	beq.n	800e1f2 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 800e1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e0:	88db      	ldrh	r3, [r3, #6]
 800e1e2:	b29a      	uxth	r2, r3
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	889b      	ldrh	r3, [r3, #4]
 800e1e8:	b29b      	uxth	r3, r3
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d001      	beq.n	800e1f2 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800e1f2:	697b      	ldr	r3, [r7, #20]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 800e1f8:	697b      	ldr	r3, [r7, #20]
 800e1fa:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 800e1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d19a      	bne.n	800e138 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 800e202:	e000      	b.n	800e206 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 800e204:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800e206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d12d      	bne.n	800e268 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 800e20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d01c      	beq.n	800e24c <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800e212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e214:	88db      	ldrh	r3, [r3, #6]
 800e216:	b29a      	uxth	r2, r3
 800e218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e21a:	889b      	ldrh	r3, [r3, #4]
 800e21c:	b29b      	uxth	r3, r3
 800e21e:	429a      	cmp	r2, r3
 800e220:	d906      	bls.n	800e230 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 800e222:	4b51      	ldr	r3, [pc, #324]	; (800e368 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e224:	f240 12ab 	movw	r2, #427	; 0x1ab
 800e228:	4950      	ldr	r1, [pc, #320]	; (800e36c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800e22a:	4851      	ldr	r0, [pc, #324]	; (800e370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e22c:	f002 f8cc 	bl	80103c8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800e230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e232:	68ba      	ldr	r2, [r7, #8]
 800e234:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800e236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e238:	88db      	ldrh	r3, [r3, #6]
 800e23a:	b29a      	uxth	r2, r3
 800e23c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e23e:	889b      	ldrh	r3, [r3, #4]
 800e240:	b29b      	uxth	r3, r3
 800e242:	429a      	cmp	r2, r3
 800e244:	d010      	beq.n	800e268 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 800e246:	2300      	movs	r3, #0
 800e248:	623b      	str	r3, [r7, #32]
 800e24a:	e00d      	b.n	800e268 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	685b      	ldr	r3, [r3, #4]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d006      	beq.n	800e262 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 800e254:	4b44      	ldr	r3, [pc, #272]	; (800e368 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e256:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 800e25a:	4946      	ldr	r1, [pc, #280]	; (800e374 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800e25c:	4844      	ldr	r0, [pc, #272]	; (800e370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e25e:	f002 f8b3 	bl	80103c8 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	68ba      	ldr	r2, [r7, #8]
 800e266:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d105      	bne.n	800e27a <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	7f9b      	ldrb	r3, [r3, #30]
 800e272:	f003 0301 	and.w	r3, r3, #1
 800e276:	2b00      	cmp	r3, #0
 800e278:	d059      	beq.n	800e32e <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 800e27a:	6a3b      	ldr	r3, [r7, #32]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d04f      	beq.n	800e320 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d006      	beq.n	800e296 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	685b      	ldr	r3, [r3, #4]
 800e28c:	685b      	ldr	r3, [r3, #4]
 800e28e:	889b      	ldrh	r3, [r3, #4]
 800e290:	b29b      	uxth	r3, r3
 800e292:	2b00      	cmp	r3, #0
 800e294:	d002      	beq.n	800e29c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800e296:	2300      	movs	r3, #0
 800e298:	623b      	str	r3, [r7, #32]
 800e29a:	e041      	b.n	800e320 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800e29c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e29e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 800e2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800e2a6:	e012      	b.n	800e2ce <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 800e2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2aa:	685b      	ldr	r3, [r3, #4]
 800e2ac:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 800e2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2b0:	88db      	ldrh	r3, [r3, #6]
 800e2b2:	b29a      	uxth	r2, r3
 800e2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2b6:	889b      	ldrh	r3, [r3, #4]
 800e2b8:	b29b      	uxth	r3, r3
 800e2ba:	429a      	cmp	r2, r3
 800e2bc:	d002      	beq.n	800e2c4 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	623b      	str	r3, [r7, #32]
            break;
 800e2c2:	e007      	b.n	800e2d4 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 800e2c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2c6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 800e2c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800e2ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d1e9      	bne.n	800e2a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800e2d4:	6a3b      	ldr	r3, [r7, #32]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d022      	beq.n	800e320 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	685b      	ldr	r3, [r3, #4]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d106      	bne.n	800e2f0 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 800e2e2:	4b21      	ldr	r3, [pc, #132]	; (800e368 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e2e4:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 800e2e8:	4923      	ldr	r1, [pc, #140]	; (800e378 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800e2ea:	4821      	ldr	r0, [pc, #132]	; (800e370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e2ec:	f002 f86c 	bl	80103c8 <iprintf>
          LWIP_ASSERT("sanity check",
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	685b      	ldr	r3, [r3, #4]
 800e2f4:	685b      	ldr	r3, [r3, #4]
 800e2f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e2f8:	429a      	cmp	r2, r3
 800e2fa:	d106      	bne.n	800e30a <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 800e2fc:	4b1a      	ldr	r3, [pc, #104]	; (800e368 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e2fe:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800e302:	491d      	ldr	r1, [pc, #116]	; (800e378 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800e304:	481a      	ldr	r0, [pc, #104]	; (800e370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e306:	f002 f85f 	bl	80103c8 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800e30a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d006      	beq.n	800e320 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 800e312:	4b15      	ldr	r3, [pc, #84]	; (800e368 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e314:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 800e318:	4918      	ldr	r1, [pc, #96]	; (800e37c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800e31a:	4815      	ldr	r0, [pc, #84]	; (800e370 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e31c:	f002 f854 	bl	80103c8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800e320:	6a3b      	ldr	r3, [r7, #32]
 800e322:	2b00      	cmp	r3, #0
 800e324:	bf14      	ite	ne
 800e326:	2301      	movne	r3, #1
 800e328:	2300      	moveq	r3, #0
 800e32a:	b2db      	uxtb	r3, r3
 800e32c:	e018      	b.n	800e360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800e32e:	2300      	movs	r3, #0
 800e330:	e016      	b.n	800e360 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 800e332:	bf00      	nop
 800e334:	e004      	b.n	800e340 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 800e336:	bf00      	nop
 800e338:	e002      	b.n	800e340 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 800e33a:	bf00      	nop
 800e33c:	e000      	b.n	800e340 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 800e33e:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800e340:	68b8      	ldr	r0, [r7, #8]
 800e342:	f7fd fa9f 	bl	800b884 <pbuf_clen>
 800e346:	4603      	mov	r3, r0
 800e348:	461a      	mov	r2, r3
 800e34a:	4b0d      	ldr	r3, [pc, #52]	; (800e380 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800e34c:	881b      	ldrh	r3, [r3, #0]
 800e34e:	1a9b      	subs	r3, r3, r2
 800e350:	b29a      	uxth	r2, r3
 800e352:	4b0b      	ldr	r3, [pc, #44]	; (800e380 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800e354:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 800e356:	68b8      	ldr	r0, [r7, #8]
 800e358:	f7fd fa00 	bl	800b75c <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e35c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif /* IP_REASS_CHECK_OVERLAP */
}
 800e360:	4618      	mov	r0, r3
 800e362:	3730      	adds	r7, #48	; 0x30
 800e364:	46bd      	mov	sp, r7
 800e366:	bd80      	pop	{r7, pc}
 800e368:	0801261c 	.word	0x0801261c
 800e36c:	080126f8 	.word	0x080126f8
 800e370:	08012664 	.word	0x08012664
 800e374:	08012718 	.word	0x08012718
 800e378:	08012750 	.word	0x08012750
 800e37c:	08012760 	.word	0x08012760
 800e380:	240001dc 	.word	0x240001dc

0800e384 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b08e      	sub	sp, #56	; 0x38
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	685b      	ldr	r3, [r3, #4]
 800e390:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800e392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e394:	781b      	ldrb	r3, [r3, #0]
 800e396:	f003 030f 	and.w	r3, r3, #15
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	2b14      	cmp	r3, #20
 800e39e:	f040 8131 	bne.w	800e604 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3a4:	88db      	ldrh	r3, [r3, #6]
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7fb ffaf 	bl	800a30c <lwip_htons>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e3b4:	b29b      	uxth	r3, r3
 800e3b6:	00db      	lsls	r3, r3, #3
 800e3b8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e3ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3bc:	885b      	ldrh	r3, [r3, #2]
 800e3be:	b29b      	uxth	r3, r3
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	f7fb ffa3 	bl	800a30c <lwip_htons>
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	461a      	mov	r2, r3
 800e3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3cc:	781b      	ldrb	r3, [r3, #0]
 800e3ce:	b29b      	uxth	r3, r3
 800e3d0:	f003 030f 	and.w	r3, r3, #15
 800e3d4:	b29b      	uxth	r3, r3
 800e3d6:	009b      	lsls	r3, r3, #2
 800e3d8:	b29b      	uxth	r3, r3
 800e3da:	1ad3      	subs	r3, r2, r3
 800e3dc:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f7fd fa50 	bl	800b884 <pbuf_clen>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800e3e8:	4b8e      	ldr	r3, [pc, #568]	; (800e624 <ip4_reass+0x2a0>)
 800e3ea:	881b      	ldrh	r3, [r3, #0]
 800e3ec:	461a      	mov	r2, r3
 800e3ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e3f0:	4413      	add	r3, r2
 800e3f2:	2b0a      	cmp	r3, #10
 800e3f4:	dd10      	ble.n	800e418 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e3f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e3f8:	4619      	mov	r1, r3
 800e3fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e3fc:	f7ff fd8e 	bl	800df1c <ip_reass_remove_oldest_datagram>
 800e400:	4603      	mov	r3, r0
 800e402:	2b00      	cmp	r3, #0
 800e404:	f000 8100 	beq.w	800e608 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800e408:	4b86      	ldr	r3, [pc, #536]	; (800e624 <ip4_reass+0x2a0>)
 800e40a:	881b      	ldrh	r3, [r3, #0]
 800e40c:	461a      	mov	r2, r3
 800e40e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e410:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e412:	2b0a      	cmp	r3, #10
 800e414:	f300 80f8 	bgt.w	800e608 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e418:	4b83      	ldr	r3, [pc, #524]	; (800e628 <ip4_reass+0x2a4>)
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	633b      	str	r3, [r7, #48]	; 0x30
 800e41e:	e015      	b.n	800e44c <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800e420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e422:	695a      	ldr	r2, [r3, #20]
 800e424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e426:	68db      	ldr	r3, [r3, #12]
 800e428:	429a      	cmp	r2, r3
 800e42a:	d10c      	bne.n	800e446 <ip4_reass+0xc2>
 800e42c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e42e:	699a      	ldr	r2, [r3, #24]
 800e430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e432:	691b      	ldr	r3, [r3, #16]
 800e434:	429a      	cmp	r2, r3
 800e436:	d106      	bne.n	800e446 <ip4_reass+0xc2>
 800e438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e43a:	899a      	ldrh	r2, [r3, #12]
 800e43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e43e:	889b      	ldrh	r3, [r3, #4]
 800e440:	b29b      	uxth	r3, r3
 800e442:	429a      	cmp	r2, r3
 800e444:	d006      	beq.n	800e454 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	633b      	str	r3, [r7, #48]	; 0x30
 800e44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d1e6      	bne.n	800e420 <ip4_reass+0x9c>
 800e452:	e000      	b.n	800e456 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800e454:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800e456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d109      	bne.n	800e470 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800e45c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e45e:	4619      	mov	r1, r3
 800e460:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e462:	f7ff fdbd 	bl	800dfe0 <ip_reass_enqueue_new_datagram>
 800e466:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800e468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d11c      	bne.n	800e4a8 <ip4_reass+0x124>
      goto nullreturn;
 800e46e:	e0d0      	b.n	800e612 <ip4_reass+0x28e>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e472:	88db      	ldrh	r3, [r3, #6]
 800e474:	b29b      	uxth	r3, r3
 800e476:	4618      	mov	r0, r3
 800e478:	f7fb ff48 	bl	800a30c <lwip_htons>
 800e47c:	4603      	mov	r3, r0
 800e47e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e482:	2b00      	cmp	r3, #0
 800e484:	d110      	bne.n	800e4a8 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800e486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e488:	89db      	ldrh	r3, [r3, #14]
 800e48a:	4618      	mov	r0, r3
 800e48c:	f7fb ff3e 	bl	800a30c <lwip_htons>
 800e490:	4603      	mov	r3, r0
 800e492:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e496:	2b00      	cmp	r3, #0
 800e498:	d006      	beq.n	800e4a8 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800e49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e49c:	3308      	adds	r3, #8
 800e49e:	2214      	movs	r2, #20
 800e4a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f001 ff7d 	bl	80103a2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800e4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4aa:	88db      	ldrh	r3, [r3, #6]
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	f003 0320 	and.w	r3, r3, #32
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	bf0c      	ite	eq
 800e4b6:	2301      	moveq	r3, #1
 800e4b8:	2300      	movne	r3, #0
 800e4ba:	b2db      	uxtb	r3, r3
 800e4bc:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800e4be:	69fb      	ldr	r3, [r7, #28]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d00e      	beq.n	800e4e2 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 800e4c4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800e4c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4c8:	4413      	add	r3, r2
 800e4ca:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800e4cc:	8b7a      	ldrh	r2, [r7, #26]
 800e4ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	f0c0 809b 	bcc.w	800e60c <ip4_reass+0x288>
 800e4d6:	8b7b      	ldrh	r3, [r7, #26]
 800e4d8:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 800e4dc:	4293      	cmp	r3, r2
 800e4de:	f200 8095 	bhi.w	800e60c <ip4_reass+0x288>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800e4e2:	69fa      	ldr	r2, [r7, #28]
 800e4e4:	6879      	ldr	r1, [r7, #4]
 800e4e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4e8:	f7ff fde2 	bl	800e0b0 <ip_reass_chain_frag_into_datagram_and_validate>
 800e4ec:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800e4ee:	697b      	ldr	r3, [r7, #20]
 800e4f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e4f4:	f000 808c 	beq.w	800e610 <ip4_reass+0x28c>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800e4f8:	4b4a      	ldr	r3, [pc, #296]	; (800e624 <ip4_reass+0x2a0>)
 800e4fa:	881a      	ldrh	r2, [r3, #0]
 800e4fc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e4fe:	4413      	add	r3, r2
 800e500:	b29a      	uxth	r2, r3
 800e502:	4b48      	ldr	r3, [pc, #288]	; (800e624 <ip4_reass+0x2a0>)
 800e504:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800e506:	69fb      	ldr	r3, [r7, #28]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d00d      	beq.n	800e528 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 800e50c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800e50e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e510:	4413      	add	r3, r2
 800e512:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800e514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e516:	8a7a      	ldrh	r2, [r7, #18]
 800e518:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800e51a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e51c:	7f9b      	ldrb	r3, [r3, #30]
 800e51e:	f043 0301 	orr.w	r3, r3, #1
 800e522:	b2da      	uxtb	r2, r3
 800e524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e526:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800e528:	697b      	ldr	r3, [r7, #20]
 800e52a:	2b01      	cmp	r3, #1
 800e52c:	d168      	bne.n	800e600 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 800e52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e530:	8b9b      	ldrh	r3, [r3, #28]
 800e532:	3314      	adds	r3, #20
 800e534:	b29a      	uxth	r2, r3
 800e536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e538:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800e53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e53c:	685b      	ldr	r3, [r3, #4]
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 800e544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800e54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e54e:	3308      	adds	r3, #8
 800e550:	2214      	movs	r2, #20
 800e552:	4619      	mov	r1, r3
 800e554:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e556:	f001 ff24 	bl	80103a2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800e55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e55c:	8b9b      	ldrh	r3, [r3, #28]
 800e55e:	4618      	mov	r0, r3
 800e560:	f7fb fed4 	bl	800a30c <lwip_htons>
 800e564:	4603      	mov	r3, r0
 800e566:	461a      	mov	r2, r3
 800e568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e56a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800e56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e56e:	2200      	movs	r2, #0
 800e570:	719a      	strb	r2, [r3, #6]
 800e572:	2200      	movs	r2, #0
 800e574:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800e576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e578:	2200      	movs	r2, #0
 800e57a:	729a      	strb	r2, [r3, #10]
 800e57c:	2200      	movs	r2, #0
 800e57e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800e580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e582:	685b      	ldr	r3, [r3, #4]
 800e584:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800e586:	e00e      	b.n	800e5a6 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 800e588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e58a:	685b      	ldr	r3, [r3, #4]
 800e58c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 800e58e:	f06f 0113 	mvn.w	r1, #19
 800e592:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e594:	f7fd f8be 	bl	800b714 <pbuf_header>
      pbuf_cat(p, r);
 800e598:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e59a:	6878      	ldr	r0, [r7, #4]
 800e59c:	f7fd f9ac 	bl	800b8f8 <pbuf_cat>
      r = iprh->next_pbuf;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (r != NULL) {
 800e5a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d1ed      	bne.n	800e588 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800e5ac:	4b1e      	ldr	r3, [pc, #120]	; (800e628 <ip4_reass+0x2a4>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d102      	bne.n	800e5bc <ip4_reass+0x238>
      ipr_prev = NULL;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	637b      	str	r3, [r7, #52]	; 0x34
 800e5ba:	e010      	b.n	800e5de <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800e5bc:	4b1a      	ldr	r3, [pc, #104]	; (800e628 <ip4_reass+0x2a4>)
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	637b      	str	r3, [r7, #52]	; 0x34
 800e5c2:	e007      	b.n	800e5d4 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 800e5c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d006      	beq.n	800e5dc <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800e5ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	637b      	str	r3, [r7, #52]	; 0x34
 800e5d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d1f4      	bne.n	800e5c4 <ip4_reass+0x240>
 800e5da:	e000      	b.n	800e5de <ip4_reass+0x25a>
          break;
 800e5dc:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800e5de:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e5e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5e2:	f7ff fd37 	bl	800e054 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f7fd f94c 	bl	800b884 <pbuf_clen>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	4b0c      	ldr	r3, [pc, #48]	; (800e624 <ip4_reass+0x2a0>)
 800e5f2:	881b      	ldrh	r3, [r3, #0]
 800e5f4:	1a9b      	subs	r3, r3, r2
 800e5f6:	b29a      	uxth	r2, r3
 800e5f8:	4b0a      	ldr	r3, [pc, #40]	; (800e624 <ip4_reass+0x2a0>)
 800e5fa:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	e00c      	b.n	800e61a <ip4_reass+0x296>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800e600:	2300      	movs	r3, #0
 800e602:	e00a      	b.n	800e61a <ip4_reass+0x296>
    goto nullreturn;
 800e604:	bf00      	nop
 800e606:	e004      	b.n	800e612 <ip4_reass+0x28e>
      goto nullreturn;
 800e608:	bf00      	nop
 800e60a:	e002      	b.n	800e612 <ip4_reass+0x28e>

nullreturn:
 800e60c:	bf00      	nop
 800e60e:	e000      	b.n	800e612 <ip4_reass+0x28e>
    goto nullreturn;
 800e610:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f7fd f8a2 	bl	800b75c <pbuf_free>
  return NULL;
 800e618:	2300      	movs	r3, #0
}
 800e61a:	4618      	mov	r0, r3
 800e61c:	3738      	adds	r7, #56	; 0x38
 800e61e:	46bd      	mov	sp, r7
 800e620:	bd80      	pop	{r7, pc}
 800e622:	bf00      	nop
 800e624:	240001dc 	.word	0x240001dc
 800e628:	240001d8 	.word	0x240001d8

0800e62c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800e630:	2002      	movs	r0, #2
 800e632:	f7fc fad5 	bl	800abe0 <memp_malloc>
 800e636:	4603      	mov	r3, r0
}
 800e638:	4618      	mov	r0, r3
 800e63a:	bd80      	pop	{r7, pc}

0800e63c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b082      	sub	sp, #8
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d106      	bne.n	800e658 <ip_frag_free_pbuf_custom_ref+0x1c>
 800e64a:	4b07      	ldr	r3, [pc, #28]	; (800e668 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800e64c:	f240 22ae 	movw	r2, #686	; 0x2ae
 800e650:	4906      	ldr	r1, [pc, #24]	; (800e66c <ip_frag_free_pbuf_custom_ref+0x30>)
 800e652:	4807      	ldr	r0, [pc, #28]	; (800e670 <ip_frag_free_pbuf_custom_ref+0x34>)
 800e654:	f001 feb8 	bl	80103c8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800e658:	6879      	ldr	r1, [r7, #4]
 800e65a:	2002      	movs	r0, #2
 800e65c:	f7fc fb30 	bl	800acc0 <memp_free>
}
 800e660:	bf00      	nop
 800e662:	3708      	adds	r7, #8
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}
 800e668:	0801261c 	.word	0x0801261c
 800e66c:	08012784 	.word	0x08012784
 800e670:	08012664 	.word	0x08012664

0800e674 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b084      	sub	sp, #16
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d106      	bne.n	800e694 <ipfrag_free_pbuf_custom+0x20>
 800e686:	4b11      	ldr	r3, [pc, #68]	; (800e6cc <ipfrag_free_pbuf_custom+0x58>)
 800e688:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800e68c:	4910      	ldr	r1, [pc, #64]	; (800e6d0 <ipfrag_free_pbuf_custom+0x5c>)
 800e68e:	4811      	ldr	r0, [pc, #68]	; (800e6d4 <ipfrag_free_pbuf_custom+0x60>)
 800e690:	f001 fe9a 	bl	80103c8 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 800e694:	68fa      	ldr	r2, [r7, #12]
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	429a      	cmp	r2, r3
 800e69a:	d006      	beq.n	800e6aa <ipfrag_free_pbuf_custom+0x36>
 800e69c:	4b0b      	ldr	r3, [pc, #44]	; (800e6cc <ipfrag_free_pbuf_custom+0x58>)
 800e69e:	f240 22b9 	movw	r2, #697	; 0x2b9
 800e6a2:	490d      	ldr	r1, [pc, #52]	; (800e6d8 <ipfrag_free_pbuf_custom+0x64>)
 800e6a4:	480b      	ldr	r0, [pc, #44]	; (800e6d4 <ipfrag_free_pbuf_custom+0x60>)
 800e6a6:	f001 fe8f 	bl	80103c8 <iprintf>
  if (pcr->original != NULL) {
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	695b      	ldr	r3, [r3, #20]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d004      	beq.n	800e6bc <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	695b      	ldr	r3, [r3, #20]
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	f7fd f850 	bl	800b75c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800e6bc:	68f8      	ldr	r0, [r7, #12]
 800e6be:	f7ff ffbd 	bl	800e63c <ip_frag_free_pbuf_custom_ref>
}
 800e6c2:	bf00      	nop
 800e6c4:	3710      	adds	r7, #16
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	0801261c 	.word	0x0801261c
 800e6d0:	08012790 	.word	0x08012790
 800e6d4:	08012664 	.word	0x08012664
 800e6d8:	0801279c 	.word	0x0801279c

0800e6dc <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b092      	sub	sp, #72	; 0x48
 800e6e0:	af02      	add	r7, sp, #8
 800e6e2:	60f8      	str	r0, [r7, #12]
 800e6e4:	60b9      	str	r1, [r7, #8]
 800e6e6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e6f0:	3b14      	subs	r3, #20
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	da00      	bge.n	800e6f8 <ip4_frag+0x1c>
 800e6f6:	3307      	adds	r3, #7
 800e6f8:	10db      	asrs	r3, r3, #3
 800e6fa:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800e6fc:	2314      	movs	r3, #20
 800e6fe:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 800e706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e708:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800e70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e70c:	781b      	ldrb	r3, [r3, #0]
 800e70e:	f003 030f 	and.w	r3, r3, #15
 800e712:	009b      	lsls	r3, r3, #2
 800e714:	2b14      	cmp	r3, #20
 800e716:	d009      	beq.n	800e72c <ip4_frag+0x50>
 800e718:	4b79      	ldr	r3, [pc, #484]	; (800e900 <ip4_frag+0x224>)
 800e71a:	f240 22e1 	movw	r2, #737	; 0x2e1
 800e71e:	4979      	ldr	r1, [pc, #484]	; (800e904 <ip4_frag+0x228>)
 800e720:	4879      	ldr	r0, [pc, #484]	; (800e908 <ip4_frag+0x22c>)
 800e722:	f001 fe51 	bl	80103c8 <iprintf>
 800e726:	f06f 0305 	mvn.w	r3, #5
 800e72a:	e0e5      	b.n	800e8f8 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800e72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e72e:	88db      	ldrh	r3, [r3, #6]
 800e730:	b29b      	uxth	r3, r3
 800e732:	4618      	mov	r0, r3
 800e734:	f7fb fdea 	bl	800a30c <lwip_htons>
 800e738:	4603      	mov	r3, r0
 800e73a:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 800e73c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e73e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e742:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800e744:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e746:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d009      	beq.n	800e762 <ip4_frag+0x86>
 800e74e:	4b6c      	ldr	r3, [pc, #432]	; (800e900 <ip4_frag+0x224>)
 800e750:	f240 22e6 	movw	r2, #742	; 0x2e6
 800e754:	496d      	ldr	r1, [pc, #436]	; (800e90c <ip4_frag+0x230>)
 800e756:	486c      	ldr	r0, [pc, #432]	; (800e908 <ip4_frag+0x22c>)
 800e758:	f001 fe36 	bl	80103c8 <iprintf>
 800e75c:	f06f 0305 	mvn.w	r3, #5
 800e760:	e0ca      	b.n	800e8f8 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	891b      	ldrh	r3, [r3, #8]
 800e766:	3b14      	subs	r3, #20
 800e768:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 800e76a:	e0bc      	b.n	800e8e6 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 800e76c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800e76e:	00da      	lsls	r2, r3, #3
 800e770:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800e772:	4293      	cmp	r3, r2
 800e774:	bfa8      	it	ge
 800e776:	4613      	movge	r3, r2
 800e778:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800e77a:	2200      	movs	r2, #0
 800e77c:	2114      	movs	r1, #20
 800e77e:	2002      	movs	r0, #2
 800e780:	f7fc fc7e 	bl	800b080 <pbuf_alloc>
 800e784:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 800e786:	6a3b      	ldr	r3, [r7, #32]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	f000 80b2 	beq.w	800e8f2 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	895b      	ldrh	r3, [r3, #10]
 800e792:	2b13      	cmp	r3, #19
 800e794:	d806      	bhi.n	800e7a4 <ip4_frag+0xc8>
 800e796:	4b5a      	ldr	r3, [pc, #360]	; (800e900 <ip4_frag+0x224>)
 800e798:	f240 3209 	movw	r2, #777	; 0x309
 800e79c:	495c      	ldr	r1, [pc, #368]	; (800e910 <ip4_frag+0x234>)
 800e79e:	485a      	ldr	r0, [pc, #360]	; (800e908 <ip4_frag+0x22c>)
 800e7a0:	f001 fe12 	bl	80103c8 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800e7a4:	6a3b      	ldr	r3, [r7, #32]
 800e7a6:	685b      	ldr	r3, [r3, #4]
 800e7a8:	2214      	movs	r2, #20
 800e7aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f001 fdf8 	bl	80103a2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800e7b2:	6a3b      	ldr	r3, [r7, #32]
 800e7b4:	685b      	ldr	r3, [r3, #4]
 800e7b6:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 800e7b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e7ba:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 800e7bc:	e04f      	b.n	800e85e <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	895a      	ldrh	r2, [r3, #10]
 800e7c2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e7c4:	1ad3      	subs	r3, r2, r3
 800e7c6:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800e7c8:	8b7a      	ldrh	r2, [r7, #26]
 800e7ca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800e7cc:	4293      	cmp	r3, r2
 800e7ce:	bf28      	it	cs
 800e7d0:	4613      	movcs	r3, r2
 800e7d2:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800e7d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d105      	bne.n	800e7e6 <ip4_frag+0x10a>
        poff = 0;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	60fb      	str	r3, [r7, #12]
        continue;
 800e7e4:	e03b      	b.n	800e85e <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800e7e6:	f7ff ff21 	bl	800e62c <ip_frag_alloc_pbuf_custom_ref>
 800e7ea:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 800e7ec:	697b      	ldr	r3, [r7, #20]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d103      	bne.n	800e7fa <ip4_frag+0x11e>
        pbuf_free(rambuf);
 800e7f2:	6a38      	ldr	r0, [r7, #32]
 800e7f4:	f7fc ffb2 	bl	800b75c <pbuf_free>
        goto memerr;
 800e7f8:	e07c      	b.n	800e8f4 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800e7fa:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800e800:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e802:	4413      	add	r3, r2
 800e804:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 800e806:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800e808:	9201      	str	r2, [sp, #4]
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	4603      	mov	r3, r0
 800e80e:	2202      	movs	r2, #2
 800e810:	2004      	movs	r0, #4
 800e812:	f7fc fdc5 	bl	800b3a0 <pbuf_alloced_custom>
 800e816:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 800e818:	693b      	ldr	r3, [r7, #16]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d106      	bne.n	800e82c <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 800e81e:	6978      	ldr	r0, [r7, #20]
 800e820:	f7ff ff0c 	bl	800e63c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800e824:	6a38      	ldr	r0, [r7, #32]
 800e826:	f7fc ff99 	bl	800b75c <pbuf_free>
        goto memerr;
 800e82a:	e063      	b.n	800e8f4 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 800e82c:	68f8      	ldr	r0, [r7, #12]
 800e82e:	f7fd f841 	bl	800b8b4 <pbuf_ref>
      pcr->original = p;
 800e832:	697b      	ldr	r3, [r7, #20]
 800e834:	68fa      	ldr	r2, [r7, #12]
 800e836:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800e838:	697b      	ldr	r3, [r7, #20]
 800e83a:	4a36      	ldr	r2, [pc, #216]	; (800e914 <ip4_frag+0x238>)
 800e83c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800e83e:	6939      	ldr	r1, [r7, #16]
 800e840:	6a38      	ldr	r0, [r7, #32]
 800e842:	f7fd f859 	bl	800b8f8 <pbuf_cat>
      left_to_copy -= newpbuflen;
 800e846:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800e848:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800e84a:	1ad3      	subs	r3, r2, r3
 800e84c:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 800e84e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800e850:	2b00      	cmp	r3, #0
 800e852:	d004      	beq.n	800e85e <ip4_frag+0x182>
        poff = 0;
 800e854:	2300      	movs	r3, #0
 800e856:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800e85e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800e860:	2b00      	cmp	r3, #0
 800e862:	d1ac      	bne.n	800e7be <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 800e864:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e866:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800e868:	4413      	add	r3, r2
 800e86a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800e86c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800e86e:	68bb      	ldr	r3, [r7, #8]
 800e870:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e872:	3b14      	subs	r3, #20
 800e874:	429a      	cmp	r2, r3
 800e876:	bfd4      	ite	le
 800e878:	2301      	movle	r3, #1
 800e87a:	2300      	movgt	r3, #0
 800e87c:	b2db      	uxtb	r3, r3
 800e87e:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800e880:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e882:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e886:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 800e888:	69fb      	ldr	r3, [r7, #28]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d103      	bne.n	800e896 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 800e88e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e890:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e894:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800e896:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e898:	4618      	mov	r0, r3
 800e89a:	f7fb fd37 	bl	800a30c <lwip_htons>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	461a      	mov	r2, r3
 800e8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8a4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800e8a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e8a8:	3314      	adds	r3, #20
 800e8aa:	b29b      	uxth	r3, r3
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	f7fb fd2d 	bl	800a30c <lwip_htons>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	461a      	mov	r2, r3
 800e8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8b8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800e8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8bc:	2200      	movs	r2, #0
 800e8be:	729a      	strb	r2, [r3, #10]
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	695b      	ldr	r3, [r3, #20]
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	6a39      	ldr	r1, [r7, #32]
 800e8cc:	68b8      	ldr	r0, [r7, #8]
 800e8ce:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800e8d0:	6a38      	ldr	r0, [r7, #32]
 800e8d2:	f7fc ff43 	bl	800b75c <pbuf_free>
    left -= fragsize;
 800e8d6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800e8d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e8da:	1ad3      	subs	r3, r2, r3
 800e8dc:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 800e8de:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800e8e0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800e8e2:	4413      	add	r3, r2
 800e8e4:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 800e8e6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	f47f af3f 	bne.w	800e76c <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	e002      	b.n	800e8f8 <ip4_frag+0x21c>
      goto memerr;
 800e8f2:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800e8f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	3740      	adds	r7, #64	; 0x40
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}
 800e900:	0801261c 	.word	0x0801261c
 800e904:	080127a8 	.word	0x080127a8
 800e908:	08012664 	.word	0x08012664
 800e90c:	080127d0 	.word	0x080127d0
 800e910:	080127ec 	.word	0x080127ec
 800e914:	0800e675 	.word	0x0800e675

0800e918 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b086      	sub	sp, #24
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
 800e920:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 800e922:	230e      	movs	r3, #14
 800e924:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	895b      	ldrh	r3, [r3, #10]
 800e92a:	2b0e      	cmp	r3, #14
 800e92c:	d977      	bls.n	800ea1e <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	685b      	ldr	r3, [r3, #4]
 800e932:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800e934:	693b      	ldr	r3, [r7, #16]
 800e936:	7b1a      	ldrb	r2, [r3, #12]
 800e938:	7b5b      	ldrb	r3, [r3, #13]
 800e93a:	021b      	lsls	r3, r3, #8
 800e93c:	4313      	orrs	r3, r2
 800e93e:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800e940:	693b      	ldr	r3, [r7, #16]
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	f003 0301 	and.w	r3, r3, #1
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d023      	beq.n	800e994 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800e94c:	693b      	ldr	r3, [r7, #16]
 800e94e:	781b      	ldrb	r3, [r3, #0]
 800e950:	2b01      	cmp	r3, #1
 800e952:	d10f      	bne.n	800e974 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	785b      	ldrb	r3, [r3, #1]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d11b      	bne.n	800e994 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800e95c:	693b      	ldr	r3, [r7, #16]
 800e95e:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800e960:	2b5e      	cmp	r3, #94	; 0x5e
 800e962:	d117      	bne.n	800e994 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	7b5b      	ldrb	r3, [r3, #13]
 800e968:	f043 0310 	orr.w	r3, r3, #16
 800e96c:	b2da      	uxtb	r2, r3
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	735a      	strb	r2, [r3, #13]
 800e972:	e00f      	b.n	800e994 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	2206      	movs	r2, #6
 800e978:	4931      	ldr	r1, [pc, #196]	; (800ea40 <ethernet_input+0x128>)
 800e97a:	4618      	mov	r0, r3
 800e97c:	f001 fd02 	bl	8010384 <memcmp>
 800e980:	4603      	mov	r3, r0
 800e982:	2b00      	cmp	r3, #0
 800e984:	d106      	bne.n	800e994 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	7b5b      	ldrb	r3, [r3, #13]
 800e98a:	f043 0308 	orr.w	r3, r3, #8
 800e98e:	b2da      	uxtb	r2, r3
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800e994:	89fb      	ldrh	r3, [r7, #14]
 800e996:	2b08      	cmp	r3, #8
 800e998:	d003      	beq.n	800e9a2 <ethernet_input+0x8a>
 800e99a:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 800e99e:	d01e      	beq.n	800e9de <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800e9a0:	e046      	b.n	800ea30 <ethernet_input+0x118>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e9a8:	f003 0308 	and.w	r3, r3, #8
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d038      	beq.n	800ea22 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	895b      	ldrh	r3, [r3, #10]
 800e9b4:	461a      	mov	r2, r3
 800e9b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	db33      	blt.n	800ea26 <ethernet_input+0x10e>
 800e9be:	8afb      	ldrh	r3, [r7, #22]
 800e9c0:	425b      	negs	r3, r3
 800e9c2:	b29b      	uxth	r3, r3
 800e9c4:	b21b      	sxth	r3, r3
 800e9c6:	4619      	mov	r1, r3
 800e9c8:	6878      	ldr	r0, [r7, #4]
 800e9ca:	f7fc fea3 	bl	800b714 <pbuf_header>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d128      	bne.n	800ea26 <ethernet_input+0x10e>
        ip4_input(p, netif);
 800e9d4:	6839      	ldr	r1, [r7, #0]
 800e9d6:	6878      	ldr	r0, [r7, #4]
 800e9d8:	f7fe ff84 	bl	800d8e4 <ip4_input>
      break;
 800e9dc:	e01d      	b.n	800ea1a <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e9e4:	f003 0308 	and.w	r3, r3, #8
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d01e      	beq.n	800ea2a <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	895b      	ldrh	r3, [r3, #10]
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	db19      	blt.n	800ea2e <ethernet_input+0x116>
 800e9fa:	8afb      	ldrh	r3, [r7, #22]
 800e9fc:	425b      	negs	r3, r3
 800e9fe:	b29b      	uxth	r3, r3
 800ea00:	b21b      	sxth	r3, r3
 800ea02:	4619      	mov	r1, r3
 800ea04:	6878      	ldr	r0, [r7, #4]
 800ea06:	f7fc fe85 	bl	800b714 <pbuf_header>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d10e      	bne.n	800ea2e <ethernet_input+0x116>
        etharp_input(p, netif);
 800ea10:	6839      	ldr	r1, [r7, #0]
 800ea12:	6878      	ldr	r0, [r7, #4]
 800ea14:	f7fe f928 	bl	800cc68 <etharp_input>
      break;
 800ea18:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	e00c      	b.n	800ea38 <ethernet_input+0x120>
    goto free_and_return;
 800ea1e:	bf00      	nop
 800ea20:	e006      	b.n	800ea30 <ethernet_input+0x118>
        goto free_and_return;
 800ea22:	bf00      	nop
 800ea24:	e004      	b.n	800ea30 <ethernet_input+0x118>
        goto free_and_return;
 800ea26:	bf00      	nop
 800ea28:	e002      	b.n	800ea30 <ethernet_input+0x118>
        goto free_and_return;
 800ea2a:	bf00      	nop
 800ea2c:	e000      	b.n	800ea30 <ethernet_input+0x118>
        goto free_and_return;
 800ea2e:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800ea30:	6878      	ldr	r0, [r7, #4]
 800ea32:	f7fc fe93 	bl	800b75c <pbuf_free>
  return ERR_OK;
 800ea36:	2300      	movs	r3, #0
}
 800ea38:	4618      	mov	r0, r3
 800ea3a:	3718      	adds	r7, #24
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	080129c8 	.word	0x080129c8

0800ea44 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b086      	sub	sp, #24
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	60f8      	str	r0, [r7, #12]
 800ea4c:	60b9      	str	r1, [r7, #8]
 800ea4e:	607a      	str	r2, [r7, #4]
 800ea50:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800ea52:	8c3b      	ldrh	r3, [r7, #32]
 800ea54:	4618      	mov	r0, r3
 800ea56:	f7fb fc59 	bl	800a30c <lwip_htons>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800ea5e:	210e      	movs	r1, #14
 800ea60:	68b8      	ldr	r0, [r7, #8]
 800ea62:	f7fc fe57 	bl	800b714 <pbuf_header>
 800ea66:	4603      	mov	r3, r0
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d125      	bne.n	800eab8 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800ea6c:	68bb      	ldr	r3, [r7, #8]
 800ea6e:	685b      	ldr	r3, [r3, #4]
 800ea70:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	8afa      	ldrh	r2, [r7, #22]
 800ea76:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800ea78:	693b      	ldr	r3, [r7, #16]
 800ea7a:	2206      	movs	r2, #6
 800ea7c:	6839      	ldr	r1, [r7, #0]
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f001 fc8f 	bl	80103a2 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	3306      	adds	r3, #6
 800ea88:	2206      	movs	r2, #6
 800ea8a:	6879      	ldr	r1, [r7, #4]
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f001 fc88 	bl	80103a2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea98:	2b06      	cmp	r3, #6
 800ea9a:	d006      	beq.n	800eaaa <ethernet_output+0x66>
 800ea9c:	4b0a      	ldr	r3, [pc, #40]	; (800eac8 <ethernet_output+0x84>)
 800ea9e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800eaa2:	490a      	ldr	r1, [pc, #40]	; (800eacc <ethernet_output+0x88>)
 800eaa4:	480a      	ldr	r0, [pc, #40]	; (800ead0 <ethernet_output+0x8c>)
 800eaa6:	f001 fc8f 	bl	80103c8 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	699b      	ldr	r3, [r3, #24]
 800eaae:	68b9      	ldr	r1, [r7, #8]
 800eab0:	68f8      	ldr	r0, [r7, #12]
 800eab2:	4798      	blx	r3
 800eab4:	4603      	mov	r3, r0
 800eab6:	e002      	b.n	800eabe <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800eab8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800eaba:	f06f 0301 	mvn.w	r3, #1
}
 800eabe:	4618      	mov	r0, r3
 800eac0:	3718      	adds	r7, #24
 800eac2:	46bd      	mov	sp, r7
 800eac4:	bd80      	pop	{r7, pc}
 800eac6:	bf00      	nop
 800eac8:	0801280c 	.word	0x0801280c
 800eacc:	08012844 	.word	0x08012844
 800ead0:	08012878 	.word	0x08012878

0800ead4 <ethernet_link_status_updated>:
  * @brief  Notify the User about the nework interface config status 
  * @param  netif: the network interface
  * @retval None
  */
void ethernet_link_status_updated(struct netif *netif) 
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b082      	sub	sp, #8
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  if (netif_is_link_up(netif))
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800eae2:	089b      	lsrs	r3, r3, #2
 800eae4:	f003 0301 	and.w	r3, r3, #1
 800eae8:	b2db      	uxtb	r3, r3
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d006      	beq.n	800eafc <ethernet_link_status_updated+0x28>
#elif defined(USE_LCD)   
    uint8_t iptxt[20];
    sprintf((char *)iptxt, "%s", ip4addr_ntoa(netif_ip4_addr(netif)));
    LCD_UsrLog ("Static IP address: %s\n", iptxt);
#else
    BSP_LED_On(LED1);
 800eaee:	2000      	movs	r0, #0
 800eaf0:	f001 f8d4 	bl	800fc9c <BSP_LED_On>
    BSP_LED_Off(LED2);
 800eaf4:	2001      	movs	r0, #1
 800eaf6:	f001 f8eb 	bl	800fcd0 <BSP_LED_Off>
#else
    BSP_LED_Off(LED1);
    BSP_LED_On(LED2);
#endif /* LWIP_DHCP */
  } 
}
 800eafa:	e005      	b.n	800eb08 <ethernet_link_status_updated+0x34>
    BSP_LED_Off(LED1);
 800eafc:	2000      	movs	r0, #0
 800eafe:	f001 f8e7 	bl	800fcd0 <BSP_LED_Off>
    BSP_LED_On(LED2);
 800eb02:	2001      	movs	r0, #1
 800eb04:	f001 f8ca 	bl	800fc9c <BSP_LED_On>
}
 800eb08:	bf00      	nop
 800eb0a:	3708      	adds	r7, #8
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <Ethernet_Link_Periodic_Handle>:
  * @brief  Ethernet Link periodic check
  * @param  netif 
  * @retval None
  */
void Ethernet_Link_Periodic_Handle(struct netif *netif)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b082      	sub	sp, #8
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  /* Ethernet Link every 100ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 100)
 800eb18:	f7f1 ff9c 	bl	8000a54 <HAL_GetTick>
 800eb1c:	4602      	mov	r2, r0
 800eb1e:	4b08      	ldr	r3, [pc, #32]	; (800eb40 <Ethernet_Link_Periodic_Handle+0x30>)
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	1ad3      	subs	r3, r2, r3
 800eb24:	2b63      	cmp	r3, #99	; 0x63
 800eb26:	d907      	bls.n	800eb38 <Ethernet_Link_Periodic_Handle+0x28>
  {
    EthernetLinkTimer = HAL_GetTick();
 800eb28:	f7f1 ff94 	bl	8000a54 <HAL_GetTick>
 800eb2c:	4602      	mov	r2, r0
 800eb2e:	4b04      	ldr	r3, [pc, #16]	; (800eb40 <Ethernet_Link_Periodic_Handle+0x30>)
 800eb30:	601a      	str	r2, [r3, #0]
    ethernet_link_check_state(netif);
 800eb32:	6878      	ldr	r0, [r7, #4]
 800eb34:	f000 fb3c 	bl	800f1b0 <ethernet_link_check_state>
  }
}
 800eb38:	bf00      	nop
 800eb3a:	3708      	adds	r7, #8
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}
 800eb40:	2400367c 	.word	0x2400367c

0800eb44 <SCB_InvalidateDCache_by_Addr>:
{
 800eb44:	b480      	push	{r7}
 800eb46:	b087      	sub	sp, #28
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
 800eb4c:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 800eb4e:	683b      	ldr	r3, [r7, #0]
 800eb50:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800eb56:	2320      	movs	r3, #32
 800eb58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800eb5a:	f3bf 8f4f 	dsb	sy
    while (op_size > 0) {
 800eb5e:	e00b      	b.n	800eb78 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 800eb60:	4a0c      	ldr	r2, [pc, #48]	; (800eb94 <SCB_InvalidateDCache_by_Addr+0x50>)
 800eb62:	693b      	ldr	r3, [r7, #16]
 800eb64:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	693a      	ldr	r2, [r7, #16]
 800eb6c:	4413      	add	r3, r2
 800eb6e:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800eb70:	697a      	ldr	r2, [r7, #20]
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	1ad3      	subs	r3, r2, r3
 800eb76:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800eb78:	697b      	ldr	r3, [r7, #20]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	dcf0      	bgt.n	800eb60 <SCB_InvalidateDCache_by_Addr+0x1c>
 800eb7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800eb82:	f3bf 8f6f 	isb	sy
}
 800eb86:	bf00      	nop
 800eb88:	371c      	adds	r7, #28
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb90:	4770      	bx	lr
 800eb92:	bf00      	nop
 800eb94:	e000ed00 	.word	0xe000ed00

0800eb98 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b08e      	sub	sp, #56	; 0x38
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eba4:	2200      	movs	r2, #0
 800eba6:	601a      	str	r2, [r3, #0]
 800eba8:	605a      	str	r2, [r3, #4]
 800ebaa:	609a      	str	r2, [r3, #8]
 800ebac:	60da      	str	r2, [r3, #12]
 800ebae:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	4a61      	ldr	r2, [pc, #388]	; (800ed3c <HAL_ETH_MspInit+0x1a4>)
 800ebb6:	4293      	cmp	r3, r2
 800ebb8:	f040 80bb 	bne.w	800ed32 <HAL_ETH_MspInit+0x19a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800ebbc:	4b60      	ldr	r3, [pc, #384]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebbe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ebc2:	4a5f      	ldr	r2, [pc, #380]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ebc8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ebcc:	4b5c      	ldr	r3, [pc, #368]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ebd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ebd6:	623b      	str	r3, [r7, #32]
 800ebd8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800ebda:	4b59      	ldr	r3, [pc, #356]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebdc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ebe0:	4a57      	ldr	r2, [pc, #348]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebe2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ebe6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ebea:	4b55      	ldr	r3, [pc, #340]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ebf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ebf4:	61fb      	str	r3, [r7, #28]
 800ebf6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800ebf8:	4b51      	ldr	r3, [pc, #324]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ebfa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ebfe:	4a50      	ldr	r2, [pc, #320]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ec04:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ec08:	4b4d      	ldr	r3, [pc, #308]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ec0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ec12:	61bb      	str	r3, [r7, #24]
 800ec14:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ec16:	4b4a      	ldr	r3, [pc, #296]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec1c:	4a48      	ldr	r2, [pc, #288]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec1e:	f043 0304 	orr.w	r3, r3, #4
 800ec22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ec26:	4b46      	ldr	r3, [pc, #280]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec2c:	f003 0304 	and.w	r3, r3, #4
 800ec30:	617b      	str	r3, [r7, #20]
 800ec32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ec34:	4b42      	ldr	r3, [pc, #264]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec3a:	4a41      	ldr	r2, [pc, #260]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec3c:	f043 0301 	orr.w	r3, r3, #1
 800ec40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ec44:	4b3e      	ldr	r3, [pc, #248]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec4a:	f003 0301 	and.w	r3, r3, #1
 800ec4e:	613b      	str	r3, [r7, #16]
 800ec50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ec52:	4b3b      	ldr	r3, [pc, #236]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec58:	4a39      	ldr	r2, [pc, #228]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec5a:	f043 0302 	orr.w	r3, r3, #2
 800ec5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ec62:	4b37      	ldr	r3, [pc, #220]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec68:	f003 0302 	and.w	r3, r3, #2
 800ec6c:	60fb      	str	r3, [r7, #12]
 800ec6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ec70:	4b33      	ldr	r3, [pc, #204]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec76:	4a32      	ldr	r2, [pc, #200]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ec80:	4b2f      	ldr	r3, [pc, #188]	; (800ed40 <HAL_ETH_MspInit+0x1a8>)
 800ec82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec8a:	60bb      	str	r3, [r7, #8]
 800ec8c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800ec8e:	2332      	movs	r3, #50	; 0x32
 800ec90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec92:	2302      	movs	r3, #2
 800ec94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec96:	2300      	movs	r3, #0
 800ec98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ec9e:	230b      	movs	r3, #11
 800eca0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800eca2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eca6:	4619      	mov	r1, r3
 800eca8:	4826      	ldr	r0, [pc, #152]	; (800ed44 <HAL_ETH_MspInit+0x1ac>)
 800ecaa:	f7f4 f83b 	bl	8002d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800ecae:	2386      	movs	r3, #134	; 0x86
 800ecb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ecb2:	2302      	movs	r3, #2
 800ecb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ecbe:	230b      	movs	r3, #11
 800ecc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ecc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ecc6:	4619      	mov	r1, r3
 800ecc8:	481f      	ldr	r0, [pc, #124]	; (800ed48 <HAL_ETH_MspInit+0x1b0>)
 800ecca:	f7f4 f82b 	bl	8002d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800ecce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ecd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ecd4:	2302      	movs	r3, #2
 800ecd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ece0:	230b      	movs	r3, #11
 800ece2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800ece4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ece8:	4619      	mov	r1, r3
 800ecea:	4818      	ldr	r0, [pc, #96]	; (800ed4c <HAL_ETH_MspInit+0x1b4>)
 800ecec:	f7f4 f81a 	bl	8002d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800ecf0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800ecf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ecf6:	2302      	movs	r3, #2
 800ecf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ed02:	230b      	movs	r3, #11
 800ed04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800ed06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ed0a:	4619      	mov	r1, r3
 800ed0c:	4810      	ldr	r0, [pc, #64]	; (800ed50 <HAL_ETH_MspInit+0x1b8>)
 800ed0e:	f7f4 f809 	bl	8002d24 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800ed12:	2200      	movs	r2, #0
 800ed14:	2100      	movs	r1, #0
 800ed16:	203d      	movs	r0, #61	; 0x3d
 800ed18:	f7f1 ffe6 	bl	8000ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800ed1c:	203d      	movs	r0, #61	; 0x3d
 800ed1e:	f7f2 f80d 	bl	8000d3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 800ed22:	2200      	movs	r2, #0
 800ed24:	2100      	movs	r1, #0
 800ed26:	203e      	movs	r0, #62	; 0x3e
 800ed28:	f7f1 ffde 	bl	8000ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800ed2c:	203e      	movs	r0, #62	; 0x3e
 800ed2e:	f7f2 f805 	bl	8000d3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800ed32:	bf00      	nop
 800ed34:	3738      	adds	r7, #56	; 0x38
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bd80      	pop	{r7, pc}
 800ed3a:	bf00      	nop
 800ed3c:	40028000 	.word	0x40028000
 800ed40:	58024400 	.word	0x58024400
 800ed44:	58020800 	.word	0x58020800
 800ed48:	58020000 	.word	0x58020000
 800ed4c:	58020400 	.word	0x58020400
 800ed50:	58021800 	.word	0x58021800

0800ed54 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b086      	sub	sp, #24
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status;
  uint32_t idx = 0;
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	617b      	str	r3, [r7, #20]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ed60:	4b4a      	ldr	r3, [pc, #296]	; (800ee8c <low_level_init+0x138>)
 800ed62:	4a4b      	ldr	r2, [pc, #300]	; (800ee90 <low_level_init+0x13c>)
 800ed64:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800ed66:	2300      	movs	r3, #0
 800ed68:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 800ed6a:	2380      	movs	r3, #128	; 0x80
 800ed6c:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 800ed6e:	23e1      	movs	r3, #225	; 0xe1
 800ed70:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 800ed72:	2300      	movs	r3, #0
 800ed74:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 800ed76:	2300      	movs	r3, #0
 800ed78:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 800ed7e:	4a43      	ldr	r2, [pc, #268]	; (800ee8c <low_level_init+0x138>)
 800ed80:	f107 030c 	add.w	r3, r7, #12
 800ed84:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800ed86:	4b41      	ldr	r3, [pc, #260]	; (800ee8c <low_level_init+0x138>)
 800ed88:	2201      	movs	r2, #1
 800ed8a:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800ed8c:	4b3f      	ldr	r3, [pc, #252]	; (800ee8c <low_level_init+0x138>)
 800ed8e:	4a41      	ldr	r2, [pc, #260]	; (800ee94 <low_level_init+0x140>)
 800ed90:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800ed92:	4b3e      	ldr	r3, [pc, #248]	; (800ee8c <low_level_init+0x138>)
 800ed94:	4a40      	ldr	r2, [pc, #256]	; (800ee98 <low_level_init+0x144>)
 800ed96:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800ed98:	4b3c      	ldr	r3, [pc, #240]	; (800ee8c <low_level_init+0x138>)
 800ed9a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800ed9e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800eda0:	483a      	ldr	r0, [pc, #232]	; (800ee8c <low_level_init+0x138>)
 800eda2:	f7f2 f99b 	bl	80010dc <HAL_ETH_Init>
 800eda6:	4603      	mov	r3, r0
 800eda8:	74fb      	strb	r3, [r7, #19]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800edaa:	2234      	movs	r2, #52	; 0x34
 800edac:	2100      	movs	r1, #0
 800edae:	483b      	ldr	r0, [pc, #236]	; (800ee9c <low_level_init+0x148>)
 800edb0:	f001 fb02 	bl	80103b8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800edb4:	4b39      	ldr	r3, [pc, #228]	; (800ee9c <low_level_init+0x148>)
 800edb6:	2221      	movs	r2, #33	; 0x21
 800edb8:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800edba:	4b38      	ldr	r3, [pc, #224]	; (800ee9c <low_level_init+0x148>)
 800edbc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800edc0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800edc2:	4b36      	ldr	r3, [pc, #216]	; (800ee9c <low_level_init+0x148>)
 800edc4:	2200      	movs	r2, #0
 800edc6:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */
  
  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800edc8:	4835      	ldr	r0, [pc, #212]	; (800eea0 <low_level_init+0x14c>)
 800edca:	f7fb fe73 	bl	800aab4 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	2206      	movs	r2, #6
 800edd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800edd6:	4b2d      	ldr	r3, [pc, #180]	; (800ee8c <low_level_init+0x138>)
 800edd8:	685b      	ldr	r3, [r3, #4]
 800edda:	781a      	ldrb	r2, [r3, #0]
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ede2:	4b2a      	ldr	r3, [pc, #168]	; (800ee8c <low_level_init+0x138>)
 800ede4:	685b      	ldr	r3, [r3, #4]
 800ede6:	785a      	ldrb	r2, [r3, #1]
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800edee:	4b27      	ldr	r3, [pc, #156]	; (800ee8c <low_level_init+0x138>)
 800edf0:	685b      	ldr	r3, [r3, #4]
 800edf2:	789a      	ldrb	r2, [r3, #2]
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800edfa:	4b24      	ldr	r3, [pc, #144]	; (800ee8c <low_level_init+0x138>)
 800edfc:	685b      	ldr	r3, [r3, #4]
 800edfe:	78da      	ldrb	r2, [r3, #3]
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ee06:	4b21      	ldr	r3, [pc, #132]	; (800ee8c <low_level_init+0x138>)
 800ee08:	685b      	ldr	r3, [r3, #4]
 800ee0a:	791a      	ldrb	r2, [r3, #4]
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ee12:	4b1e      	ldr	r3, [pc, #120]	; (800ee8c <low_level_init+0x138>)
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	795a      	ldrb	r2, [r3, #5]
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  
  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800ee24:	84da      	strh	r2, [r3, #38]	; 0x26
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ee2c:	f043 030a 	orr.w	r3, r3, #10
 800ee30:	b2da      	uxtb	r2, r3
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800ee38:	2300      	movs	r3, #0
 800ee3a:	617b      	str	r3, [r7, #20]
 800ee3c:	e00e      	b.n	800ee5c <low_level_init+0x108>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800ee3e:	697a      	ldr	r2, [r7, #20]
 800ee40:	4613      	mov	r3, r2
 800ee42:	005b      	lsls	r3, r3, #1
 800ee44:	4413      	add	r3, r2
 800ee46:	025b      	lsls	r3, r3, #9
 800ee48:	4a16      	ldr	r2, [pc, #88]	; (800eea4 <low_level_init+0x150>)
 800ee4a:	441a      	add	r2, r3
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	6979      	ldr	r1, [r7, #20]
 800ee50:	480e      	ldr	r0, [pc, #56]	; (800ee8c <low_level_init+0x138>)
 800ee52:	f7f2 fa1d 	bl	8001290 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	3301      	adds	r3, #1
 800ee5a:	617b      	str	r3, [r7, #20]
 800ee5c:	697b      	ldr	r3, [r7, #20]
 800ee5e:	2b03      	cmp	r3, #3
 800ee60:	d9ed      	bls.n	800ee3e <low_level_init+0xea>
      
/* USER CODE BEGIN PHY_PRE_CONFIG */ 
    
/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800ee62:	4911      	ldr	r1, [pc, #68]	; (800eea8 <low_level_init+0x154>)
 800ee64:	4811      	ldr	r0, [pc, #68]	; (800eeac <low_level_init+0x158>)
 800ee66:	f7f1 fc13 	bl	8000690 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800ee6a:	4810      	ldr	r0, [pc, #64]	; (800eeac <low_level_init+0x158>)
 800ee6c:	f7f1 fc42 	bl	80006f4 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800ee70:	7cfb      	ldrb	r3, [r7, #19]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d103      	bne.n	800ee7e <low_level_init+0x12a>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f000 f99a 	bl	800f1b0 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800ee7c:	e001      	b.n	800ee82 <low_level_init+0x12e>
    Error_Handler();
 800ee7e:	f000 fdf1 	bl	800fa64 <Error_Handler>
}
 800ee82:	bf00      	nop
 800ee84:	3718      	adds	r7, #24
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}
 800ee8a:	bf00      	nop
 800ee8c:	2400376c 	.word	0x2400376c
 800ee90:	40028000 	.word	0x40028000
 800ee94:	30040060 	.word	0x30040060
 800ee98:	30040000 	.word	0x30040000
 800ee9c:	240037dc 	.word	0x240037dc
 800eea0:	080129d8 	.word	0x080129d8
 800eea4:	30040200 	.word	0x30040200
 800eea8:	24000008 	.word	0x24000008
 800eeac:	2400374c 	.word	0x2400374c

0800eeb0 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b092      	sub	sp, #72	; 0x48
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	6039      	str	r1, [r7, #0]
  uint32_t i=0, framelen = 0;
 800eeba:	2300      	movs	r3, #0
 800eebc:	647b      	str	r3, [r7, #68]	; 0x44
 800eebe:	2300      	movs	r3, #0
 800eec0:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf *q;
  err_t errval = ERR_OK;
 800eec2:	2300      	movs	r3, #0
 800eec4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];
  
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800eec8:	f107 0308 	add.w	r3, r7, #8
 800eecc:	2230      	movs	r2, #48	; 0x30
 800eece:	2100      	movs	r1, #0
 800eed0:	4618      	mov	r0, r3
 800eed2:	f001 fa71 	bl	80103b8 <memset>
  
  for(q = p; q != NULL; q = q->next)
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eeda:	e04f      	b.n	800ef7c <low_level_output+0xcc>
  {
    if(i >= ETH_TX_DESC_CNT)	
 800eedc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eede:	2b03      	cmp	r3, #3
 800eee0:	d902      	bls.n	800eee8 <low_level_output+0x38>
      return ERR_IF;
 800eee2:	f06f 030b 	mvn.w	r3, #11
 800eee6:	e05a      	b.n	800ef9e <low_level_output+0xee>
    
    Txbuffer[i].buffer = q->payload;
 800eee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eeea:	6859      	ldr	r1, [r3, #4]
 800eeec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eeee:	4613      	mov	r3, r2
 800eef0:	005b      	lsls	r3, r3, #1
 800eef2:	4413      	add	r3, r2
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800eefa:	4413      	add	r3, r2
 800eefc:	3b40      	subs	r3, #64	; 0x40
 800eefe:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800ef00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef02:	895b      	ldrh	r3, [r3, #10]
 800ef04:	4619      	mov	r1, r3
 800ef06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef08:	4613      	mov	r3, r2
 800ef0a:	005b      	lsls	r3, r3, #1
 800ef0c:	4413      	add	r3, r2
 800ef0e:	009b      	lsls	r3, r3, #2
 800ef10:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ef14:	4413      	add	r3, r2
 800ef16:	3b3c      	subs	r3, #60	; 0x3c
 800ef18:	6019      	str	r1, [r3, #0]
    framelen += q->len;
 800ef1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef1c:	895b      	ldrh	r3, [r3, #10]
 800ef1e:	461a      	mov	r2, r3
 800ef20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef22:	4413      	add	r3, r2
 800ef24:	643b      	str	r3, [r7, #64]	; 0x40
    
    if(i>0)
 800ef26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d012      	beq.n	800ef52 <low_level_output+0xa2>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800ef2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef2e:	1e5a      	subs	r2, r3, #1
 800ef30:	f107 0008 	add.w	r0, r7, #8
 800ef34:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef36:	460b      	mov	r3, r1
 800ef38:	005b      	lsls	r3, r3, #1
 800ef3a:	440b      	add	r3, r1
 800ef3c:	009b      	lsls	r3, r3, #2
 800ef3e:	18c1      	adds	r1, r0, r3
 800ef40:	4613      	mov	r3, r2
 800ef42:	005b      	lsls	r3, r3, #1
 800ef44:	4413      	add	r3, r2
 800ef46:	009b      	lsls	r3, r3, #2
 800ef48:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ef4c:	4413      	add	r3, r2
 800ef4e:	3b38      	subs	r3, #56	; 0x38
 800ef50:	6019      	str	r1, [r3, #0]
    }
    
    if(q->next == NULL)
 800ef52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d10a      	bne.n	800ef70 <low_level_output+0xc0>
    {
      Txbuffer[i].next = NULL;
 800ef5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef5c:	4613      	mov	r3, r2
 800ef5e:	005b      	lsls	r3, r3, #1
 800ef60:	4413      	add	r3, r2
 800ef62:	009b      	lsls	r3, r3, #2
 800ef64:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ef68:	4413      	add	r3, r2
 800ef6a:	3b38      	subs	r3, #56	; 0x38
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	601a      	str	r2, [r3, #0]
    }
    
    i++;
 800ef70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef72:	3301      	adds	r3, #1
 800ef74:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800ef76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d1ac      	bne.n	800eedc <low_level_output+0x2c>
  }

  TxConfig.Length = framelen;
 800ef82:	4a09      	ldr	r2, [pc, #36]	; (800efa8 <low_level_output+0xf8>)
 800ef84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef86:	6053      	str	r3, [r2, #4]
  TxConfig.TxBuffer = Txbuffer;
 800ef88:	4a07      	ldr	r2, [pc, #28]	; (800efa8 <low_level_output+0xf8>)
 800ef8a:	f107 0308 	add.w	r3, r7, #8
 800ef8e:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800ef90:	2214      	movs	r2, #20
 800ef92:	4905      	ldr	r1, [pc, #20]	; (800efa8 <low_level_output+0xf8>)
 800ef94:	4805      	ldr	r0, [pc, #20]	; (800efac <low_level_output+0xfc>)
 800ef96:	f7f2 fa68 	bl	800146a <HAL_ETH_Transmit>
  
  return errval;
 800ef9a:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3748      	adds	r7, #72	; 0x48
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	240037dc 	.word	0x240037dc
 800efac:	2400376c 	.word	0x2400376c

0800efb0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b08a      	sub	sp, #40	; 0x28
 800efb4:	af02      	add	r7, sp, #8
 800efb6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800efb8:	2300      	movs	r3, #0
 800efba:	61fb      	str	r3, [r7, #28]
  ETH_BufferTypeDef RxBuff;
  uint32_t framelength = 0;
 800efbc:	2300      	movs	r3, #0
 800efbe:	60bb      	str	r3, [r7, #8]
  struct pbuf_custom* custom_pbuf;
  
  
  if (HAL_ETH_IsRxDataAvailable(&heth))
 800efc0:	481a      	ldr	r0, [pc, #104]	; (800f02c <low_level_input+0x7c>)
 800efc2:	f7f2 fade 	bl	8001582 <HAL_ETH_IsRxDataAvailable>
 800efc6:	4603      	mov	r3, r0
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d02a      	beq.n	800f022 <low_level_input+0x72>
  {
    HAL_ETH_GetRxDataBuffer(&heth, &RxBuff);
 800efcc:	f107 030c 	add.w	r3, r7, #12
 800efd0:	4619      	mov	r1, r3
 800efd2:	4816      	ldr	r0, [pc, #88]	; (800f02c <low_level_input+0x7c>)
 800efd4:	f7f2 fbb3 	bl	800173e <HAL_ETH_GetRxDataBuffer>
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800efd8:	f107 0308 	add.w	r3, r7, #8
 800efdc:	4619      	mov	r1, r3
 800efde:	4813      	ldr	r0, [pc, #76]	; (800f02c <low_level_input+0x7c>)
 800efe0:	f7f2 fc4b 	bl	800187a <HAL_ETH_GetRxDataLength>
    
    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 800efe4:	4811      	ldr	r0, [pc, #68]	; (800f02c <low_level_input+0x7c>)
 800efe6:	f7f2 fc7b 	bl	80018e0 <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff.buffer, framelength);
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	68ba      	ldr	r2, [r7, #8]
 800efee:	4611      	mov	r1, r2
 800eff0:	4618      	mov	r0, r3
 800eff2:	f7ff fda7 	bl	800eb44 <SCB_InvalidateDCache_by_Addr>
#endif
    
    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800eff6:	480e      	ldr	r0, [pc, #56]	; (800f030 <low_level_input+0x80>)
 800eff8:	f7fb fdd0 	bl	800ab9c <memp_malloc_pool>
 800effc:	61b8      	str	r0, [r7, #24]
    custom_pbuf->custom_free_function = pbuf_free_custom;
 800effe:	69bb      	ldr	r3, [r7, #24]
 800f000:	4a0c      	ldr	r2, [pc, #48]	; (800f034 <low_level_input+0x84>)
 800f002:	611a      	str	r2, [r3, #16]
    
    p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff.buffer, ETH_RX_BUFFER_SIZE);
 800f004:	68bb      	ldr	r3, [r7, #8]
 800f006:	b299      	uxth	r1, r3
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f00e:	9201      	str	r2, [sp, #4]
 800f010:	9300      	str	r3, [sp, #0]
 800f012:	69bb      	ldr	r3, [r7, #24]
 800f014:	2202      	movs	r2, #2
 800f016:	2004      	movs	r0, #4
 800f018:	f7fc f9c2 	bl	800b3a0 <pbuf_alloced_custom>
 800f01c:	61f8      	str	r0, [r7, #28]
    
    return p;
 800f01e:	69fb      	ldr	r3, [r7, #28]
 800f020:	e000      	b.n	800f024 <low_level_input+0x74>
  }
  else
  {
    return NULL;
 800f022:	2300      	movs	r3, #0
  }
}
 800f024:	4618      	mov	r0, r3
 800f026:	3720      	adds	r7, #32
 800f028:	46bd      	mov	sp, r7
 800f02a:	bd80      	pop	{r7, pc}
 800f02c:	2400376c 	.word	0x2400376c
 800f030:	080129d8 	.word	0x080129d8
 800f034:	0800f0d5 	.word	0x0800f0d5

0800f038 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800f040:	6878      	ldr	r0, [r7, #4]
 800f042:	f7ff ffb5 	bl	800efb0 <low_level_input>
 800f046:	60f8      	str	r0, [r7, #12]
    
  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d010      	beq.n	800f070 <ethernetif_input+0x38>
    
  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	691b      	ldr	r3, [r3, #16]
 800f052:	6879      	ldr	r1, [r7, #4]
 800f054:	68f8      	ldr	r0, [r7, #12]
 800f056:	4798      	blx	r3
 800f058:	4603      	mov	r3, r0
 800f05a:	72fb      	strb	r3, [r7, #11]
    
  if (err != ERR_OK)
 800f05c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d006      	beq.n	800f072 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800f064:	68f8      	ldr	r0, [r7, #12]
 800f066:	f7fc fb79 	bl	800b75c <pbuf_free>
    p = NULL;    
 800f06a:	2300      	movs	r3, #0
 800f06c:	60fb      	str	r3, [r7, #12]
 800f06e:	e000      	b.n	800f072 <ethernetif_input+0x3a>
  if (p == NULL) return;
 800f070:	bf00      	nop
  }
  
}
 800f072:	3710      	adds	r7, #16
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}

0800f078 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b082      	sub	sp, #8
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d106      	bne.n	800f094 <ethernetif_init+0x1c>
 800f086:	4b0e      	ldr	r3, [pc, #56]	; (800f0c0 <ethernetif_init+0x48>)
 800f088:	f44f 72fd 	mov.w	r2, #506	; 0x1fa
 800f08c:	490d      	ldr	r1, [pc, #52]	; (800f0c4 <ethernetif_init+0x4c>)
 800f08e:	480e      	ldr	r0, [pc, #56]	; (800f0c8 <ethernetif_init+0x50>)
 800f090:	f001 f99a 	bl	80103c8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2273      	movs	r2, #115	; 0x73
 800f098:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	2274      	movs	r2, #116	; 0x74
 800f0a0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	4a09      	ldr	r2, [pc, #36]	; (800f0cc <ethernetif_init+0x54>)
 800f0a8:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	4a08      	ldr	r2, [pc, #32]	; (800f0d0 <ethernetif_init+0x58>)
 800f0ae:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f0b0:	6878      	ldr	r0, [r7, #4]
 800f0b2:	f7ff fe4f 	bl	800ed54 <low_level_init>

  return ERR_OK;
 800f0b6:	2300      	movs	r3, #0
}
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	3708      	adds	r7, #8
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	bd80      	pop	{r7, pc}
 800f0c0:	080128b8 	.word	0x080128b8
 800f0c4:	080128cc 	.word	0x080128cc
 800f0c8:	080128dc 	.word	0x080128dc
 800f0cc:	0800ceb1 	.word	0x0800ceb1
 800f0d0:	0800eeb1 	.word	0x0800eeb1

0800f0d4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b084      	sub	sp, #16
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	60fb      	str	r3, [r7, #12]
  
#if !defined(DUAL_CORE) || defined(CORE_CM7)
  /* Invalidate data cache: lwIP and/or application may have written into buffer */
  SCB_InvalidateDCache_by_Addr((uint32_t *)p->payload, p->tot_len);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	685a      	ldr	r2, [r3, #4]
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	891b      	ldrh	r3, [r3, #8]
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	4610      	mov	r0, r2
 800f0ec:	f7ff fd2a 	bl	800eb44 <SCB_InvalidateDCache_by_Addr>
#endif
  
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800f0f0:	68f9      	ldr	r1, [r7, #12]
 800f0f2:	4803      	ldr	r0, [pc, #12]	; (800f100 <pbuf_free_custom+0x2c>)
 800f0f4:	f7fb fdc0 	bl	800ac78 <memp_free_pool>
}
 800f0f8:	bf00      	nop
 800f0fa:	3710      	adds	r7, #16
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	080129d8 	.word	0x080129d8

0800f104 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f108:	f7f1 fca4 	bl	8000a54 <HAL_GetTick>
 800f10c:	4603      	mov	r3, r0
}
 800f10e:	4618      	mov	r0, r3
 800f110:	bd80      	pop	{r7, pc}
	...

0800f114 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{  
 800f114:	b580      	push	{r7, lr}
 800f116:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here 
  */
  
  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800f118:	4802      	ldr	r0, [pc, #8]	; (800f124 <ETH_PHY_IO_Init+0x10>)
 800f11a:	f7f3 f81b 	bl	8002154 <HAL_ETH_SetMDIOClockRange>
  
  return 0;
 800f11e:	2300      	movs	r3, #0
}
 800f120:	4618      	mov	r0, r3
 800f122:	bd80      	pop	{r7, pc}
 800f124:	2400376c 	.word	0x2400376c

0800f128 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800f128:	b480      	push	{r7}
 800f12a:	af00      	add	r7, sp, #0
  return 0;
 800f12c:	2300      	movs	r3, #0
}
 800f12e:	4618      	mov	r0, r3
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr

0800f138 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b084      	sub	sp, #16
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	60f8      	str	r0, [r7, #12]
 800f140:	60b9      	str	r1, [r7, #8]
 800f142:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	68ba      	ldr	r2, [r7, #8]
 800f148:	68f9      	ldr	r1, [r7, #12]
 800f14a:	4807      	ldr	r0, [pc, #28]	; (800f168 <ETH_PHY_IO_ReadReg+0x30>)
 800f14c:	f7f2 fd6c 	bl	8001c28 <HAL_ETH_ReadPHYRegister>
 800f150:	4603      	mov	r3, r0
 800f152:	2b00      	cmp	r3, #0
 800f154:	d002      	beq.n	800f15c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800f156:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f15a:	e000      	b.n	800f15e <ETH_PHY_IO_ReadReg+0x26>
  }
  
  return 0;
 800f15c:	2300      	movs	r3, #0
}
 800f15e:	4618      	mov	r0, r3
 800f160:	3710      	adds	r7, #16
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}
 800f166:	bf00      	nop
 800f168:	2400376c 	.word	0x2400376c

0800f16c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b084      	sub	sp, #16
 800f170:	af00      	add	r7, sp, #0
 800f172:	60f8      	str	r0, [r7, #12]
 800f174:	60b9      	str	r1, [r7, #8]
 800f176:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	68ba      	ldr	r2, [r7, #8]
 800f17c:	68f9      	ldr	r1, [r7, #12]
 800f17e:	4807      	ldr	r0, [pc, #28]	; (800f19c <ETH_PHY_IO_WriteReg+0x30>)
 800f180:	f7f2 fda6 	bl	8001cd0 <HAL_ETH_WritePHYRegister>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d002      	beq.n	800f190 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800f18a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f18e:	e000      	b.n	800f192 <ETH_PHY_IO_WriteReg+0x26>
  }
  
  return 0;
 800f190:	2300      	movs	r3, #0
}
 800f192:	4618      	mov	r0, r3
 800f194:	3710      	adds	r7, #16
 800f196:	46bd      	mov	sp, r7
 800f198:	bd80      	pop	{r7, pc}
 800f19a:	bf00      	nop
 800f19c:	2400376c 	.word	0x2400376c

0800f1a0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800f1a0:	b580      	push	{r7, lr}
 800f1a2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f1a4:	f7f1 fc56 	bl	8000a54 <HAL_GetTick>
 800f1a8:	4603      	mov	r3, r0
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	bd80      	pop	{r7, pc}
	...

0800f1b0 <ethernet_link_check_state>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @param  argument: netif
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b0a0      	sub	sp, #128	; 0x80
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  uint32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f1bc:	2300      	movs	r3, #0
 800f1be:	67bb      	str	r3, [r7, #120]	; 0x78
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	677b      	str	r3, [r7, #116]	; 0x74
  
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800f1c4:	483a      	ldr	r0, [pc, #232]	; (800f2b0 <ethernet_link_check_state+0x100>)
 800f1c6:	f7f1 fb3c 	bl	8000842 <LAN8742_GetLinkState>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	673b      	str	r3, [r7, #112]	; 0x70
  
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f1d4:	089b      	lsrs	r3, r3, #2
 800f1d6:	f003 0301 	and.w	r3, r3, #1
 800f1da:	b2db      	uxtb	r3, r3
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d00c      	beq.n	800f1fa <ethernet_link_check_state+0x4a>
 800f1e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f1e2:	2b01      	cmp	r3, #1
 800f1e4:	d809      	bhi.n	800f1fa <ethernet_link_check_state+0x4a>
  {
    HAL_ETH_Stop(&heth);
 800f1e6:	4833      	ldr	r0, [pc, #204]	; (800f2b4 <ethernet_link_check_state+0x104>)
 800f1e8:	f7f2 f8ef 	bl	80013ca <HAL_ETH_Stop>
    netif_set_down(netif);
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	f7fb fec9 	bl	800af84 <netif_set_down>
    netif_set_link_down(netif);
 800f1f2:	6878      	ldr	r0, [r7, #4]
 800f1f4:	f7fb ff13 	bl	800b01e <netif_set_link_down>
 800f1f8:	e04c      	b.n	800f294 <ethernet_link_check_state+0xe4>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f200:	f003 0304 	and.w	r3, r3, #4
 800f204:	2b00      	cmp	r3, #0
 800f206:	d145      	bne.n	800f294 <ethernet_link_check_state+0xe4>
 800f208:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f20a:	2b01      	cmp	r3, #1
 800f20c:	d942      	bls.n	800f294 <ethernet_link_check_state+0xe4>
  {
    switch (PHYLinkState)
 800f20e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f210:	3b02      	subs	r3, #2
 800f212:	2b03      	cmp	r3, #3
 800f214:	d82a      	bhi.n	800f26c <ethernet_link_check_state+0xbc>
 800f216:	a201      	add	r2, pc, #4	; (adr r2, 800f21c <ethernet_link_check_state+0x6c>)
 800f218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f21c:	0800f22d 	.word	0x0800f22d
 800f220:	0800f23f 	.word	0x0800f23f
 800f224:	0800f24f 	.word	0x0800f24f
 800f228:	0800f25f 	.word	0x0800f25f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800f22c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f230:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800f232:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f236:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f238:	2301      	movs	r3, #1
 800f23a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f23c:	e017      	b.n	800f26e <ethernet_link_check_state+0xbe>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800f23e:	2300      	movs	r3, #0
 800f240:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800f242:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f246:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f248:	2301      	movs	r3, #1
 800f24a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f24c:	e00f      	b.n	800f26e <ethernet_link_check_state+0xbe>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800f24e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f252:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800f254:	2300      	movs	r3, #0
 800f256:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f258:	2301      	movs	r3, #1
 800f25a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f25c:	e007      	b.n	800f26e <ethernet_link_check_state+0xbe>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800f25e:	2300      	movs	r3, #0
 800f260:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800f262:	2300      	movs	r3, #0
 800f264:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f266:	2301      	movs	r3, #1
 800f268:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f26a:	e000      	b.n	800f26e <ethernet_link_check_state+0xbe>
    default:
      break;      
 800f26c:	bf00      	nop
    }
    
    if(linkchanged)
 800f26e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f270:	2b00      	cmp	r3, #0
 800f272:	d00f      	beq.n	800f294 <ethernet_link_check_state+0xe4>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf); 
 800f274:	f107 030c 	add.w	r3, r7, #12
 800f278:	4619      	mov	r1, r3
 800f27a:	480e      	ldr	r0, [pc, #56]	; (800f2b4 <ethernet_link_check_state+0x104>)
 800f27c:	f7f2 fd7c 	bl	8001d78 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800f280:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f282:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800f284:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f286:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800f288:	f107 030c 	add.w	r3, r7, #12
 800f28c:	4619      	mov	r1, r3
 800f28e:	4809      	ldr	r0, [pc, #36]	; (800f2b4 <ethernet_link_check_state+0x104>)
 800f290:	f7f2 ff46 	bl	8002120 <HAL_ETH_SetMACConfig>
    }
  }
  HAL_ETH_Start(&heth);
 800f294:	4807      	ldr	r0, [pc, #28]	; (800f2b4 <ethernet_link_check_state+0x104>)
 800f296:	f7f2 f83c 	bl	8001312 <HAL_ETH_Start>
  netif_set_up(netif);
 800f29a:	6878      	ldr	r0, [r7, #4]
 800f29c:	f7fb fe2e 	bl	800aefc <netif_set_up>
  netif_set_link_up(netif);
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f7fb fe91 	bl	800afc8 <netif_set_link_up>

/* USER CODE BEGIN ETH link code for User BSP */ 
    
/* USER CODE END ETH link code for User BSP */

}
 800f2a6:	bf00      	nop
 800f2a8:	3780      	adds	r7, #128	; 0x80
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	2400374c 	.word	0x2400374c
 800f2b4:	2400376c 	.word	0x2400376c

0800f2b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b08c      	sub	sp, #48	; 0x30
 800f2bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f2be:	f107 031c 	add.w	r3, r7, #28
 800f2c2:	2200      	movs	r2, #0
 800f2c4:	601a      	str	r2, [r3, #0]
 800f2c6:	605a      	str	r2, [r3, #4]
 800f2c8:	609a      	str	r2, [r3, #8]
 800f2ca:	60da      	str	r2, [r3, #12]
 800f2cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800f2ce:	4b53      	ldr	r3, [pc, #332]	; (800f41c <MX_GPIO_Init+0x164>)
 800f2d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f2d4:	4a51      	ldr	r2, [pc, #324]	; (800f41c <MX_GPIO_Init+0x164>)
 800f2d6:	f043 0304 	orr.w	r3, r3, #4
 800f2da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f2de:	4b4f      	ldr	r3, [pc, #316]	; (800f41c <MX_GPIO_Init+0x164>)
 800f2e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f2e4:	f003 0304 	and.w	r3, r3, #4
 800f2e8:	61bb      	str	r3, [r7, #24]
 800f2ea:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800f2ec:	4b4b      	ldr	r3, [pc, #300]	; (800f41c <MX_GPIO_Init+0x164>)
 800f2ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f2f2:	4a4a      	ldr	r2, [pc, #296]	; (800f41c <MX_GPIO_Init+0x164>)
 800f2f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f2fc:	4b47      	ldr	r3, [pc, #284]	; (800f41c <MX_GPIO_Init+0x164>)
 800f2fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f306:	617b      	str	r3, [r7, #20]
 800f308:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f30a:	4b44      	ldr	r3, [pc, #272]	; (800f41c <MX_GPIO_Init+0x164>)
 800f30c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f310:	4a42      	ldr	r2, [pc, #264]	; (800f41c <MX_GPIO_Init+0x164>)
 800f312:	f043 0301 	orr.w	r3, r3, #1
 800f316:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f31a:	4b40      	ldr	r3, [pc, #256]	; (800f41c <MX_GPIO_Init+0x164>)
 800f31c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f320:	f003 0301 	and.w	r3, r3, #1
 800f324:	613b      	str	r3, [r7, #16]
 800f326:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f328:	4b3c      	ldr	r3, [pc, #240]	; (800f41c <MX_GPIO_Init+0x164>)
 800f32a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f32e:	4a3b      	ldr	r2, [pc, #236]	; (800f41c <MX_GPIO_Init+0x164>)
 800f330:	f043 0302 	orr.w	r3, r3, #2
 800f334:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f338:	4b38      	ldr	r3, [pc, #224]	; (800f41c <MX_GPIO_Init+0x164>)
 800f33a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f33e:	f003 0302 	and.w	r3, r3, #2
 800f342:	60fb      	str	r3, [r7, #12]
 800f344:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800f346:	4b35      	ldr	r3, [pc, #212]	; (800f41c <MX_GPIO_Init+0x164>)
 800f348:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f34c:	4a33      	ldr	r2, [pc, #204]	; (800f41c <MX_GPIO_Init+0x164>)
 800f34e:	f043 0308 	orr.w	r3, r3, #8
 800f352:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f356:	4b31      	ldr	r3, [pc, #196]	; (800f41c <MX_GPIO_Init+0x164>)
 800f358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f35c:	f003 0308 	and.w	r3, r3, #8
 800f360:	60bb      	str	r3, [r7, #8]
 800f362:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800f364:	4b2d      	ldr	r3, [pc, #180]	; (800f41c <MX_GPIO_Init+0x164>)
 800f366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f36a:	4a2c      	ldr	r2, [pc, #176]	; (800f41c <MX_GPIO_Init+0x164>)
 800f36c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f370:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f374:	4b29      	ldr	r3, [pc, #164]	; (800f41c <MX_GPIO_Init+0x164>)
 800f376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f37a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f37e:	607b      	str	r3, [r7, #4]
 800f380:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800f382:	2200      	movs	r2, #0
 800f384:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800f388:	4825      	ldr	r0, [pc, #148]	; (800f420 <MX_GPIO_Init+0x168>)
 800f38a:	f7f3 ff7b 	bl	8003284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800f38e:	2200      	movs	r2, #0
 800f390:	2140      	movs	r1, #64	; 0x40
 800f392:	4824      	ldr	r0, [pc, #144]	; (800f424 <MX_GPIO_Init+0x16c>)
 800f394:	f7f3 ff76 	bl	8003284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800f398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f39c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800f39e:	4b22      	ldr	r3, [pc, #136]	; (800f428 <MX_GPIO_Init+0x170>)
 800f3a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800f3a6:	f107 031c 	add.w	r3, r7, #28
 800f3aa:	4619      	mov	r1, r3
 800f3ac:	481f      	ldr	r0, [pc, #124]	; (800f42c <MX_GPIO_Init+0x174>)
 800f3ae:	f7f3 fcb9 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800f3b2:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800f3b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3bc:	2300      	movs	r3, #0
 800f3be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f3c4:	f107 031c 	add.w	r3, r7, #28
 800f3c8:	4619      	mov	r1, r3
 800f3ca:	4815      	ldr	r0, [pc, #84]	; (800f420 <MX_GPIO_Init+0x168>)
 800f3cc:	f7f3 fcaa 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800f3d0:	2340      	movs	r3, #64	; 0x40
 800f3d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3d8:	2300      	movs	r3, #0
 800f3da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f3dc:	2300      	movs	r3, #0
 800f3de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800f3e0:	f107 031c 	add.w	r3, r7, #28
 800f3e4:	4619      	mov	r1, r3
 800f3e6:	480f      	ldr	r0, [pc, #60]	; (800f424 <MX_GPIO_Init+0x16c>)
 800f3e8:	f7f3 fc9c 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800f3ec:	2380      	movs	r3, #128	; 0x80
 800f3ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800f3f8:	f107 031c 	add.w	r3, r7, #28
 800f3fc:	4619      	mov	r1, r3
 800f3fe:	4809      	ldr	r0, [pc, #36]	; (800f424 <MX_GPIO_Init+0x16c>)
 800f400:	f7f3 fc90 	bl	8002d24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800f404:	2200      	movs	r2, #0
 800f406:	2100      	movs	r1, #0
 800f408:	2028      	movs	r0, #40	; 0x28
 800f40a:	f7f1 fc6d 	bl	8000ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800f40e:	2028      	movs	r0, #40	; 0x28
 800f410:	f7f1 fc94 	bl	8000d3c <HAL_NVIC_EnableIRQ>

}
 800f414:	bf00      	nop
 800f416:	3730      	adds	r7, #48	; 0x30
 800f418:	46bd      	mov	sp, r7
 800f41a:	bd80      	pop	{r7, pc}
 800f41c:	58024400 	.word	0x58024400
 800f420:	58020400 	.word	0x58020400
 800f424:	58021800 	.word	0x58021800
 800f428:	11110000 	.word	0x11110000
 800f42c:	58020800 	.word	0x58020800

0800f430 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b084      	sub	sp, #16
 800f434:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800f436:	4b8b      	ldr	r3, [pc, #556]	; (800f664 <MX_LWIP_Init+0x234>)
 800f438:	22c0      	movs	r2, #192	; 0xc0
 800f43a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800f43c:	4b89      	ldr	r3, [pc, #548]	; (800f664 <MX_LWIP_Init+0x234>)
 800f43e:	22a8      	movs	r2, #168	; 0xa8
 800f440:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800f442:	4b88      	ldr	r3, [pc, #544]	; (800f664 <MX_LWIP_Init+0x234>)
 800f444:	2200      	movs	r2, #0
 800f446:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800f448:	4b86      	ldr	r3, [pc, #536]	; (800f664 <MX_LWIP_Init+0x234>)
 800f44a:	220a      	movs	r2, #10
 800f44c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800f44e:	4b86      	ldr	r3, [pc, #536]	; (800f668 <MX_LWIP_Init+0x238>)
 800f450:	22ff      	movs	r2, #255	; 0xff
 800f452:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800f454:	4b84      	ldr	r3, [pc, #528]	; (800f668 <MX_LWIP_Init+0x238>)
 800f456:	22ff      	movs	r2, #255	; 0xff
 800f458:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800f45a:	4b83      	ldr	r3, [pc, #524]	; (800f668 <MX_LWIP_Init+0x238>)
 800f45c:	22ff      	movs	r2, #255	; 0xff
 800f45e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800f460:	4b81      	ldr	r3, [pc, #516]	; (800f668 <MX_LWIP_Init+0x238>)
 800f462:	2200      	movs	r2, #0
 800f464:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800f466:	4b81      	ldr	r3, [pc, #516]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f468:	2200      	movs	r2, #0
 800f46a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800f46c:	4b7f      	ldr	r3, [pc, #508]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f46e:	2200      	movs	r2, #0
 800f470:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800f472:	4b7e      	ldr	r3, [pc, #504]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f474:	2200      	movs	r2, #0
 800f476:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800f478:	4b7c      	ldr	r3, [pc, #496]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f47a:	2200      	movs	r2, #0
 800f47c:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800f47e:	f7fb f80c 	bl	800a49a <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800f482:	4b78      	ldr	r3, [pc, #480]	; (800f664 <MX_LWIP_Init+0x234>)
 800f484:	781b      	ldrb	r3, [r3, #0]
 800f486:	061a      	lsls	r2, r3, #24
 800f488:	4b76      	ldr	r3, [pc, #472]	; (800f664 <MX_LWIP_Init+0x234>)
 800f48a:	785b      	ldrb	r3, [r3, #1]
 800f48c:	041b      	lsls	r3, r3, #16
 800f48e:	431a      	orrs	r2, r3
 800f490:	4b74      	ldr	r3, [pc, #464]	; (800f664 <MX_LWIP_Init+0x234>)
 800f492:	789b      	ldrb	r3, [r3, #2]
 800f494:	021b      	lsls	r3, r3, #8
 800f496:	4313      	orrs	r3, r2
 800f498:	4a72      	ldr	r2, [pc, #456]	; (800f664 <MX_LWIP_Init+0x234>)
 800f49a:	78d2      	ldrb	r2, [r2, #3]
 800f49c:	4313      	orrs	r3, r2
 800f49e:	061a      	lsls	r2, r3, #24
 800f4a0:	4b70      	ldr	r3, [pc, #448]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4a2:	781b      	ldrb	r3, [r3, #0]
 800f4a4:	0619      	lsls	r1, r3, #24
 800f4a6:	4b6f      	ldr	r3, [pc, #444]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4a8:	785b      	ldrb	r3, [r3, #1]
 800f4aa:	041b      	lsls	r3, r3, #16
 800f4ac:	4319      	orrs	r1, r3
 800f4ae:	4b6d      	ldr	r3, [pc, #436]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4b0:	789b      	ldrb	r3, [r3, #2]
 800f4b2:	021b      	lsls	r3, r3, #8
 800f4b4:	430b      	orrs	r3, r1
 800f4b6:	496b      	ldr	r1, [pc, #428]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4b8:	78c9      	ldrb	r1, [r1, #3]
 800f4ba:	430b      	orrs	r3, r1
 800f4bc:	021b      	lsls	r3, r3, #8
 800f4be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f4c2:	431a      	orrs	r2, r3
 800f4c4:	4b67      	ldr	r3, [pc, #412]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4c6:	781b      	ldrb	r3, [r3, #0]
 800f4c8:	0619      	lsls	r1, r3, #24
 800f4ca:	4b66      	ldr	r3, [pc, #408]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4cc:	785b      	ldrb	r3, [r3, #1]
 800f4ce:	041b      	lsls	r3, r3, #16
 800f4d0:	4319      	orrs	r1, r3
 800f4d2:	4b64      	ldr	r3, [pc, #400]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4d4:	789b      	ldrb	r3, [r3, #2]
 800f4d6:	021b      	lsls	r3, r3, #8
 800f4d8:	430b      	orrs	r3, r1
 800f4da:	4962      	ldr	r1, [pc, #392]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4dc:	78c9      	ldrb	r1, [r1, #3]
 800f4de:	430b      	orrs	r3, r1
 800f4e0:	0a1b      	lsrs	r3, r3, #8
 800f4e2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f4e6:	431a      	orrs	r2, r3
 800f4e8:	4b5e      	ldr	r3, [pc, #376]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4ea:	781b      	ldrb	r3, [r3, #0]
 800f4ec:	0619      	lsls	r1, r3, #24
 800f4ee:	4b5d      	ldr	r3, [pc, #372]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4f0:	785b      	ldrb	r3, [r3, #1]
 800f4f2:	041b      	lsls	r3, r3, #16
 800f4f4:	4319      	orrs	r1, r3
 800f4f6:	4b5b      	ldr	r3, [pc, #364]	; (800f664 <MX_LWIP_Init+0x234>)
 800f4f8:	789b      	ldrb	r3, [r3, #2]
 800f4fa:	021b      	lsls	r3, r3, #8
 800f4fc:	430b      	orrs	r3, r1
 800f4fe:	4959      	ldr	r1, [pc, #356]	; (800f664 <MX_LWIP_Init+0x234>)
 800f500:	78c9      	ldrb	r1, [r1, #3]
 800f502:	430b      	orrs	r3, r1
 800f504:	0e1b      	lsrs	r3, r3, #24
 800f506:	4313      	orrs	r3, r2
 800f508:	4a59      	ldr	r2, [pc, #356]	; (800f670 <MX_LWIP_Init+0x240>)
 800f50a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800f50c:	4b56      	ldr	r3, [pc, #344]	; (800f668 <MX_LWIP_Init+0x238>)
 800f50e:	781b      	ldrb	r3, [r3, #0]
 800f510:	061a      	lsls	r2, r3, #24
 800f512:	4b55      	ldr	r3, [pc, #340]	; (800f668 <MX_LWIP_Init+0x238>)
 800f514:	785b      	ldrb	r3, [r3, #1]
 800f516:	041b      	lsls	r3, r3, #16
 800f518:	431a      	orrs	r2, r3
 800f51a:	4b53      	ldr	r3, [pc, #332]	; (800f668 <MX_LWIP_Init+0x238>)
 800f51c:	789b      	ldrb	r3, [r3, #2]
 800f51e:	021b      	lsls	r3, r3, #8
 800f520:	4313      	orrs	r3, r2
 800f522:	4a51      	ldr	r2, [pc, #324]	; (800f668 <MX_LWIP_Init+0x238>)
 800f524:	78d2      	ldrb	r2, [r2, #3]
 800f526:	4313      	orrs	r3, r2
 800f528:	061a      	lsls	r2, r3, #24
 800f52a:	4b4f      	ldr	r3, [pc, #316]	; (800f668 <MX_LWIP_Init+0x238>)
 800f52c:	781b      	ldrb	r3, [r3, #0]
 800f52e:	0619      	lsls	r1, r3, #24
 800f530:	4b4d      	ldr	r3, [pc, #308]	; (800f668 <MX_LWIP_Init+0x238>)
 800f532:	785b      	ldrb	r3, [r3, #1]
 800f534:	041b      	lsls	r3, r3, #16
 800f536:	4319      	orrs	r1, r3
 800f538:	4b4b      	ldr	r3, [pc, #300]	; (800f668 <MX_LWIP_Init+0x238>)
 800f53a:	789b      	ldrb	r3, [r3, #2]
 800f53c:	021b      	lsls	r3, r3, #8
 800f53e:	430b      	orrs	r3, r1
 800f540:	4949      	ldr	r1, [pc, #292]	; (800f668 <MX_LWIP_Init+0x238>)
 800f542:	78c9      	ldrb	r1, [r1, #3]
 800f544:	430b      	orrs	r3, r1
 800f546:	021b      	lsls	r3, r3, #8
 800f548:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f54c:	431a      	orrs	r2, r3
 800f54e:	4b46      	ldr	r3, [pc, #280]	; (800f668 <MX_LWIP_Init+0x238>)
 800f550:	781b      	ldrb	r3, [r3, #0]
 800f552:	0619      	lsls	r1, r3, #24
 800f554:	4b44      	ldr	r3, [pc, #272]	; (800f668 <MX_LWIP_Init+0x238>)
 800f556:	785b      	ldrb	r3, [r3, #1]
 800f558:	041b      	lsls	r3, r3, #16
 800f55a:	4319      	orrs	r1, r3
 800f55c:	4b42      	ldr	r3, [pc, #264]	; (800f668 <MX_LWIP_Init+0x238>)
 800f55e:	789b      	ldrb	r3, [r3, #2]
 800f560:	021b      	lsls	r3, r3, #8
 800f562:	430b      	orrs	r3, r1
 800f564:	4940      	ldr	r1, [pc, #256]	; (800f668 <MX_LWIP_Init+0x238>)
 800f566:	78c9      	ldrb	r1, [r1, #3]
 800f568:	430b      	orrs	r3, r1
 800f56a:	0a1b      	lsrs	r3, r3, #8
 800f56c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f570:	431a      	orrs	r2, r3
 800f572:	4b3d      	ldr	r3, [pc, #244]	; (800f668 <MX_LWIP_Init+0x238>)
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	0619      	lsls	r1, r3, #24
 800f578:	4b3b      	ldr	r3, [pc, #236]	; (800f668 <MX_LWIP_Init+0x238>)
 800f57a:	785b      	ldrb	r3, [r3, #1]
 800f57c:	041b      	lsls	r3, r3, #16
 800f57e:	4319      	orrs	r1, r3
 800f580:	4b39      	ldr	r3, [pc, #228]	; (800f668 <MX_LWIP_Init+0x238>)
 800f582:	789b      	ldrb	r3, [r3, #2]
 800f584:	021b      	lsls	r3, r3, #8
 800f586:	430b      	orrs	r3, r1
 800f588:	4937      	ldr	r1, [pc, #220]	; (800f668 <MX_LWIP_Init+0x238>)
 800f58a:	78c9      	ldrb	r1, [r1, #3]
 800f58c:	430b      	orrs	r3, r1
 800f58e:	0e1b      	lsrs	r3, r3, #24
 800f590:	4313      	orrs	r3, r2
 800f592:	4a38      	ldr	r2, [pc, #224]	; (800f674 <MX_LWIP_Init+0x244>)
 800f594:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800f596:	4b35      	ldr	r3, [pc, #212]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	061a      	lsls	r2, r3, #24
 800f59c:	4b33      	ldr	r3, [pc, #204]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f59e:	785b      	ldrb	r3, [r3, #1]
 800f5a0:	041b      	lsls	r3, r3, #16
 800f5a2:	431a      	orrs	r2, r3
 800f5a4:	4b31      	ldr	r3, [pc, #196]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5a6:	789b      	ldrb	r3, [r3, #2]
 800f5a8:	021b      	lsls	r3, r3, #8
 800f5aa:	4313      	orrs	r3, r2
 800f5ac:	4a2f      	ldr	r2, [pc, #188]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5ae:	78d2      	ldrb	r2, [r2, #3]
 800f5b0:	4313      	orrs	r3, r2
 800f5b2:	061a      	lsls	r2, r3, #24
 800f5b4:	4b2d      	ldr	r3, [pc, #180]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5b6:	781b      	ldrb	r3, [r3, #0]
 800f5b8:	0619      	lsls	r1, r3, #24
 800f5ba:	4b2c      	ldr	r3, [pc, #176]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5bc:	785b      	ldrb	r3, [r3, #1]
 800f5be:	041b      	lsls	r3, r3, #16
 800f5c0:	4319      	orrs	r1, r3
 800f5c2:	4b2a      	ldr	r3, [pc, #168]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5c4:	789b      	ldrb	r3, [r3, #2]
 800f5c6:	021b      	lsls	r3, r3, #8
 800f5c8:	430b      	orrs	r3, r1
 800f5ca:	4928      	ldr	r1, [pc, #160]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5cc:	78c9      	ldrb	r1, [r1, #3]
 800f5ce:	430b      	orrs	r3, r1
 800f5d0:	021b      	lsls	r3, r3, #8
 800f5d2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f5d6:	431a      	orrs	r2, r3
 800f5d8:	4b24      	ldr	r3, [pc, #144]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5da:	781b      	ldrb	r3, [r3, #0]
 800f5dc:	0619      	lsls	r1, r3, #24
 800f5de:	4b23      	ldr	r3, [pc, #140]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5e0:	785b      	ldrb	r3, [r3, #1]
 800f5e2:	041b      	lsls	r3, r3, #16
 800f5e4:	4319      	orrs	r1, r3
 800f5e6:	4b21      	ldr	r3, [pc, #132]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5e8:	789b      	ldrb	r3, [r3, #2]
 800f5ea:	021b      	lsls	r3, r3, #8
 800f5ec:	430b      	orrs	r3, r1
 800f5ee:	491f      	ldr	r1, [pc, #124]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5f0:	78c9      	ldrb	r1, [r1, #3]
 800f5f2:	430b      	orrs	r3, r1
 800f5f4:	0a1b      	lsrs	r3, r3, #8
 800f5f6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f5fa:	431a      	orrs	r2, r3
 800f5fc:	4b1b      	ldr	r3, [pc, #108]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	0619      	lsls	r1, r3, #24
 800f602:	4b1a      	ldr	r3, [pc, #104]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f604:	785b      	ldrb	r3, [r3, #1]
 800f606:	041b      	lsls	r3, r3, #16
 800f608:	4319      	orrs	r1, r3
 800f60a:	4b18      	ldr	r3, [pc, #96]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f60c:	789b      	ldrb	r3, [r3, #2]
 800f60e:	021b      	lsls	r3, r3, #8
 800f610:	430b      	orrs	r3, r1
 800f612:	4916      	ldr	r1, [pc, #88]	; (800f66c <MX_LWIP_Init+0x23c>)
 800f614:	78c9      	ldrb	r1, [r1, #3]
 800f616:	430b      	orrs	r3, r1
 800f618:	0e1b      	lsrs	r3, r3, #24
 800f61a:	4313      	orrs	r3, r2
 800f61c:	4a16      	ldr	r2, [pc, #88]	; (800f678 <MX_LWIP_Init+0x248>)
 800f61e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800f620:	4b16      	ldr	r3, [pc, #88]	; (800f67c <MX_LWIP_Init+0x24c>)
 800f622:	9302      	str	r3, [sp, #8]
 800f624:	4b16      	ldr	r3, [pc, #88]	; (800f680 <MX_LWIP_Init+0x250>)
 800f626:	9301      	str	r3, [sp, #4]
 800f628:	2300      	movs	r3, #0
 800f62a:	9300      	str	r3, [sp, #0]
 800f62c:	4b12      	ldr	r3, [pc, #72]	; (800f678 <MX_LWIP_Init+0x248>)
 800f62e:	4a11      	ldr	r2, [pc, #68]	; (800f674 <MX_LWIP_Init+0x244>)
 800f630:	490f      	ldr	r1, [pc, #60]	; (800f670 <MX_LWIP_Init+0x240>)
 800f632:	4814      	ldr	r0, [pc, #80]	; (800f684 <MX_LWIP_Init+0x254>)
 800f634:	f7fb fb76 	bl	800ad24 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800f638:	4812      	ldr	r0, [pc, #72]	; (800f684 <MX_LWIP_Init+0x254>)
 800f63a:	f7fb fc4f 	bl	800aedc <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800f63e:	4b11      	ldr	r3, [pc, #68]	; (800f684 <MX_LWIP_Init+0x254>)
 800f640:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f644:	089b      	lsrs	r3, r3, #2
 800f646:	f003 0301 	and.w	r3, r3, #1
 800f64a:	b2db      	uxtb	r3, r3
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d003      	beq.n	800f658 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800f650:	480c      	ldr	r0, [pc, #48]	; (800f684 <MX_LWIP_Init+0x254>)
 800f652:	f7fb fc53 	bl	800aefc <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800f656:	e002      	b.n	800f65e <MX_LWIP_Init+0x22e>
    netif_set_down(&gnetif);
 800f658:	480a      	ldr	r0, [pc, #40]	; (800f684 <MX_LWIP_Init+0x254>)
 800f65a:	f7fb fc93 	bl	800af84 <netif_set_down>
}
 800f65e:	bf00      	nop
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}
 800f664:	24003850 	.word	0x24003850
 800f668:	2400384c 	.word	0x2400384c
 800f66c:	24003810 	.word	0x24003810
 800f670:	24003848 	.word	0x24003848
 800f674:	24003854 	.word	0x24003854
 800f678:	24003858 	.word	0x24003858
 800f67c:	0800e919 	.word	0x0800e919
 800f680:	0800f079 	.word	0x0800f079
 800f684:	24003814 	.word	0x24003814

0800f688 <SCB_EnableICache>:
{
 800f688:	b480      	push	{r7}
 800f68a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800f68c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800f690:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800f694:	4b0b      	ldr	r3, [pc, #44]	; (800f6c4 <SCB_EnableICache+0x3c>)
 800f696:	2200      	movs	r2, #0
 800f698:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800f69c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800f6a0:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800f6a4:	4b07      	ldr	r3, [pc, #28]	; (800f6c4 <SCB_EnableICache+0x3c>)
 800f6a6:	695b      	ldr	r3, [r3, #20]
 800f6a8:	4a06      	ldr	r2, [pc, #24]	; (800f6c4 <SCB_EnableICache+0x3c>)
 800f6aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f6ae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800f6b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800f6b4:	f3bf 8f6f 	isb	sy
}
 800f6b8:	bf00      	nop
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c0:	4770      	bx	lr
 800f6c2:	bf00      	nop
 800f6c4:	e000ed00 	.word	0xe000ed00

0800f6c8 <SCB_EnableDCache>:
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b085      	sub	sp, #20
 800f6cc:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800f6ce:	4b1d      	ldr	r3, [pc, #116]	; (800f744 <SCB_EnableDCache+0x7c>)
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800f6d6:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800f6da:	4b1a      	ldr	r3, [pc, #104]	; (800f744 <SCB_EnableDCache+0x7c>)
 800f6dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f6e0:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	0b5b      	lsrs	r3, r3, #13
 800f6e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f6ea:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	08db      	lsrs	r3, r3, #3
 800f6f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f6f4:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	015a      	lsls	r2, r3, #5
 800f6fa:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800f6fe:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800f700:	68ba      	ldr	r2, [r7, #8]
 800f702:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800f704:	490f      	ldr	r1, [pc, #60]	; (800f744 <SCB_EnableDCache+0x7c>)
 800f706:	4313      	orrs	r3, r2
 800f708:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	1e5a      	subs	r2, r3, #1
 800f710:	60ba      	str	r2, [r7, #8]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d1ef      	bne.n	800f6f6 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	1e5a      	subs	r2, r3, #1
 800f71a:	60fa      	str	r2, [r7, #12]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d1e5      	bne.n	800f6ec <SCB_EnableDCache+0x24>
 800f720:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800f724:	4b07      	ldr	r3, [pc, #28]	; (800f744 <SCB_EnableDCache+0x7c>)
 800f726:	695b      	ldr	r3, [r3, #20]
 800f728:	4a06      	ldr	r2, [pc, #24]	; (800f744 <SCB_EnableDCache+0x7c>)
 800f72a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f72e:	6153      	str	r3, [r2, #20]
 800f730:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800f734:	f3bf 8f6f 	isb	sy
}
 800f738:	bf00      	nop
 800f73a:	3714      	adds	r7, #20
 800f73c:	46bd      	mov	sp, r7
 800f73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f742:	4770      	bx	lr
 800f744:	e000ed00 	.word	0xe000ed00

0800f748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800f748:	b580      	push	{r7, lr}
 800f74a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* Configure the MPU attributes as Device memory for ETH DMA descriptors */
  MPU_Config();
 800f74c:	f000 f946 	bl	800f9dc <MPU_Config>
  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800f750:	f7ff ff9a 	bl	800f688 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800f754:	f7ff ffb8 	bl	800f6c8 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800f758:	f7f1 f8fa 	bl	8000950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800f75c:	f000 f820 	bl	800f7a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800f760:	f7ff fdaa 	bl	800f2b8 <MX_GPIO_Init>
  MX_MDMA_Init();
 800f764:	f000 f990 	bl	800fa88 <MX_MDMA_Init>
  MX_USART3_UART_Init();
 800f768:	f000 fc9e 	bl	80100a8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800f76c:	f000 fd32 	bl	80101d4 <MX_USB_OTG_FS_PCD_Init>
  MX_LWIP_Init();
 800f770:	f7ff fe5e 	bl	800f430 <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */
	BSP_Config();
 800f774:	f000 f8e0 	bl	800f938 <BSP_Config>
	/* Configure the Network interface */
	Netif_Config();
 800f778:	f000 f8fc 	bl	800f974 <Netif_Config>

	/* UDP client connect */
	udp_echoclient_connect();
 800f77c:	f000 fc18 	bl	800ffb0 <udp_echoclient_connect>
	printf("Start UDP echo client\n");
 800f780:	4805      	ldr	r0, [pc, #20]	; (800f798 <main+0x50>)
 800f782:	f000 fe95 	bl	80104b0 <puts>
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		/* Read a received packet from the Ethernet buffers and send it
	       to the lwIP for handling */
		ethernetif_input(&gnetif);
 800f786:	4805      	ldr	r0, [pc, #20]	; (800f79c <main+0x54>)
 800f788:	f7ff fc56 	bl	800f038 <ethernetif_input>

		/* Handle timeouts */
		sys_check_timeouts();
 800f78c:	f7fc fb5a 	bl	800be44 <sys_check_timeouts>

#if LWIP_NETIF_LINK_CALLBACK
		Ethernet_Link_Periodic_Handle(&gnetif);
 800f790:	4802      	ldr	r0, [pc, #8]	; (800f79c <main+0x54>)
 800f792:	f7ff f9bd 	bl	800eb10 <Ethernet_Link_Periodic_Handle>
		ethernetif_input(&gnetif);
 800f796:	e7f6      	b.n	800f786 <main+0x3e>
 800f798:	08012904 	.word	0x08012904
 800f79c:	24003814 	.word	0x24003814

0800f7a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f7a0:	b580      	push	{r7, lr}
 800f7a2:	b0cc      	sub	sp, #304	; 0x130
 800f7a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f7a6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800f7aa:	224c      	movs	r2, #76	; 0x4c
 800f7ac:	2100      	movs	r1, #0
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f000 fe02 	bl	80103b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f7b4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800f7b8:	2220      	movs	r2, #32
 800f7ba:	2100      	movs	r1, #0
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f000 fdfb 	bl	80103b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f7c2:	f107 0308 	add.w	r3, r7, #8
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	23bc      	movs	r3, #188	; 0xbc
 800f7ca:	461a      	mov	r2, r3
 800f7cc:	2100      	movs	r1, #0
 800f7ce:	f000 fdf3 	bl	80103b8 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800f7d2:	2002      	movs	r0, #2
 800f7d4:	f7f4 f9ce 	bl	8003b74 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800f7d8:	1d3b      	adds	r3, r7, #4
 800f7da:	2200      	movs	r2, #0
 800f7dc:	601a      	str	r2, [r3, #0]
 800f7de:	4b4a      	ldr	r3, [pc, #296]	; (800f908 <SystemClock_Config+0x168>)
 800f7e0:	699b      	ldr	r3, [r3, #24]
 800f7e2:	4a49      	ldr	r2, [pc, #292]	; (800f908 <SystemClock_Config+0x168>)
 800f7e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f7e8:	6193      	str	r3, [r2, #24]
 800f7ea:	4b47      	ldr	r3, [pc, #284]	; (800f908 <SystemClock_Config+0x168>)
 800f7ec:	699b      	ldr	r3, [r3, #24]
 800f7ee:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 800f7f2:	1d3b      	adds	r3, r7, #4
 800f7f4:	601a      	str	r2, [r3, #0]
 800f7f6:	4b45      	ldr	r3, [pc, #276]	; (800f90c <SystemClock_Config+0x16c>)
 800f7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7fa:	4a44      	ldr	r2, [pc, #272]	; (800f90c <SystemClock_Config+0x16c>)
 800f7fc:	f043 0301 	orr.w	r3, r3, #1
 800f800:	62d3      	str	r3, [r2, #44]	; 0x2c
 800f802:	4b42      	ldr	r3, [pc, #264]	; (800f90c <SystemClock_Config+0x16c>)
 800f804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f806:	f003 0201 	and.w	r2, r3, #1
 800f80a:	1d3b      	adds	r3, r7, #4
 800f80c:	601a      	str	r2, [r3, #0]
 800f80e:	1d3b      	adds	r3, r7, #4
 800f810:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800f812:	bf00      	nop
 800f814:	4b3c      	ldr	r3, [pc, #240]	; (800f908 <SystemClock_Config+0x168>)
 800f816:	699b      	ldr	r3, [r3, #24]
 800f818:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f81c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f820:	d1f8      	bne.n	800f814 <SystemClock_Config+0x74>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800f822:	2301      	movs	r3, #1
 800f824:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800f828:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800f82c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f830:	2302      	movs	r3, #2
 800f832:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800f836:	2302      	movs	r3, #2
 800f838:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800f83c:	2301      	movs	r3, #1
 800f83e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 120;
 800f842:	2378      	movs	r3, #120	; 0x78
 800f844:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800f848:	2302      	movs	r3, #2
 800f84a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 20;
 800f84e:	2314      	movs	r3, #20
 800f850:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800f854:	2302      	movs	r3, #2
 800f856:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800f85a:	230c      	movs	r3, #12
 800f85c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800f860:	2300      	movs	r3, #0
 800f862:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800f866:	2300      	movs	r3, #0
 800f868:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f86c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800f870:	4618      	mov	r0, r3
 800f872:	f7f4 f9d3 	bl	8003c1c <HAL_RCC_OscConfig>
 800f876:	4603      	mov	r3, r0
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d001      	beq.n	800f880 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 800f87c:	f000 f8f2 	bl	800fa64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800f880:	233f      	movs	r3, #63	; 0x3f
 800f882:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f886:	2303      	movs	r3, #3
 800f888:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800f88c:	2300      	movs	r3, #0
 800f88e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800f892:	2308      	movs	r3, #8
 800f894:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800f898:	2340      	movs	r3, #64	; 0x40
 800f89a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800f89e:	2340      	movs	r3, #64	; 0x40
 800f8a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800f8a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f8a8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800f8ac:	2340      	movs	r3, #64	; 0x40
 800f8ae:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800f8b2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800f8b6:	2104      	movs	r1, #4
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	f7f4 fe8f 	bl	80045dc <HAL_RCC_ClockConfig>
 800f8be:	4603      	mov	r3, r0
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d001      	beq.n	800f8c8 <SystemClock_Config+0x128>
  {
    Error_Handler();
 800f8c4:	f000 f8ce 	bl	800fa64 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 800f8c8:	f107 0308 	add.w	r3, r7, #8
 800f8cc:	4a10      	ldr	r2, [pc, #64]	; (800f910 <SystemClock_Config+0x170>)
 800f8ce:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800f8d0:	f107 0308 	add.w	r3, r7, #8
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800f8d8:	f107 0308 	add.w	r3, r7, #8
 800f8dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f8e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f8e4:	f107 0308 	add.w	r3, r7, #8
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f7f5 fb8f 	bl	800500c <HAL_RCCEx_PeriphCLKConfig>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <SystemClock_Config+0x158>
  {
    Error_Handler();
 800f8f4:	f000 f8b6 	bl	800fa64 <Error_Handler>
  }
  /** Enable USB Voltage detector 
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 800f8f8:	f7f4 f980 	bl	8003bfc <HAL_PWREx_EnableUSBVoltageDetector>
}
 800f8fc:	bf00      	nop
 800f8fe:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800f902:	46bd      	mov	sp, r7
 800f904:	bd80      	pop	{r7, pc}
 800f906:	bf00      	nop
 800f908:	58024800 	.word	0x58024800
 800f90c:	58000400 	.word	0x58000400
 800f910:	00040002 	.word	0x00040002

0800f914 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800f914:	b580      	push	{r7, lr}
 800f916:	b082      	sub	sp, #8
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 800f91c:	1d39      	adds	r1, r7, #4
 800f91e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f922:	2201      	movs	r2, #1
 800f924:	4803      	ldr	r0, [pc, #12]	; (800f934 <__io_putchar+0x20>)
 800f926:	f7f7 faf3 	bl	8006f10 <HAL_UART_Transmit>

  return ch;
 800f92a:	687b      	ldr	r3, [r7, #4]
}
 800f92c:	4618      	mov	r0, r3
 800f92e:	3708      	adds	r7, #8
 800f930:	46bd      	mov	sp, r7
 800f932:	bd80      	pop	{r7, pc}
 800f934:	24003930 	.word	0x24003930

0800f938 <BSP_Config>:

static void BSP_Config(void)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800f93c:	2101      	movs	r1, #1
 800f93e:	2000      	movs	r0, #0
 800f940:	f000 f9e0 	bl	800fd04 <BSP_PB_Init>
  LCD_LOG_SetFooter((uint8_t *)"STM32H743I-EVAL board");

  LCD_UsrLog("  State: Ethernet Initialization ...\n");

#else
  BSP_LED_Init(LED1);
 800f944:	2000      	movs	r0, #0
 800f946:	f000 f957 	bl	800fbf8 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 800f94a:	2001      	movs	r0, #1
 800f94c:	f000 f954 	bl	800fbf8 <BSP_LED_Init>
#endif
}
 800f950:	bf00      	nop
 800f952:	bd80      	pop	{r7, pc}

0800f954 <HAL_GPIO_EXTI_Callback>:
  * @brief EXTI line detection callbacks
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b082      	sub	sp, #8
 800f958:	af00      	add	r7, sp, #0
 800f95a:	4603      	mov	r3, r0
 800f95c:	80fb      	strh	r3, [r7, #6]

  if (GPIO_Pin == KEY_BUTTON_PIN)
 800f95e:	88fb      	ldrh	r3, [r7, #6]
 800f960:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f964:	d101      	bne.n	800f96a <HAL_GPIO_EXTI_Callback+0x16>
  {
     /* send udp echo */
     udp_echoclient_send();
 800f966:	f000 fb51 	bl	801000c <udp_echoclient_send>
  }
}
 800f96a:	bf00      	nop
 800f96c:	3708      	adds	r7, #8
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}
	...

0800f974 <Netif_Config>:
 * @brief  Setup the network interface
 * @param  None
 * @retval None
 */
static void Netif_Config(void)
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b088      	sub	sp, #32
 800f978:	af04      	add	r7, sp, #16
	ip_addr_set_zero_ip4(&netmask);
	ip_addr_set_zero_ip4(&gw);
#else

	/* IP address default setting */
	IP4_ADDR(&ipaddr, IP_ADDR0, IP_ADDR1, IP_ADDR2, IP_ADDR3);
 800f97a:	4b12      	ldr	r3, [pc, #72]	; (800f9c4 <Netif_Config+0x50>)
 800f97c:	60fb      	str	r3, [r7, #12]
	IP4_ADDR(&netmask, NETMASK_ADDR0, NETMASK_ADDR1 , NETMASK_ADDR2, NETMASK_ADDR3);
 800f97e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800f982:	60bb      	str	r3, [r7, #8]
	IP4_ADDR(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);
 800f984:	4b10      	ldr	r3, [pc, #64]	; (800f9c8 <Netif_Config+0x54>)
 800f986:	607b      	str	r3, [r7, #4]

#endif

	/* add the network interface */
	netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800f988:	1d38      	adds	r0, r7, #4
 800f98a:	f107 0208 	add.w	r2, r7, #8
 800f98e:	f107 010c 	add.w	r1, r7, #12
 800f992:	4b0e      	ldr	r3, [pc, #56]	; (800f9cc <Netif_Config+0x58>)
 800f994:	9302      	str	r3, [sp, #8]
 800f996:	4b0e      	ldr	r3, [pc, #56]	; (800f9d0 <Netif_Config+0x5c>)
 800f998:	9301      	str	r3, [sp, #4]
 800f99a:	2300      	movs	r3, #0
 800f99c:	9300      	str	r3, [sp, #0]
 800f99e:	4603      	mov	r3, r0
 800f9a0:	480c      	ldr	r0, [pc, #48]	; (800f9d4 <Netif_Config+0x60>)
 800f9a2:	f7fb f9bf 	bl	800ad24 <netif_add>

	/*  Registers the default network interface */
	netif_set_default(&gnetif);
 800f9a6:	480b      	ldr	r0, [pc, #44]	; (800f9d4 <Netif_Config+0x60>)
 800f9a8:	f7fb fa98 	bl	800aedc <netif_set_default>

	ethernet_link_status_updated(&gnetif);
 800f9ac:	4809      	ldr	r0, [pc, #36]	; (800f9d4 <Netif_Config+0x60>)
 800f9ae:	f7ff f891 	bl	800ead4 <ethernet_link_status_updated>

#if LWIP_NETIF_LINK_CALLBACK
	netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800f9b2:	4909      	ldr	r1, [pc, #36]	; (800f9d8 <Netif_Config+0x64>)
 800f9b4:	4807      	ldr	r0, [pc, #28]	; (800f9d4 <Netif_Config+0x60>)
 800f9b6:	f7fb fb52 	bl	800b05e <netif_set_link_callback>
#endif
}
 800f9ba:	bf00      	nop
 800f9bc:	3710      	adds	r7, #16
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	bd80      	pop	{r7, pc}
 800f9c2:	bf00      	nop
 800f9c4:	0a00a8c0 	.word	0x0a00a8c0
 800f9c8:	0100a8c0 	.word	0x0100a8c0
 800f9cc:	0800e919 	.word	0x0800e919
 800f9d0:	0800f079 	.word	0x0800f079
 800f9d4:	24003814 	.word	0x24003814
 800f9d8:	0800ead5 	.word	0x0800ead5

0800f9dc <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b084      	sub	sp, #16
 800f9e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
 800f9e2:	f7f1 f9cf 	bl	8000d84 <HAL_MPU_Disable>

  /* Configure the MPU attributes as Device not cacheable
     for ETH DMA descriptors */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800f9e6:	2301      	movs	r3, #1
 800f9e8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x30040000;
 800f9ea:	4b1c      	ldr	r3, [pc, #112]	; (800fa5c <MPU_Config+0x80>)
 800f9ec:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 800f9ee:	2307      	movs	r3, #7
 800f9f0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800f9f2:	2303      	movs	r3, #3
 800f9f4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800fa02:	2300      	movs	r3, #0
 800fa04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800fa06:	2300      	movs	r3, #0
 800fa08:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800fa0e:	2300      	movs	r3, #0
 800fa10:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800fa12:	463b      	mov	r3, r7
 800fa14:	4618      	mov	r0, r3
 800fa16:	f7f1 f9e9 	bl	8000dec <HAL_MPU_ConfigRegion>

  /* Configure the MPU attributes as Normal Non Cacheable
     for LwIP RAM heap which contains the Tx buffers */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800fa1a:	2301      	movs	r3, #1
 800fa1c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x30044000;
 800fa1e:	4b10      	ldr	r3, [pc, #64]	; (800fa60 <MPU_Config+0x84>)
 800fa20:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 800fa22:	230d      	movs	r3, #13
 800fa24:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800fa26:	2303      	movs	r3, #3
 800fa28:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800fa2e:	2300      	movs	r3, #0
 800fa30:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800fa32:	2301      	movs	r3, #1
 800fa34:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800fa36:	2301      	movs	r3, #1
 800fa38:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 800fa3e:	2300      	movs	r3, #0
 800fa40:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800fa42:	2300      	movs	r3, #0
 800fa44:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800fa46:	463b      	mov	r3, r7
 800fa48:	4618      	mov	r0, r3
 800fa4a:	f7f1 f9cf 	bl	8000dec <HAL_MPU_ConfigRegion>

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
#endif

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800fa4e:	2004      	movs	r0, #4
 800fa50:	f7f1 f9ae 	bl	8000db0 <HAL_MPU_Enable>
}
 800fa54:	bf00      	nop
 800fa56:	3710      	adds	r7, #16
 800fa58:	46bd      	mov	sp, r7
 800fa5a:	bd80      	pop	{r7, pc}
 800fa5c:	30040000 	.word	0x30040000
 800fa60:	30044000 	.word	0x30044000

0800fa64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800fa64:	b480      	push	{r7}
 800fa66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800fa68:	bf00      	nop
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa70:	4770      	bx	lr

0800fa72 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 800fa72:	b480      	push	{r7}
 800fa74:	b083      	sub	sp, #12
 800fa76:	af00      	add	r7, sp, #0
 800fa78:	6078      	str	r0, [r7, #4]
 800fa7a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800fa7c:	bf00      	nop
 800fa7e:	370c      	adds	r7, #12
 800fa80:	46bd      	mov	sp, r7
 800fa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa86:	4770      	bx	lr

0800fa88 <MX_MDMA_Init>:
  * Enable MDMA controller clock
  * Configure MDMA for global transfers
  *   hmdma_mdma_channel40_sw_0
  */
void MX_MDMA_Init(void) 
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b082      	sub	sp, #8
 800fa8c:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 800fa8e:	4b25      	ldr	r3, [pc, #148]	; (800fb24 <MX_MDMA_Init+0x9c>)
 800fa90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800fa94:	4a23      	ldr	r2, [pc, #140]	; (800fb24 <MX_MDMA_Init+0x9c>)
 800fa96:	f043 0301 	orr.w	r3, r3, #1
 800fa9a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 800fa9e:	4b21      	ldr	r3, [pc, #132]	; (800fb24 <MX_MDMA_Init+0x9c>)
 800faa0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800faa4:	f003 0301 	and.w	r3, r3, #1
 800faa8:	607b      	str	r3, [r7, #4]
 800faaa:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel40_sw_0 on MDMA_Channel0 */
  hmdma_mdma_channel40_sw_0.Instance = MDMA_Channel0;
 800faac:	4b1e      	ldr	r3, [pc, #120]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800faae:	4a1f      	ldr	r2, [pc, #124]	; (800fb2c <MX_MDMA_Init+0xa4>)
 800fab0:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel40_sw_0.Init.Request = MDMA_REQUEST_SW;
 800fab2:	4b1d      	ldr	r3, [pc, #116]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fab4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800fab8:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel40_sw_0.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 800faba:	4b1b      	ldr	r3, [pc, #108]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fabc:	2200      	movs	r2, #0
 800fabe:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel40_sw_0.Init.Priority = MDMA_PRIORITY_LOW;
 800fac0:	4b19      	ldr	r3, [pc, #100]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fac2:	2200      	movs	r2, #0
 800fac4:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel40_sw_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 800fac6:	4b18      	ldr	r3, [pc, #96]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fac8:	2200      	movs	r2, #0
 800faca:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel40_sw_0.Init.SourceInc = MDMA_SRC_INC_BYTE;
 800facc:	4b16      	ldr	r3, [pc, #88]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800face:	2202      	movs	r2, #2
 800fad0:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel40_sw_0.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 800fad2:	4b15      	ldr	r3, [pc, #84]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fad4:	2208      	movs	r2, #8
 800fad6:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel40_sw_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 800fad8:	4b13      	ldr	r3, [pc, #76]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fada:	2200      	movs	r2, #0
 800fadc:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel40_sw_0.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 800fade:	4b12      	ldr	r3, [pc, #72]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fae0:	2200      	movs	r2, #0
 800fae2:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel40_sw_0.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 800fae4:	4b10      	ldr	r3, [pc, #64]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fae6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800faea:	625a      	str	r2, [r3, #36]	; 0x24
  hmdma_mdma_channel40_sw_0.Init.BufferTransferLength = 1;
 800faec:	4b0e      	ldr	r3, [pc, #56]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800faee:	2201      	movs	r2, #1
 800faf0:	629a      	str	r2, [r3, #40]	; 0x28
  hmdma_mdma_channel40_sw_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 800faf2:	4b0d      	ldr	r3, [pc, #52]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800faf4:	2200      	movs	r2, #0
 800faf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hmdma_mdma_channel40_sw_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 800faf8:	4b0b      	ldr	r3, [pc, #44]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fafa:	2200      	movs	r2, #0
 800fafc:	631a      	str	r2, [r3, #48]	; 0x30
  hmdma_mdma_channel40_sw_0.Init.SourceBlockAddressOffset = 0;
 800fafe:	4b0a      	ldr	r3, [pc, #40]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fb00:	2200      	movs	r2, #0
 800fb02:	635a      	str	r2, [r3, #52]	; 0x34
  hmdma_mdma_channel40_sw_0.Init.DestBlockAddressOffset = 0;
 800fb04:	4b08      	ldr	r3, [pc, #32]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fb06:	2200      	movs	r2, #0
 800fb08:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel40_sw_0) != HAL_OK)
 800fb0a:	4807      	ldr	r0, [pc, #28]	; (800fb28 <MX_MDMA_Init+0xa0>)
 800fb0c:	f7f3 fc06 	bl	800331c <HAL_MDMA_Init>
 800fb10:	4603      	mov	r3, r0
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d001      	beq.n	800fb1a <MX_MDMA_Init+0x92>
  {
    Error_Handler();
 800fb16:	f7ff ffa5 	bl	800fa64 <Error_Handler>
  }

}
 800fb1a:	bf00      	nop
 800fb1c:	3708      	adds	r7, #8
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}
 800fb22:	bf00      	nop
 800fb24:	58024400 	.word	0x58024400
 800fb28:	2400385c 	.word	0x2400385c
 800fb2c:	52000040 	.word	0x52000040

0800fb30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800fb30:	b480      	push	{r7}
 800fb32:	b083      	sub	sp, #12
 800fb34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800fb36:	4b0a      	ldr	r3, [pc, #40]	; (800fb60 <HAL_MspInit+0x30>)
 800fb38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800fb3c:	4a08      	ldr	r2, [pc, #32]	; (800fb60 <HAL_MspInit+0x30>)
 800fb3e:	f043 0302 	orr.w	r3, r3, #2
 800fb42:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800fb46:	4b06      	ldr	r3, [pc, #24]	; (800fb60 <HAL_MspInit+0x30>)
 800fb48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800fb4c:	f003 0302 	and.w	r3, r3, #2
 800fb50:	607b      	str	r3, [r7, #4]
 800fb52:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800fb54:	bf00      	nop
 800fb56:	370c      	adds	r7, #12
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr
 800fb60:	58024400 	.word	0x58024400

0800fb64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800fb64:	b480      	push	{r7}
 800fb66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800fb68:	bf00      	nop
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb70:	4770      	bx	lr

0800fb72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800fb72:	b480      	push	{r7}
 800fb74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800fb76:	e7fe      	b.n	800fb76 <HardFault_Handler+0x4>

0800fb78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800fb78:	b480      	push	{r7}
 800fb7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800fb7c:	e7fe      	b.n	800fb7c <MemManage_Handler+0x4>

0800fb7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800fb7e:	b480      	push	{r7}
 800fb80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800fb82:	e7fe      	b.n	800fb82 <BusFault_Handler+0x4>

0800fb84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800fb84:	b480      	push	{r7}
 800fb86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800fb88:	e7fe      	b.n	800fb88 <UsageFault_Handler+0x4>

0800fb8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800fb8a:	b480      	push	{r7}
 800fb8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800fb8e:	bf00      	nop
 800fb90:	46bd      	mov	sp, r7
 800fb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb96:	4770      	bx	lr

0800fb98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800fb98:	b480      	push	{r7}
 800fb9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800fb9c:	bf00      	nop
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba4:	4770      	bx	lr

0800fba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800fba6:	b480      	push	{r7}
 800fba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800fbaa:	bf00      	nop
 800fbac:	46bd      	mov	sp, r7
 800fbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb2:	4770      	bx	lr

0800fbb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800fbb8:	f7f0 ff38 	bl	8000a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800fbbc:	bf00      	nop
 800fbbe:	bd80      	pop	{r7, pc}

0800fbc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800fbc4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800fbc8:	f7f3 fb90 	bl	80032ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800fbcc:	bf00      	nop
 800fbce:	bd80      	pop	{r7, pc}

0800fbd0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800fbd4:	4802      	ldr	r0, [pc, #8]	; (800fbe0 <ETH_IRQHandler+0x10>)
 800fbd6:	f7f1 fef7 	bl	80019c8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800fbda:	bf00      	nop
 800fbdc:	bd80      	pop	{r7, pc}
 800fbde:	bf00      	nop
 800fbe0:	2400376c 	.word	0x2400376c

0800fbe4 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 86.
  */
void ETH_WKUP_IRQHandler(void)
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800fbe8:	4802      	ldr	r0, [pc, #8]	; (800fbf4 <ETH_WKUP_IRQHandler+0x10>)
 800fbea:	f7f1 feed 	bl	80019c8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 800fbee:	bf00      	nop
 800fbf0:	bd80      	pop	{r7, pc}
 800fbf2:	bf00      	nop
 800fbf4:	2400376c 	.word	0x2400376c

0800fbf8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b08a      	sub	sp, #40	; 0x28
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	4603      	mov	r3, r0
 800fc00:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800fc02:	79fb      	ldrb	r3, [r7, #7]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d10f      	bne.n	800fc28 <BSP_LED_Init+0x30>
 800fc08:	4b21      	ldr	r3, [pc, #132]	; (800fc90 <BSP_LED_Init+0x98>)
 800fc0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fc0e:	4a20      	ldr	r2, [pc, #128]	; (800fc90 <BSP_LED_Init+0x98>)
 800fc10:	f043 0302 	orr.w	r3, r3, #2
 800fc14:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fc18:	4b1d      	ldr	r3, [pc, #116]	; (800fc90 <BSP_LED_Init+0x98>)
 800fc1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fc1e:	f003 0302 	and.w	r3, r3, #2
 800fc22:	613b      	str	r3, [r7, #16]
 800fc24:	693b      	ldr	r3, [r7, #16]
 800fc26:	e00e      	b.n	800fc46 <BSP_LED_Init+0x4e>
 800fc28:	4b19      	ldr	r3, [pc, #100]	; (800fc90 <BSP_LED_Init+0x98>)
 800fc2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fc2e:	4a18      	ldr	r2, [pc, #96]	; (800fc90 <BSP_LED_Init+0x98>)
 800fc30:	f043 0302 	orr.w	r3, r3, #2
 800fc34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fc38:	4b15      	ldr	r3, [pc, #84]	; (800fc90 <BSP_LED_Init+0x98>)
 800fc3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fc3e:	f003 0302 	and.w	r3, r3, #2
 800fc42:	60fb      	str	r3, [r7, #12]
 800fc44:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800fc46:	79fb      	ldrb	r3, [r7, #7]
 800fc48:	4a12      	ldr	r2, [pc, #72]	; (800fc94 <BSP_LED_Init+0x9c>)
 800fc4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fc50:	2301      	movs	r3, #1
 800fc52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc54:	2300      	movs	r3, #0
 800fc56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fc58:	2303      	movs	r3, #3
 800fc5a:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800fc5c:	79fb      	ldrb	r3, [r7, #7]
 800fc5e:	4a0e      	ldr	r2, [pc, #56]	; (800fc98 <BSP_LED_Init+0xa0>)
 800fc60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc64:	f107 0214 	add.w	r2, r7, #20
 800fc68:	4611      	mov	r1, r2
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7f3 f85a 	bl	8002d24 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800fc70:	79fb      	ldrb	r3, [r7, #7]
 800fc72:	4a09      	ldr	r2, [pc, #36]	; (800fc98 <BSP_LED_Init+0xa0>)
 800fc74:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fc78:	79fb      	ldrb	r3, [r7, #7]
 800fc7a:	4a06      	ldr	r2, [pc, #24]	; (800fc94 <BSP_LED_Init+0x9c>)
 800fc7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc80:	2200      	movs	r2, #0
 800fc82:	4619      	mov	r1, r3
 800fc84:	f7f3 fafe 	bl	8003284 <HAL_GPIO_WritePin>
}
 800fc88:	bf00      	nop
 800fc8a:	3728      	adds	r7, #40	; 0x28
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}
 800fc90:	58024400 	.word	0x58024400
 800fc94:	080129e8 	.word	0x080129e8
 800fc98:	2400001c 	.word	0x2400001c

0800fc9c <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b082      	sub	sp, #8
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	4603      	mov	r3, r0
 800fca4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800fca6:	79fb      	ldrb	r3, [r7, #7]
 800fca8:	4a07      	ldr	r2, [pc, #28]	; (800fcc8 <BSP_LED_On+0x2c>)
 800fcaa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fcae:	79fb      	ldrb	r3, [r7, #7]
 800fcb0:	4a06      	ldr	r2, [pc, #24]	; (800fccc <BSP_LED_On+0x30>)
 800fcb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcb6:	2201      	movs	r2, #1
 800fcb8:	4619      	mov	r1, r3
 800fcba:	f7f3 fae3 	bl	8003284 <HAL_GPIO_WritePin>
}
 800fcbe:	bf00      	nop
 800fcc0:	3708      	adds	r7, #8
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}
 800fcc6:	bf00      	nop
 800fcc8:	2400001c 	.word	0x2400001c
 800fccc:	080129e8 	.word	0x080129e8

0800fcd0 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b082      	sub	sp, #8
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800fcda:	79fb      	ldrb	r3, [r7, #7]
 800fcdc:	4a07      	ldr	r2, [pc, #28]	; (800fcfc <BSP_LED_Off+0x2c>)
 800fcde:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fce2:	79fb      	ldrb	r3, [r7, #7]
 800fce4:	4a06      	ldr	r2, [pc, #24]	; (800fd00 <BSP_LED_Off+0x30>)
 800fce6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcea:	2200      	movs	r2, #0
 800fcec:	4619      	mov	r1, r3
 800fcee:	f7f3 fac9 	bl	8003284 <HAL_GPIO_WritePin>
}
 800fcf2:	bf00      	nop
 800fcf4:	3708      	adds	r7, #8
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	2400001c 	.word	0x2400001c
 800fd00:	080129e8 	.word	0x080129e8

0800fd04 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b088      	sub	sp, #32
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	460a      	mov	r2, r1
 800fd0e:	71fb      	strb	r3, [r7, #7]
 800fd10:	4613      	mov	r3, r2
 800fd12:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800fd14:	4b24      	ldr	r3, [pc, #144]	; (800fda8 <BSP_PB_Init+0xa4>)
 800fd16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fd1a:	4a23      	ldr	r2, [pc, #140]	; (800fda8 <BSP_PB_Init+0xa4>)
 800fd1c:	f043 0304 	orr.w	r3, r3, #4
 800fd20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fd24:	4b20      	ldr	r3, [pc, #128]	; (800fda8 <BSP_PB_Init+0xa4>)
 800fd26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fd2a:	f003 0304 	and.w	r3, r3, #4
 800fd2e:	60bb      	str	r3, [r7, #8]
 800fd30:	68bb      	ldr	r3, [r7, #8]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800fd32:	79bb      	ldrb	r3, [r7, #6]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d112      	bne.n	800fd5e <BSP_PB_Init+0x5a>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800fd38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fd3c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800fd3e:	2300      	movs	r3, #0
 800fd40:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800fd42:	2302      	movs	r3, #2
 800fd44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fd46:	2303      	movs	r3, #3
 800fd48:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800fd4a:	79fb      	ldrb	r3, [r7, #7]
 800fd4c:	4a17      	ldr	r2, [pc, #92]	; (800fdac <BSP_PB_Init+0xa8>)
 800fd4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fd52:	f107 020c 	add.w	r2, r7, #12
 800fd56:	4611      	mov	r1, r2
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f7f2 ffe3 	bl	8002d24 <HAL_GPIO_Init>
  }

  if(ButtonMode == BUTTON_MODE_EXTI)
 800fd5e:	79bb      	ldrb	r3, [r7, #6]
 800fd60:	2b01      	cmp	r3, #1
 800fd62:	d11c      	bne.n	800fd9e <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800fd64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fd68:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800fd6e:	4b10      	ldr	r3, [pc, #64]	; (800fdb0 <BSP_PB_Init+0xac>)
 800fd70:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800fd72:	79fb      	ldrb	r3, [r7, #7]
 800fd74:	4a0d      	ldr	r2, [pc, #52]	; (800fdac <BSP_PB_Init+0xa8>)
 800fd76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fd7a:	f107 020c 	add.w	r2, r7, #12
 800fd7e:	4611      	mov	r1, r2
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7f2 ffcf 	bl	8002d24 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800fd86:	2328      	movs	r3, #40	; 0x28
 800fd88:	b21b      	sxth	r3, r3
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	210f      	movs	r1, #15
 800fd8e:	4618      	mov	r0, r3
 800fd90:	f7f0 ffaa 	bl	8000ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800fd94:	2328      	movs	r3, #40	; 0x28
 800fd96:	b21b      	sxth	r3, r3
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f7f0 ffcf 	bl	8000d3c <HAL_NVIC_EnableIRQ>
  }
}
 800fd9e:	bf00      	nop
 800fda0:	3720      	adds	r7, #32
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}
 800fda6:	bf00      	nop
 800fda8:	58024400 	.word	0x58024400
 800fdac:	24000028 	.word	0x24000028
 800fdb0:	11210000 	.word	0x11210000

0800fdb4 <_write>:
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b086      	sub	sp, #24
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	60f8      	str	r0, [r7, #12]
 800fdbc:	60b9      	str	r1, [r7, #8]
 800fdbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	617b      	str	r3, [r7, #20]
 800fdc4:	e009      	b.n	800fdda <_write+0x26>
		{
		   __io_putchar( *ptr++ );
 800fdc6:	68bb      	ldr	r3, [r7, #8]
 800fdc8:	1c5a      	adds	r2, r3, #1
 800fdca:	60ba      	str	r2, [r7, #8]
 800fdcc:	781b      	ldrb	r3, [r3, #0]
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f7ff fda0 	bl	800f914 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	3301      	adds	r3, #1
 800fdd8:	617b      	str	r3, [r7, #20]
 800fdda:	697a      	ldr	r2, [r7, #20]
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	429a      	cmp	r2, r3
 800fde0:	dbf1      	blt.n	800fdc6 <_write+0x12>
		}
	return len;
 800fde2:	687b      	ldr	r3, [r7, #4]
}
 800fde4:	4618      	mov	r0, r3
 800fde6:	3718      	adds	r7, #24
 800fde8:	46bd      	mov	sp, r7
 800fdea:	bd80      	pop	{r7, pc}

0800fdec <_close>:

int _close(int file)
{
 800fdec:	b480      	push	{r7}
 800fdee:	b083      	sub	sp, #12
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	6078      	str	r0, [r7, #4]
	return -1;
 800fdf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	370c      	adds	r7, #12
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe02:	4770      	bx	lr

0800fe04 <_fstat>:

int _fstat(int file, struct stat *st)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b083      	sub	sp, #12
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
 800fe0c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fe14:	605a      	str	r2, [r3, #4]
	return 0;
 800fe16:	2300      	movs	r3, #0
}
 800fe18:	4618      	mov	r0, r3
 800fe1a:	370c      	adds	r7, #12
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe22:	4770      	bx	lr

0800fe24 <_isatty>:

int _isatty(int file)
{
 800fe24:	b480      	push	{r7}
 800fe26:	b083      	sub	sp, #12
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	6078      	str	r0, [r7, #4]
	return 1;
 800fe2c:	2301      	movs	r3, #1
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	370c      	adds	r7, #12
 800fe32:	46bd      	mov	sp, r7
 800fe34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe38:	4770      	bx	lr

0800fe3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800fe3a:	b480      	push	{r7}
 800fe3c:	b085      	sub	sp, #20
 800fe3e:	af00      	add	r7, sp, #0
 800fe40:	60f8      	str	r0, [r7, #12]
 800fe42:	60b9      	str	r1, [r7, #8]
 800fe44:	607a      	str	r2, [r7, #4]
	return 0;
 800fe46:	2300      	movs	r3, #0
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3714      	adds	r7, #20
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe52:	4770      	bx	lr

0800fe54 <_read>:

int _read(int file, char *ptr, int len)
{
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b086      	sub	sp, #24
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	60f8      	str	r0, [r7, #12]
 800fe5c:	60b9      	str	r1, [r7, #8]
 800fe5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fe60:	2300      	movs	r3, #0
 800fe62:	617b      	str	r3, [r7, #20]
 800fe64:	e00a      	b.n	800fe7c <_read+0x28>
	{
	  *ptr++ = __io_getchar();
 800fe66:	f3af 8000 	nop.w
 800fe6a:	4601      	mov	r1, r0
 800fe6c:	68bb      	ldr	r3, [r7, #8]
 800fe6e:	1c5a      	adds	r2, r3, #1
 800fe70:	60ba      	str	r2, [r7, #8]
 800fe72:	b2ca      	uxtb	r2, r1
 800fe74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fe76:	697b      	ldr	r3, [r7, #20]
 800fe78:	3301      	adds	r3, #1
 800fe7a:	617b      	str	r3, [r7, #20]
 800fe7c:	697a      	ldr	r2, [r7, #20]
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	429a      	cmp	r2, r3
 800fe82:	dbf0      	blt.n	800fe66 <_read+0x12>
	}

   return len;
 800fe84:	687b      	ldr	r3, [r7, #4]
}
 800fe86:	4618      	mov	r0, r3
 800fe88:	3718      	adds	r7, #24
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	bd80      	pop	{r7, pc}
	...

0800fe90 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800fe90:	b480      	push	{r7}
 800fe92:	b085      	sub	sp, #20
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800fe98:	4b11      	ldr	r3, [pc, #68]	; (800fee0 <_sbrk+0x50>)
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d102      	bne.n	800fea6 <_sbrk+0x16>
		heap_end = &end;
 800fea0:	4b0f      	ldr	r3, [pc, #60]	; (800fee0 <_sbrk+0x50>)
 800fea2:	4a10      	ldr	r2, [pc, #64]	; (800fee4 <_sbrk+0x54>)
 800fea4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800fea6:	4b0e      	ldr	r3, [pc, #56]	; (800fee0 <_sbrk+0x50>)
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800feac:	4b0c      	ldr	r3, [pc, #48]	; (800fee0 <_sbrk+0x50>)
 800feae:	681a      	ldr	r2, [r3, #0]
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	4413      	add	r3, r2
 800feb4:	466a      	mov	r2, sp
 800feb6:	4293      	cmp	r3, r2
 800feb8:	d905      	bls.n	800fec6 <_sbrk+0x36>
	{
		errno = ENOMEM;
 800feba:	4b0b      	ldr	r3, [pc, #44]	; (800fee8 <_sbrk+0x58>)
 800febc:	220c      	movs	r2, #12
 800febe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800fec0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fec4:	e006      	b.n	800fed4 <_sbrk+0x44>
	}

	heap_end += incr;
 800fec6:	4b06      	ldr	r3, [pc, #24]	; (800fee0 <_sbrk+0x50>)
 800fec8:	681a      	ldr	r2, [r3, #0]
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	4413      	add	r3, r2
 800fece:	4a04      	ldr	r2, [pc, #16]	; (800fee0 <_sbrk+0x50>)
 800fed0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800fed2:	68fb      	ldr	r3, [r7, #12]
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3714      	adds	r7, #20
 800fed8:	46bd      	mov	sp, r7
 800feda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fede:	4770      	bx	lr
 800fee0:	240001e4 	.word	0x240001e4
 800fee4:	24003dc8 	.word	0x24003dc8
 800fee8:	24003dc4 	.word	0x24003dc4

0800feec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800feec:	b480      	push	{r7}
 800feee:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800fef0:	4b29      	ldr	r3, [pc, #164]	; (800ff98 <SystemInit+0xac>)
 800fef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fef6:	4a28      	ldr	r2, [pc, #160]	; (800ff98 <SystemInit+0xac>)
 800fef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fefc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800ff00:	4b26      	ldr	r3, [pc, #152]	; (800ff9c <SystemInit+0xb0>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	4a25      	ldr	r2, [pc, #148]	; (800ff9c <SystemInit+0xb0>)
 800ff06:	f043 0301 	orr.w	r3, r3, #1
 800ff0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ff0c:	4b23      	ldr	r3, [pc, #140]	; (800ff9c <SystemInit+0xb0>)
 800ff0e:	2200      	movs	r2, #0
 800ff10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800ff12:	4b22      	ldr	r3, [pc, #136]	; (800ff9c <SystemInit+0xb0>)
 800ff14:	681a      	ldr	r2, [r3, #0]
 800ff16:	4921      	ldr	r1, [pc, #132]	; (800ff9c <SystemInit+0xb0>)
 800ff18:	4b21      	ldr	r3, [pc, #132]	; (800ffa0 <SystemInit+0xb4>)
 800ff1a:	4013      	ands	r3, r2
 800ff1c:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800ff1e:	4b1f      	ldr	r3, [pc, #124]	; (800ff9c <SystemInit+0xb0>)
 800ff20:	2200      	movs	r2, #0
 800ff22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800ff24:	4b1d      	ldr	r3, [pc, #116]	; (800ff9c <SystemInit+0xb0>)
 800ff26:	2200      	movs	r2, #0
 800ff28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800ff2a:	4b1c      	ldr	r3, [pc, #112]	; (800ff9c <SystemInit+0xb0>)
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 800ff30:	4b1a      	ldr	r3, [pc, #104]	; (800ff9c <SystemInit+0xb0>)
 800ff32:	2200      	movs	r2, #0
 800ff34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800ff36:	4b19      	ldr	r3, [pc, #100]	; (800ff9c <SystemInit+0xb0>)
 800ff38:	2200      	movs	r2, #0
 800ff3a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800ff3c:	4b17      	ldr	r3, [pc, #92]	; (800ff9c <SystemInit+0xb0>)
 800ff3e:	2200      	movs	r2, #0
 800ff40:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800ff42:	4b16      	ldr	r3, [pc, #88]	; (800ff9c <SystemInit+0xb0>)
 800ff44:	2200      	movs	r2, #0
 800ff46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 800ff48:	4b14      	ldr	r3, [pc, #80]	; (800ff9c <SystemInit+0xb0>)
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800ff4e:	4b13      	ldr	r3, [pc, #76]	; (800ff9c <SystemInit+0xb0>)
 800ff50:	2200      	movs	r2, #0
 800ff52:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800ff54:	4b11      	ldr	r3, [pc, #68]	; (800ff9c <SystemInit+0xb0>)
 800ff56:	2200      	movs	r2, #0
 800ff58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800ff5a:	4b10      	ldr	r3, [pc, #64]	; (800ff9c <SystemInit+0xb0>)
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800ff60:	4b0e      	ldr	r3, [pc, #56]	; (800ff9c <SystemInit+0xb0>)
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	4a0d      	ldr	r2, [pc, #52]	; (800ff9c <SystemInit+0xb0>)
 800ff66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ff6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800ff6c:	4b0b      	ldr	r3, [pc, #44]	; (800ff9c <SystemInit+0xb0>)
 800ff6e:	2200      	movs	r2, #0
 800ff70:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800ff72:	4b0c      	ldr	r3, [pc, #48]	; (800ffa4 <SystemInit+0xb8>)
 800ff74:	681a      	ldr	r2, [r3, #0]
 800ff76:	4b0c      	ldr	r3, [pc, #48]	; (800ffa8 <SystemInit+0xbc>)
 800ff78:	4013      	ands	r3, r2
 800ff7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ff7e:	d202      	bcs.n	800ff86 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800ff80:	4b0a      	ldr	r3, [pc, #40]	; (800ffac <SystemInit+0xc0>)
 800ff82:	2201      	movs	r2, #1
 800ff84:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ff86:	4b04      	ldr	r3, [pc, #16]	; (800ff98 <SystemInit+0xac>)
 800ff88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ff8c:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800ff8e:	bf00      	nop
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr
 800ff98:	e000ed00 	.word	0xe000ed00
 800ff9c:	58024400 	.word	0x58024400
 800ffa0:	eaf6ed7f 	.word	0xeaf6ed7f
 800ffa4:	5c001000 	.word	0x5c001000
 800ffa8:	ffff0000 	.word	0xffff0000
 800ffac:	51008108 	.word	0x51008108

0800ffb0 <udp_echoclient_connect>:
  * @brief  Connect to UDP echo server
  * @param  None
  * @retval None
  */
void udp_echoclient_connect(void)
{
 800ffb0:	b580      	push	{r7, lr}
 800ffb2:	b082      	sub	sp, #8
 800ffb4:	af00      	add	r7, sp, #0
  ip_addr_t DestIPaddr;
  err_t err;
  
  /* Create a new UDP control block  */
  upcb = udp_new();
 800ffb6:	f7fc fae7 	bl	800c588 <udp_new>
 800ffba:	4602      	mov	r2, r0
 800ffbc:	4b10      	ldr	r3, [pc, #64]	; (8010000 <udp_echoclient_connect+0x50>)
 800ffbe:	601a      	str	r2, [r3, #0]
  
  if (upcb!=NULL)
 800ffc0:	4b0f      	ldr	r3, [pc, #60]	; (8010000 <udp_echoclient_connect+0x50>)
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d016      	beq.n	800fff6 <udp_echoclient_connect+0x46>
  {
    /*assign destination IP address */
    IP4_ADDR( &DestIPaddr, DEST_IP_ADDR0, DEST_IP_ADDR1, DEST_IP_ADDR2, DEST_IP_ADDR3 );
 800ffc8:	4b0e      	ldr	r3, [pc, #56]	; (8010004 <udp_echoclient_connect+0x54>)
 800ffca:	603b      	str	r3, [r7, #0]
    
    /* configure destination IP address and port */
    err= udp_connect(upcb, &DestIPaddr, UDP_SERVER_PORT);
 800ffcc:	4b0c      	ldr	r3, [pc, #48]	; (8010000 <udp_echoclient_connect+0x50>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	4639      	mov	r1, r7
 800ffd2:	f641 6261 	movw	r2, #7777	; 0x1e61
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	f7fc fa6e 	bl	800c4b8 <udp_connect>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	71fb      	strb	r3, [r7, #7]
    
    if (err == ERR_OK)
 800ffe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d106      	bne.n	800fff6 <udp_echoclient_connect+0x46>
    {
      /* Set a receive callback for the upcb */
      udp_recv(upcb, udp_receive_callback, NULL);  
 800ffe8:	4b05      	ldr	r3, [pc, #20]	; (8010000 <udp_echoclient_connect+0x50>)
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	2200      	movs	r2, #0
 800ffee:	4906      	ldr	r1, [pc, #24]	; (8010008 <udp_echoclient_connect+0x58>)
 800fff0:	4618      	mov	r0, r3
 800fff2:	f7fc fab7 	bl	800c564 <udp_recv>
    }
  }
}
 800fff6:	bf00      	nop
 800fff8:	3708      	adds	r7, #8
 800fffa:	46bd      	mov	sp, r7
 800fffc:	bd80      	pop	{r7, pc}
 800fffe:	bf00      	nop
 8010000:	240038c8 	.word	0x240038c8
 8010004:	0e00a8c0 	.word	0x0e00a8c0
 8010008:	0801007d 	.word	0x0801007d

0801000c <udp_echoclient_send>:
  * @param addr the remote IP address from which the packet was received
  * @param port the remote port from which the packet was received
  * @retval None
  */
void udp_echoclient_send(void)
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b082      	sub	sp, #8
 8010010:	af00      	add	r7, sp, #0
  struct pbuf *p;
  
  sprintf((char*)data, "sending udp client message %d", (int)message_count);
 8010012:	4b16      	ldr	r3, [pc, #88]	; (801006c <udp_echoclient_send+0x60>)
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	461a      	mov	r2, r3
 8010018:	4915      	ldr	r1, [pc, #84]	; (8010070 <udp_echoclient_send+0x64>)
 801001a:	4816      	ldr	r0, [pc, #88]	; (8010074 <udp_echoclient_send+0x68>)
 801001c:	f000 fa50 	bl	80104c0 <siprintf>
  
  /* allocate pbuf from pool*/
  p = pbuf_alloc(PBUF_TRANSPORT,strlen((char*)data), PBUF_RAM);
 8010020:	4814      	ldr	r0, [pc, #80]	; (8010074 <udp_echoclient_send+0x68>)
 8010022:	f7f0 f95d 	bl	80002e0 <strlen>
 8010026:	4603      	mov	r3, r0
 8010028:	b29b      	uxth	r3, r3
 801002a:	2200      	movs	r2, #0
 801002c:	4619      	mov	r1, r3
 801002e:	2000      	movs	r0, #0
 8010030:	f7fb f826 	bl	800b080 <pbuf_alloc>
 8010034:	6078      	str	r0, [r7, #4]
  
  if (p != NULL)
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d012      	beq.n	8010062 <udp_echoclient_send+0x56>
  {
    /* copy data to pbuf */
    pbuf_take(p, (char*)data, strlen((char*)data));
 801003c:	480d      	ldr	r0, [pc, #52]	; (8010074 <udp_echoclient_send+0x68>)
 801003e:	f7f0 f94f 	bl	80002e0 <strlen>
 8010042:	4603      	mov	r3, r0
 8010044:	b29b      	uxth	r3, r3
 8010046:	461a      	mov	r2, r3
 8010048:	490a      	ldr	r1, [pc, #40]	; (8010074 <udp_echoclient_send+0x68>)
 801004a:	6878      	ldr	r0, [r7, #4]
 801004c:	f7fb fd86 	bl	800bb5c <pbuf_take>
    
    /* send udp data */
    udp_send(upcb, p); 
 8010050:	4b09      	ldr	r3, [pc, #36]	; (8010078 <udp_echoclient_send+0x6c>)
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	6879      	ldr	r1, [r7, #4]
 8010056:	4618      	mov	r0, r3
 8010058:	f7fc f8a4 	bl	800c1a4 <udp_send>
    
    /* free pbuf */
    pbuf_free(p);
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f7fb fb7d 	bl	800b75c <pbuf_free>
  }
}
 8010062:	bf00      	nop
 8010064:	3708      	adds	r7, #8
 8010066:	46bd      	mov	sp, r7
 8010068:	bd80      	pop	{r7, pc}
 801006a:	bf00      	nop
 801006c:	240001e8 	.word	0x240001e8
 8010070:	0801291c 	.word	0x0801291c
 8010074:	240038cc 	.word	0x240038cc
 8010078:	240038c8 	.word	0x240038c8

0801007c <udp_receive_callback>:
  * @param addr the remote IP address from which the packet was received
  * @param port the remote port from which the packet was received
  * @retval None
  */
void udp_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801007c:	b580      	push	{r7, lr}
 801007e:	b084      	sub	sp, #16
 8010080:	af00      	add	r7, sp, #0
 8010082:	60f8      	str	r0, [r7, #12]
 8010084:	60b9      	str	r1, [r7, #8]
 8010086:	607a      	str	r2, [r7, #4]
 8010088:	603b      	str	r3, [r7, #0]
  /*increment message count */
  message_count++;
 801008a:	4b06      	ldr	r3, [pc, #24]	; (80100a4 <udp_receive_callback+0x28>)
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	3301      	adds	r3, #1
 8010090:	4a04      	ldr	r2, [pc, #16]	; (80100a4 <udp_receive_callback+0x28>)
 8010092:	6013      	str	r3, [r2, #0]
  
  /* Free receive pbuf */
  pbuf_free(p);
 8010094:	6878      	ldr	r0, [r7, #4]
 8010096:	f7fb fb61 	bl	800b75c <pbuf_free>
}
 801009a:	bf00      	nop
 801009c:	3710      	adds	r7, #16
 801009e:	46bd      	mov	sp, r7
 80100a0:	bd80      	pop	{r7, pc}
 80100a2:	bf00      	nop
 80100a4:	240001e8 	.word	0x240001e8

080100a8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80100ac:	4b22      	ldr	r3, [pc, #136]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100ae:	4a23      	ldr	r2, [pc, #140]	; (801013c <MX_USART3_UART_Init+0x94>)
 80100b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80100b2:	4b21      	ldr	r3, [pc, #132]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80100b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80100ba:	4b1f      	ldr	r3, [pc, #124]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100bc:	2200      	movs	r2, #0
 80100be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80100c0:	4b1d      	ldr	r3, [pc, #116]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100c2:	2200      	movs	r2, #0
 80100c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80100c6:	4b1c      	ldr	r3, [pc, #112]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100c8:	2200      	movs	r2, #0
 80100ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80100cc:	4b1a      	ldr	r3, [pc, #104]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100ce:	220c      	movs	r2, #12
 80100d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80100d2:	4b19      	ldr	r3, [pc, #100]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100d4:	2200      	movs	r2, #0
 80100d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80100d8:	4b17      	ldr	r3, [pc, #92]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100da:	2200      	movs	r2, #0
 80100dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80100de:	4b16      	ldr	r3, [pc, #88]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100e0:	2200      	movs	r2, #0
 80100e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80100e4:	4b14      	ldr	r3, [pc, #80]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100e6:	2200      	movs	r2, #0
 80100e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80100ea:	4b13      	ldr	r3, [pc, #76]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100ec:	2200      	movs	r2, #0
 80100ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80100f0:	4811      	ldr	r0, [pc, #68]	; (8010138 <MX_USART3_UART_Init+0x90>)
 80100f2:	f7f6 fe3f 	bl	8006d74 <HAL_UART_Init>
 80100f6:	4603      	mov	r3, r0
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d001      	beq.n	8010100 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80100fc:	f7ff fcb2 	bl	800fa64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8010100:	2100      	movs	r1, #0
 8010102:	480d      	ldr	r0, [pc, #52]	; (8010138 <MX_USART3_UART_Init+0x90>)
 8010104:	f7f9 fcae 	bl	8009a64 <HAL_UARTEx_SetTxFifoThreshold>
 8010108:	4603      	mov	r3, r0
 801010a:	2b00      	cmp	r3, #0
 801010c:	d001      	beq.n	8010112 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 801010e:	f7ff fca9 	bl	800fa64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8010112:	2100      	movs	r1, #0
 8010114:	4808      	ldr	r0, [pc, #32]	; (8010138 <MX_USART3_UART_Init+0x90>)
 8010116:	f7f9 fd3f 	bl	8009b98 <HAL_UARTEx_SetRxFifoThreshold>
 801011a:	4603      	mov	r3, r0
 801011c:	2b00      	cmp	r3, #0
 801011e:	d001      	beq.n	8010124 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8010120:	f7ff fca0 	bl	800fa64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8010124:	4804      	ldr	r0, [pc, #16]	; (8010138 <MX_USART3_UART_Init+0x90>)
 8010126:	f7f9 fc27 	bl	8009978 <HAL_UARTEx_DisableFifoMode>
 801012a:	4603      	mov	r3, r0
 801012c:	2b00      	cmp	r3, #0
 801012e:	d001      	beq.n	8010134 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8010130:	f7ff fc98 	bl	800fa64 <Error_Handler>
  }

}
 8010134:	bf00      	nop
 8010136:	bd80      	pop	{r7, pc}
 8010138:	24003930 	.word	0x24003930
 801013c:	40004800 	.word	0x40004800

08010140 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b08a      	sub	sp, #40	; 0x28
 8010144:	af00      	add	r7, sp, #0
 8010146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010148:	f107 0314 	add.w	r3, r7, #20
 801014c:	2200      	movs	r2, #0
 801014e:	601a      	str	r2, [r3, #0]
 8010150:	605a      	str	r2, [r3, #4]
 8010152:	609a      	str	r2, [r3, #8]
 8010154:	60da      	str	r2, [r3, #12]
 8010156:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	4a1a      	ldr	r2, [pc, #104]	; (80101c8 <HAL_UART_MspInit+0x88>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d12e      	bne.n	80101c0 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8010162:	4b1a      	ldr	r3, [pc, #104]	; (80101cc <HAL_UART_MspInit+0x8c>)
 8010164:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8010168:	4a18      	ldr	r2, [pc, #96]	; (80101cc <HAL_UART_MspInit+0x8c>)
 801016a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801016e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8010172:	4b16      	ldr	r3, [pc, #88]	; (80101cc <HAL_UART_MspInit+0x8c>)
 8010174:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8010178:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801017c:	613b      	str	r3, [r7, #16]
 801017e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8010180:	4b12      	ldr	r3, [pc, #72]	; (80101cc <HAL_UART_MspInit+0x8c>)
 8010182:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8010186:	4a11      	ldr	r2, [pc, #68]	; (80101cc <HAL_UART_MspInit+0x8c>)
 8010188:	f043 0308 	orr.w	r3, r3, #8
 801018c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8010190:	4b0e      	ldr	r3, [pc, #56]	; (80101cc <HAL_UART_MspInit+0x8c>)
 8010192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8010196:	f003 0308 	and.w	r3, r3, #8
 801019a:	60fb      	str	r3, [r7, #12]
 801019c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 801019e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80101a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80101a4:	2302      	movs	r3, #2
 80101a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80101a8:	2300      	movs	r3, #0
 80101aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80101ac:	2300      	movs	r3, #0
 80101ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80101b0:	2307      	movs	r3, #7
 80101b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80101b4:	f107 0314 	add.w	r3, r7, #20
 80101b8:	4619      	mov	r1, r3
 80101ba:	4805      	ldr	r0, [pc, #20]	; (80101d0 <HAL_UART_MspInit+0x90>)
 80101bc:	f7f2 fdb2 	bl	8002d24 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80101c0:	bf00      	nop
 80101c2:	3728      	adds	r7, #40	; 0x28
 80101c4:	46bd      	mov	sp, r7
 80101c6:	bd80      	pop	{r7, pc}
 80101c8:	40004800 	.word	0x40004800
 80101cc:	58024400 	.word	0x58024400
 80101d0:	58020c00 	.word	0x58020c00

080101d4 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80101d8:	4b15      	ldr	r3, [pc, #84]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101da:	4a16      	ldr	r2, [pc, #88]	; (8010234 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80101dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80101de:	4b14      	ldr	r3, [pc, #80]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101e0:	2209      	movs	r2, #9
 80101e2:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80101e4:	4b12      	ldr	r3, [pc, #72]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101e6:	2202      	movs	r2, #2
 80101e8:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80101ea:	4b11      	ldr	r3, [pc, #68]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101ec:	2200      	movs	r2, #0
 80101ee:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80101f0:	4b0f      	ldr	r3, [pc, #60]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101f2:	2202      	movs	r2, #2
 80101f4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80101f6:	4b0e      	ldr	r3, [pc, #56]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101f8:	2201      	movs	r2, #1
 80101fa:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80101fc:	4b0c      	ldr	r3, [pc, #48]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80101fe:	2200      	movs	r2, #0
 8010200:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010202:	4b0b      	ldr	r3, [pc, #44]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8010204:	2200      	movs	r2, #0
 8010206:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8010208:	4b09      	ldr	r3, [pc, #36]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 801020a:	2201      	movs	r2, #1
 801020c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801020e:	4b08      	ldr	r3, [pc, #32]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8010210:	2201      	movs	r2, #1
 8010212:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010214:	4b06      	ldr	r3, [pc, #24]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8010216:	2200      	movs	r2, #0
 8010218:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801021a:	4805      	ldr	r0, [pc, #20]	; (8010230 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 801021c:	f7f3 fb4e 	bl	80038bc <HAL_PCD_Init>
 8010220:	4603      	mov	r3, r0
 8010222:	2b00      	cmp	r3, #0
 8010224:	d001      	beq.n	801022a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8010226:	f7ff fc1d 	bl	800fa64 <Error_Handler>
  }

}
 801022a:	bf00      	nop
 801022c:	bd80      	pop	{r7, pc}
 801022e:	bf00      	nop
 8010230:	240039bc 	.word	0x240039bc
 8010234:	40080000 	.word	0x40080000

08010238 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b08a      	sub	sp, #40	; 0x28
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010240:	f107 0314 	add.w	r3, r7, #20
 8010244:	2200      	movs	r2, #0
 8010246:	601a      	str	r2, [r3, #0]
 8010248:	605a      	str	r2, [r3, #4]
 801024a:	609a      	str	r2, [r3, #8]
 801024c:	60da      	str	r2, [r3, #12]
 801024e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	4a21      	ldr	r2, [pc, #132]	; (80102dc <HAL_PCD_MspInit+0xa4>)
 8010256:	4293      	cmp	r3, r2
 8010258:	d13b      	bne.n	80102d2 <HAL_PCD_MspInit+0x9a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801025a:	4b21      	ldr	r3, [pc, #132]	; (80102e0 <HAL_PCD_MspInit+0xa8>)
 801025c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8010260:	4a1f      	ldr	r2, [pc, #124]	; (80102e0 <HAL_PCD_MspInit+0xa8>)
 8010262:	f043 0301 	orr.w	r3, r3, #1
 8010266:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 801026a:	4b1d      	ldr	r3, [pc, #116]	; (80102e0 <HAL_PCD_MspInit+0xa8>)
 801026c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8010270:	f003 0301 	and.w	r3, r3, #1
 8010274:	613b      	str	r3, [r7, #16]
 8010276:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8010278:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 801027c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801027e:	2302      	movs	r3, #2
 8010280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010282:	2300      	movs	r3, #0
 8010284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010286:	2300      	movs	r3, #0
 8010288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801028a:	230a      	movs	r3, #10
 801028c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801028e:	f107 0314 	add.w	r3, r7, #20
 8010292:	4619      	mov	r1, r3
 8010294:	4813      	ldr	r0, [pc, #76]	; (80102e4 <HAL_PCD_MspInit+0xac>)
 8010296:	f7f2 fd45 	bl	8002d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801029a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801029e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80102a0:	2300      	movs	r3, #0
 80102a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80102a4:	2300      	movs	r3, #0
 80102a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80102a8:	f107 0314 	add.w	r3, r7, #20
 80102ac:	4619      	mov	r1, r3
 80102ae:	480d      	ldr	r0, [pc, #52]	; (80102e4 <HAL_PCD_MspInit+0xac>)
 80102b0:	f7f2 fd38 	bl	8002d24 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80102b4:	4b0a      	ldr	r3, [pc, #40]	; (80102e0 <HAL_PCD_MspInit+0xa8>)
 80102b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80102ba:	4a09      	ldr	r2, [pc, #36]	; (80102e0 <HAL_PCD_MspInit+0xa8>)
 80102bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80102c0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80102c4:	4b06      	ldr	r3, [pc, #24]	; (80102e0 <HAL_PCD_MspInit+0xa8>)
 80102c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80102ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80102ce:	60fb      	str	r3, [r7, #12]
 80102d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80102d2:	bf00      	nop
 80102d4:	3728      	adds	r7, #40	; 0x28
 80102d6:	46bd      	mov	sp, r7
 80102d8:	bd80      	pop	{r7, pc}
 80102da:	bf00      	nop
 80102dc:	40080000 	.word	0x40080000
 80102e0:	58024400 	.word	0x58024400
 80102e4:	58020000 	.word	0x58020000

080102e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80102e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010320 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80102ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80102ee:	e003      	b.n	80102f8 <LoopCopyDataInit>

080102f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80102f0:	4b0c      	ldr	r3, [pc, #48]	; (8010324 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80102f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80102f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80102f6:	3104      	adds	r1, #4

080102f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80102f8:	480b      	ldr	r0, [pc, #44]	; (8010328 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80102fa:	4b0c      	ldr	r3, [pc, #48]	; (801032c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80102fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80102fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010300:	d3f6      	bcc.n	80102f0 <CopyDataInit>
  ldr  r2, =_sbss
 8010302:	4a0b      	ldr	r2, [pc, #44]	; (8010330 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8010304:	e002      	b.n	801030c <LoopFillZerobss>

08010306 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8010306:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010308:	f842 3b04 	str.w	r3, [r2], #4

0801030c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801030c:	4b09      	ldr	r3, [pc, #36]	; (8010334 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801030e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010310:	d3f9      	bcc.n	8010306 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8010312:	f7ff fdeb 	bl	800feec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010316:	f000 f811 	bl	801033c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801031a:	f7ff fa15 	bl	800f748 <main>
  bx  lr    
 801031e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8010320:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8010324:	08012aa8 	.word	0x08012aa8
  ldr  r0, =_sdata
 8010328:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 801032c:	24000098 	.word	0x24000098
  ldr  r2, =_sbss
 8010330:	24000098 	.word	0x24000098
  ldr  r3, = _ebss
 8010334:	24003dc8 	.word	0x24003dc8

08010338 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010338:	e7fe      	b.n	8010338 <ADC3_IRQHandler>
	...

0801033c <__libc_init_array>:
 801033c:	b570      	push	{r4, r5, r6, lr}
 801033e:	4e0d      	ldr	r6, [pc, #52]	; (8010374 <__libc_init_array+0x38>)
 8010340:	4c0d      	ldr	r4, [pc, #52]	; (8010378 <__libc_init_array+0x3c>)
 8010342:	1ba4      	subs	r4, r4, r6
 8010344:	10a4      	asrs	r4, r4, #2
 8010346:	2500      	movs	r5, #0
 8010348:	42a5      	cmp	r5, r4
 801034a:	d109      	bne.n	8010360 <__libc_init_array+0x24>
 801034c:	4e0b      	ldr	r6, [pc, #44]	; (801037c <__libc_init_array+0x40>)
 801034e:	4c0c      	ldr	r4, [pc, #48]	; (8010380 <__libc_init_array+0x44>)
 8010350:	f001 f93c 	bl	80115cc <_init>
 8010354:	1ba4      	subs	r4, r4, r6
 8010356:	10a4      	asrs	r4, r4, #2
 8010358:	2500      	movs	r5, #0
 801035a:	42a5      	cmp	r5, r4
 801035c:	d105      	bne.n	801036a <__libc_init_array+0x2e>
 801035e:	bd70      	pop	{r4, r5, r6, pc}
 8010360:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010364:	4798      	blx	r3
 8010366:	3501      	adds	r5, #1
 8010368:	e7ee      	b.n	8010348 <__libc_init_array+0xc>
 801036a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801036e:	4798      	blx	r3
 8010370:	3501      	adds	r5, #1
 8010372:	e7f2      	b.n	801035a <__libc_init_array+0x1e>
 8010374:	08012aa0 	.word	0x08012aa0
 8010378:	08012aa0 	.word	0x08012aa0
 801037c:	08012aa0 	.word	0x08012aa0
 8010380:	08012aa4 	.word	0x08012aa4

08010384 <memcmp>:
 8010384:	b530      	push	{r4, r5, lr}
 8010386:	2400      	movs	r4, #0
 8010388:	42a2      	cmp	r2, r4
 801038a:	d101      	bne.n	8010390 <memcmp+0xc>
 801038c:	2000      	movs	r0, #0
 801038e:	e007      	b.n	80103a0 <memcmp+0x1c>
 8010390:	5d03      	ldrb	r3, [r0, r4]
 8010392:	3401      	adds	r4, #1
 8010394:	190d      	adds	r5, r1, r4
 8010396:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801039a:	42ab      	cmp	r3, r5
 801039c:	d0f4      	beq.n	8010388 <memcmp+0x4>
 801039e:	1b58      	subs	r0, r3, r5
 80103a0:	bd30      	pop	{r4, r5, pc}

080103a2 <memcpy>:
 80103a2:	b510      	push	{r4, lr}
 80103a4:	1e43      	subs	r3, r0, #1
 80103a6:	440a      	add	r2, r1
 80103a8:	4291      	cmp	r1, r2
 80103aa:	d100      	bne.n	80103ae <memcpy+0xc>
 80103ac:	bd10      	pop	{r4, pc}
 80103ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80103b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80103b6:	e7f7      	b.n	80103a8 <memcpy+0x6>

080103b8 <memset>:
 80103b8:	4402      	add	r2, r0
 80103ba:	4603      	mov	r3, r0
 80103bc:	4293      	cmp	r3, r2
 80103be:	d100      	bne.n	80103c2 <memset+0xa>
 80103c0:	4770      	bx	lr
 80103c2:	f803 1b01 	strb.w	r1, [r3], #1
 80103c6:	e7f9      	b.n	80103bc <memset+0x4>

080103c8 <iprintf>:
 80103c8:	b40f      	push	{r0, r1, r2, r3}
 80103ca:	4b0a      	ldr	r3, [pc, #40]	; (80103f4 <iprintf+0x2c>)
 80103cc:	b513      	push	{r0, r1, r4, lr}
 80103ce:	681c      	ldr	r4, [r3, #0]
 80103d0:	b124      	cbz	r4, 80103dc <iprintf+0x14>
 80103d2:	69a3      	ldr	r3, [r4, #24]
 80103d4:	b913      	cbnz	r3, 80103dc <iprintf+0x14>
 80103d6:	4620      	mov	r0, r4
 80103d8:	f000 fa42 	bl	8010860 <__sinit>
 80103dc:	ab05      	add	r3, sp, #20
 80103de:	9a04      	ldr	r2, [sp, #16]
 80103e0:	68a1      	ldr	r1, [r4, #8]
 80103e2:	9301      	str	r3, [sp, #4]
 80103e4:	4620      	mov	r0, r4
 80103e6:	f000 fd4d 	bl	8010e84 <_vfiprintf_r>
 80103ea:	b002      	add	sp, #8
 80103ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103f0:	b004      	add	sp, #16
 80103f2:	4770      	bx	lr
 80103f4:	24000034 	.word	0x24000034

080103f8 <_puts_r>:
 80103f8:	b570      	push	{r4, r5, r6, lr}
 80103fa:	460e      	mov	r6, r1
 80103fc:	4605      	mov	r5, r0
 80103fe:	b118      	cbz	r0, 8010408 <_puts_r+0x10>
 8010400:	6983      	ldr	r3, [r0, #24]
 8010402:	b90b      	cbnz	r3, 8010408 <_puts_r+0x10>
 8010404:	f000 fa2c 	bl	8010860 <__sinit>
 8010408:	69ab      	ldr	r3, [r5, #24]
 801040a:	68ac      	ldr	r4, [r5, #8]
 801040c:	b913      	cbnz	r3, 8010414 <_puts_r+0x1c>
 801040e:	4628      	mov	r0, r5
 8010410:	f000 fa26 	bl	8010860 <__sinit>
 8010414:	4b23      	ldr	r3, [pc, #140]	; (80104a4 <_puts_r+0xac>)
 8010416:	429c      	cmp	r4, r3
 8010418:	d117      	bne.n	801044a <_puts_r+0x52>
 801041a:	686c      	ldr	r4, [r5, #4]
 801041c:	89a3      	ldrh	r3, [r4, #12]
 801041e:	071b      	lsls	r3, r3, #28
 8010420:	d51d      	bpl.n	801045e <_puts_r+0x66>
 8010422:	6923      	ldr	r3, [r4, #16]
 8010424:	b1db      	cbz	r3, 801045e <_puts_r+0x66>
 8010426:	3e01      	subs	r6, #1
 8010428:	68a3      	ldr	r3, [r4, #8]
 801042a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801042e:	3b01      	subs	r3, #1
 8010430:	60a3      	str	r3, [r4, #8]
 8010432:	b9e9      	cbnz	r1, 8010470 <_puts_r+0x78>
 8010434:	2b00      	cmp	r3, #0
 8010436:	da2e      	bge.n	8010496 <_puts_r+0x9e>
 8010438:	4622      	mov	r2, r4
 801043a:	210a      	movs	r1, #10
 801043c:	4628      	mov	r0, r5
 801043e:	f000 f85f 	bl	8010500 <__swbuf_r>
 8010442:	3001      	adds	r0, #1
 8010444:	d011      	beq.n	801046a <_puts_r+0x72>
 8010446:	200a      	movs	r0, #10
 8010448:	e011      	b.n	801046e <_puts_r+0x76>
 801044a:	4b17      	ldr	r3, [pc, #92]	; (80104a8 <_puts_r+0xb0>)
 801044c:	429c      	cmp	r4, r3
 801044e:	d101      	bne.n	8010454 <_puts_r+0x5c>
 8010450:	68ac      	ldr	r4, [r5, #8]
 8010452:	e7e3      	b.n	801041c <_puts_r+0x24>
 8010454:	4b15      	ldr	r3, [pc, #84]	; (80104ac <_puts_r+0xb4>)
 8010456:	429c      	cmp	r4, r3
 8010458:	bf08      	it	eq
 801045a:	68ec      	ldreq	r4, [r5, #12]
 801045c:	e7de      	b.n	801041c <_puts_r+0x24>
 801045e:	4621      	mov	r1, r4
 8010460:	4628      	mov	r0, r5
 8010462:	f000 f89f 	bl	80105a4 <__swsetup_r>
 8010466:	2800      	cmp	r0, #0
 8010468:	d0dd      	beq.n	8010426 <_puts_r+0x2e>
 801046a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801046e:	bd70      	pop	{r4, r5, r6, pc}
 8010470:	2b00      	cmp	r3, #0
 8010472:	da04      	bge.n	801047e <_puts_r+0x86>
 8010474:	69a2      	ldr	r2, [r4, #24]
 8010476:	429a      	cmp	r2, r3
 8010478:	dc06      	bgt.n	8010488 <_puts_r+0x90>
 801047a:	290a      	cmp	r1, #10
 801047c:	d004      	beq.n	8010488 <_puts_r+0x90>
 801047e:	6823      	ldr	r3, [r4, #0]
 8010480:	1c5a      	adds	r2, r3, #1
 8010482:	6022      	str	r2, [r4, #0]
 8010484:	7019      	strb	r1, [r3, #0]
 8010486:	e7cf      	b.n	8010428 <_puts_r+0x30>
 8010488:	4622      	mov	r2, r4
 801048a:	4628      	mov	r0, r5
 801048c:	f000 f838 	bl	8010500 <__swbuf_r>
 8010490:	3001      	adds	r0, #1
 8010492:	d1c9      	bne.n	8010428 <_puts_r+0x30>
 8010494:	e7e9      	b.n	801046a <_puts_r+0x72>
 8010496:	6823      	ldr	r3, [r4, #0]
 8010498:	200a      	movs	r0, #10
 801049a:	1c5a      	adds	r2, r3, #1
 801049c:	6022      	str	r2, [r4, #0]
 801049e:	7018      	strb	r0, [r3, #0]
 80104a0:	e7e5      	b.n	801046e <_puts_r+0x76>
 80104a2:	bf00      	nop
 80104a4:	08012a24 	.word	0x08012a24
 80104a8:	08012a44 	.word	0x08012a44
 80104ac:	08012a04 	.word	0x08012a04

080104b0 <puts>:
 80104b0:	4b02      	ldr	r3, [pc, #8]	; (80104bc <puts+0xc>)
 80104b2:	4601      	mov	r1, r0
 80104b4:	6818      	ldr	r0, [r3, #0]
 80104b6:	f7ff bf9f 	b.w	80103f8 <_puts_r>
 80104ba:	bf00      	nop
 80104bc:	24000034 	.word	0x24000034

080104c0 <siprintf>:
 80104c0:	b40e      	push	{r1, r2, r3}
 80104c2:	b500      	push	{lr}
 80104c4:	b09c      	sub	sp, #112	; 0x70
 80104c6:	ab1d      	add	r3, sp, #116	; 0x74
 80104c8:	9002      	str	r0, [sp, #8]
 80104ca:	9006      	str	r0, [sp, #24]
 80104cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80104d0:	4809      	ldr	r0, [pc, #36]	; (80104f8 <siprintf+0x38>)
 80104d2:	9107      	str	r1, [sp, #28]
 80104d4:	9104      	str	r1, [sp, #16]
 80104d6:	4909      	ldr	r1, [pc, #36]	; (80104fc <siprintf+0x3c>)
 80104d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80104dc:	9105      	str	r1, [sp, #20]
 80104de:	6800      	ldr	r0, [r0, #0]
 80104e0:	9301      	str	r3, [sp, #4]
 80104e2:	a902      	add	r1, sp, #8
 80104e4:	f000 fbac 	bl	8010c40 <_svfiprintf_r>
 80104e8:	9b02      	ldr	r3, [sp, #8]
 80104ea:	2200      	movs	r2, #0
 80104ec:	701a      	strb	r2, [r3, #0]
 80104ee:	b01c      	add	sp, #112	; 0x70
 80104f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80104f4:	b003      	add	sp, #12
 80104f6:	4770      	bx	lr
 80104f8:	24000034 	.word	0x24000034
 80104fc:	ffff0208 	.word	0xffff0208

08010500 <__swbuf_r>:
 8010500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010502:	460e      	mov	r6, r1
 8010504:	4614      	mov	r4, r2
 8010506:	4605      	mov	r5, r0
 8010508:	b118      	cbz	r0, 8010512 <__swbuf_r+0x12>
 801050a:	6983      	ldr	r3, [r0, #24]
 801050c:	b90b      	cbnz	r3, 8010512 <__swbuf_r+0x12>
 801050e:	f000 f9a7 	bl	8010860 <__sinit>
 8010512:	4b21      	ldr	r3, [pc, #132]	; (8010598 <__swbuf_r+0x98>)
 8010514:	429c      	cmp	r4, r3
 8010516:	d12a      	bne.n	801056e <__swbuf_r+0x6e>
 8010518:	686c      	ldr	r4, [r5, #4]
 801051a:	69a3      	ldr	r3, [r4, #24]
 801051c:	60a3      	str	r3, [r4, #8]
 801051e:	89a3      	ldrh	r3, [r4, #12]
 8010520:	071a      	lsls	r2, r3, #28
 8010522:	d52e      	bpl.n	8010582 <__swbuf_r+0x82>
 8010524:	6923      	ldr	r3, [r4, #16]
 8010526:	b363      	cbz	r3, 8010582 <__swbuf_r+0x82>
 8010528:	6923      	ldr	r3, [r4, #16]
 801052a:	6820      	ldr	r0, [r4, #0]
 801052c:	1ac0      	subs	r0, r0, r3
 801052e:	6963      	ldr	r3, [r4, #20]
 8010530:	b2f6      	uxtb	r6, r6
 8010532:	4283      	cmp	r3, r0
 8010534:	4637      	mov	r7, r6
 8010536:	dc04      	bgt.n	8010542 <__swbuf_r+0x42>
 8010538:	4621      	mov	r1, r4
 801053a:	4628      	mov	r0, r5
 801053c:	f000 f926 	bl	801078c <_fflush_r>
 8010540:	bb28      	cbnz	r0, 801058e <__swbuf_r+0x8e>
 8010542:	68a3      	ldr	r3, [r4, #8]
 8010544:	3b01      	subs	r3, #1
 8010546:	60a3      	str	r3, [r4, #8]
 8010548:	6823      	ldr	r3, [r4, #0]
 801054a:	1c5a      	adds	r2, r3, #1
 801054c:	6022      	str	r2, [r4, #0]
 801054e:	701e      	strb	r6, [r3, #0]
 8010550:	6963      	ldr	r3, [r4, #20]
 8010552:	3001      	adds	r0, #1
 8010554:	4283      	cmp	r3, r0
 8010556:	d004      	beq.n	8010562 <__swbuf_r+0x62>
 8010558:	89a3      	ldrh	r3, [r4, #12]
 801055a:	07db      	lsls	r3, r3, #31
 801055c:	d519      	bpl.n	8010592 <__swbuf_r+0x92>
 801055e:	2e0a      	cmp	r6, #10
 8010560:	d117      	bne.n	8010592 <__swbuf_r+0x92>
 8010562:	4621      	mov	r1, r4
 8010564:	4628      	mov	r0, r5
 8010566:	f000 f911 	bl	801078c <_fflush_r>
 801056a:	b190      	cbz	r0, 8010592 <__swbuf_r+0x92>
 801056c:	e00f      	b.n	801058e <__swbuf_r+0x8e>
 801056e:	4b0b      	ldr	r3, [pc, #44]	; (801059c <__swbuf_r+0x9c>)
 8010570:	429c      	cmp	r4, r3
 8010572:	d101      	bne.n	8010578 <__swbuf_r+0x78>
 8010574:	68ac      	ldr	r4, [r5, #8]
 8010576:	e7d0      	b.n	801051a <__swbuf_r+0x1a>
 8010578:	4b09      	ldr	r3, [pc, #36]	; (80105a0 <__swbuf_r+0xa0>)
 801057a:	429c      	cmp	r4, r3
 801057c:	bf08      	it	eq
 801057e:	68ec      	ldreq	r4, [r5, #12]
 8010580:	e7cb      	b.n	801051a <__swbuf_r+0x1a>
 8010582:	4621      	mov	r1, r4
 8010584:	4628      	mov	r0, r5
 8010586:	f000 f80d 	bl	80105a4 <__swsetup_r>
 801058a:	2800      	cmp	r0, #0
 801058c:	d0cc      	beq.n	8010528 <__swbuf_r+0x28>
 801058e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010592:	4638      	mov	r0, r7
 8010594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010596:	bf00      	nop
 8010598:	08012a24 	.word	0x08012a24
 801059c:	08012a44 	.word	0x08012a44
 80105a0:	08012a04 	.word	0x08012a04

080105a4 <__swsetup_r>:
 80105a4:	4b32      	ldr	r3, [pc, #200]	; (8010670 <__swsetup_r+0xcc>)
 80105a6:	b570      	push	{r4, r5, r6, lr}
 80105a8:	681d      	ldr	r5, [r3, #0]
 80105aa:	4606      	mov	r6, r0
 80105ac:	460c      	mov	r4, r1
 80105ae:	b125      	cbz	r5, 80105ba <__swsetup_r+0x16>
 80105b0:	69ab      	ldr	r3, [r5, #24]
 80105b2:	b913      	cbnz	r3, 80105ba <__swsetup_r+0x16>
 80105b4:	4628      	mov	r0, r5
 80105b6:	f000 f953 	bl	8010860 <__sinit>
 80105ba:	4b2e      	ldr	r3, [pc, #184]	; (8010674 <__swsetup_r+0xd0>)
 80105bc:	429c      	cmp	r4, r3
 80105be:	d10f      	bne.n	80105e0 <__swsetup_r+0x3c>
 80105c0:	686c      	ldr	r4, [r5, #4]
 80105c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105c6:	b29a      	uxth	r2, r3
 80105c8:	0715      	lsls	r5, r2, #28
 80105ca:	d42c      	bmi.n	8010626 <__swsetup_r+0x82>
 80105cc:	06d0      	lsls	r0, r2, #27
 80105ce:	d411      	bmi.n	80105f4 <__swsetup_r+0x50>
 80105d0:	2209      	movs	r2, #9
 80105d2:	6032      	str	r2, [r6, #0]
 80105d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80105d8:	81a3      	strh	r3, [r4, #12]
 80105da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80105de:	e03e      	b.n	801065e <__swsetup_r+0xba>
 80105e0:	4b25      	ldr	r3, [pc, #148]	; (8010678 <__swsetup_r+0xd4>)
 80105e2:	429c      	cmp	r4, r3
 80105e4:	d101      	bne.n	80105ea <__swsetup_r+0x46>
 80105e6:	68ac      	ldr	r4, [r5, #8]
 80105e8:	e7eb      	b.n	80105c2 <__swsetup_r+0x1e>
 80105ea:	4b24      	ldr	r3, [pc, #144]	; (801067c <__swsetup_r+0xd8>)
 80105ec:	429c      	cmp	r4, r3
 80105ee:	bf08      	it	eq
 80105f0:	68ec      	ldreq	r4, [r5, #12]
 80105f2:	e7e6      	b.n	80105c2 <__swsetup_r+0x1e>
 80105f4:	0751      	lsls	r1, r2, #29
 80105f6:	d512      	bpl.n	801061e <__swsetup_r+0x7a>
 80105f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80105fa:	b141      	cbz	r1, 801060e <__swsetup_r+0x6a>
 80105fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010600:	4299      	cmp	r1, r3
 8010602:	d002      	beq.n	801060a <__swsetup_r+0x66>
 8010604:	4630      	mov	r0, r6
 8010606:	f000 fa19 	bl	8010a3c <_free_r>
 801060a:	2300      	movs	r3, #0
 801060c:	6363      	str	r3, [r4, #52]	; 0x34
 801060e:	89a3      	ldrh	r3, [r4, #12]
 8010610:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010614:	81a3      	strh	r3, [r4, #12]
 8010616:	2300      	movs	r3, #0
 8010618:	6063      	str	r3, [r4, #4]
 801061a:	6923      	ldr	r3, [r4, #16]
 801061c:	6023      	str	r3, [r4, #0]
 801061e:	89a3      	ldrh	r3, [r4, #12]
 8010620:	f043 0308 	orr.w	r3, r3, #8
 8010624:	81a3      	strh	r3, [r4, #12]
 8010626:	6923      	ldr	r3, [r4, #16]
 8010628:	b94b      	cbnz	r3, 801063e <__swsetup_r+0x9a>
 801062a:	89a3      	ldrh	r3, [r4, #12]
 801062c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010634:	d003      	beq.n	801063e <__swsetup_r+0x9a>
 8010636:	4621      	mov	r1, r4
 8010638:	4630      	mov	r0, r6
 801063a:	f000 f9bf 	bl	80109bc <__smakebuf_r>
 801063e:	89a2      	ldrh	r2, [r4, #12]
 8010640:	f012 0301 	ands.w	r3, r2, #1
 8010644:	d00c      	beq.n	8010660 <__swsetup_r+0xbc>
 8010646:	2300      	movs	r3, #0
 8010648:	60a3      	str	r3, [r4, #8]
 801064a:	6963      	ldr	r3, [r4, #20]
 801064c:	425b      	negs	r3, r3
 801064e:	61a3      	str	r3, [r4, #24]
 8010650:	6923      	ldr	r3, [r4, #16]
 8010652:	b953      	cbnz	r3, 801066a <__swsetup_r+0xc6>
 8010654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010658:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801065c:	d1ba      	bne.n	80105d4 <__swsetup_r+0x30>
 801065e:	bd70      	pop	{r4, r5, r6, pc}
 8010660:	0792      	lsls	r2, r2, #30
 8010662:	bf58      	it	pl
 8010664:	6963      	ldrpl	r3, [r4, #20]
 8010666:	60a3      	str	r3, [r4, #8]
 8010668:	e7f2      	b.n	8010650 <__swsetup_r+0xac>
 801066a:	2000      	movs	r0, #0
 801066c:	e7f7      	b.n	801065e <__swsetup_r+0xba>
 801066e:	bf00      	nop
 8010670:	24000034 	.word	0x24000034
 8010674:	08012a24 	.word	0x08012a24
 8010678:	08012a44 	.word	0x08012a44
 801067c:	08012a04 	.word	0x08012a04

08010680 <__sflush_r>:
 8010680:	898a      	ldrh	r2, [r1, #12]
 8010682:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010686:	4605      	mov	r5, r0
 8010688:	0710      	lsls	r0, r2, #28
 801068a:	460c      	mov	r4, r1
 801068c:	d458      	bmi.n	8010740 <__sflush_r+0xc0>
 801068e:	684b      	ldr	r3, [r1, #4]
 8010690:	2b00      	cmp	r3, #0
 8010692:	dc05      	bgt.n	80106a0 <__sflush_r+0x20>
 8010694:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010696:	2b00      	cmp	r3, #0
 8010698:	dc02      	bgt.n	80106a0 <__sflush_r+0x20>
 801069a:	2000      	movs	r0, #0
 801069c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106a2:	2e00      	cmp	r6, #0
 80106a4:	d0f9      	beq.n	801069a <__sflush_r+0x1a>
 80106a6:	2300      	movs	r3, #0
 80106a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80106ac:	682f      	ldr	r7, [r5, #0]
 80106ae:	6a21      	ldr	r1, [r4, #32]
 80106b0:	602b      	str	r3, [r5, #0]
 80106b2:	d032      	beq.n	801071a <__sflush_r+0x9a>
 80106b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80106b6:	89a3      	ldrh	r3, [r4, #12]
 80106b8:	075a      	lsls	r2, r3, #29
 80106ba:	d505      	bpl.n	80106c8 <__sflush_r+0x48>
 80106bc:	6863      	ldr	r3, [r4, #4]
 80106be:	1ac0      	subs	r0, r0, r3
 80106c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80106c2:	b10b      	cbz	r3, 80106c8 <__sflush_r+0x48>
 80106c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80106c6:	1ac0      	subs	r0, r0, r3
 80106c8:	2300      	movs	r3, #0
 80106ca:	4602      	mov	r2, r0
 80106cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106ce:	6a21      	ldr	r1, [r4, #32]
 80106d0:	4628      	mov	r0, r5
 80106d2:	47b0      	blx	r6
 80106d4:	1c43      	adds	r3, r0, #1
 80106d6:	89a3      	ldrh	r3, [r4, #12]
 80106d8:	d106      	bne.n	80106e8 <__sflush_r+0x68>
 80106da:	6829      	ldr	r1, [r5, #0]
 80106dc:	291d      	cmp	r1, #29
 80106de:	d848      	bhi.n	8010772 <__sflush_r+0xf2>
 80106e0:	4a29      	ldr	r2, [pc, #164]	; (8010788 <__sflush_r+0x108>)
 80106e2:	40ca      	lsrs	r2, r1
 80106e4:	07d6      	lsls	r6, r2, #31
 80106e6:	d544      	bpl.n	8010772 <__sflush_r+0xf2>
 80106e8:	2200      	movs	r2, #0
 80106ea:	6062      	str	r2, [r4, #4]
 80106ec:	04d9      	lsls	r1, r3, #19
 80106ee:	6922      	ldr	r2, [r4, #16]
 80106f0:	6022      	str	r2, [r4, #0]
 80106f2:	d504      	bpl.n	80106fe <__sflush_r+0x7e>
 80106f4:	1c42      	adds	r2, r0, #1
 80106f6:	d101      	bne.n	80106fc <__sflush_r+0x7c>
 80106f8:	682b      	ldr	r3, [r5, #0]
 80106fa:	b903      	cbnz	r3, 80106fe <__sflush_r+0x7e>
 80106fc:	6560      	str	r0, [r4, #84]	; 0x54
 80106fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010700:	602f      	str	r7, [r5, #0]
 8010702:	2900      	cmp	r1, #0
 8010704:	d0c9      	beq.n	801069a <__sflush_r+0x1a>
 8010706:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801070a:	4299      	cmp	r1, r3
 801070c:	d002      	beq.n	8010714 <__sflush_r+0x94>
 801070e:	4628      	mov	r0, r5
 8010710:	f000 f994 	bl	8010a3c <_free_r>
 8010714:	2000      	movs	r0, #0
 8010716:	6360      	str	r0, [r4, #52]	; 0x34
 8010718:	e7c0      	b.n	801069c <__sflush_r+0x1c>
 801071a:	2301      	movs	r3, #1
 801071c:	4628      	mov	r0, r5
 801071e:	47b0      	blx	r6
 8010720:	1c41      	adds	r1, r0, #1
 8010722:	d1c8      	bne.n	80106b6 <__sflush_r+0x36>
 8010724:	682b      	ldr	r3, [r5, #0]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d0c5      	beq.n	80106b6 <__sflush_r+0x36>
 801072a:	2b1d      	cmp	r3, #29
 801072c:	d001      	beq.n	8010732 <__sflush_r+0xb2>
 801072e:	2b16      	cmp	r3, #22
 8010730:	d101      	bne.n	8010736 <__sflush_r+0xb6>
 8010732:	602f      	str	r7, [r5, #0]
 8010734:	e7b1      	b.n	801069a <__sflush_r+0x1a>
 8010736:	89a3      	ldrh	r3, [r4, #12]
 8010738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801073c:	81a3      	strh	r3, [r4, #12]
 801073e:	e7ad      	b.n	801069c <__sflush_r+0x1c>
 8010740:	690f      	ldr	r7, [r1, #16]
 8010742:	2f00      	cmp	r7, #0
 8010744:	d0a9      	beq.n	801069a <__sflush_r+0x1a>
 8010746:	0793      	lsls	r3, r2, #30
 8010748:	680e      	ldr	r6, [r1, #0]
 801074a:	bf08      	it	eq
 801074c:	694b      	ldreq	r3, [r1, #20]
 801074e:	600f      	str	r7, [r1, #0]
 8010750:	bf18      	it	ne
 8010752:	2300      	movne	r3, #0
 8010754:	eba6 0807 	sub.w	r8, r6, r7
 8010758:	608b      	str	r3, [r1, #8]
 801075a:	f1b8 0f00 	cmp.w	r8, #0
 801075e:	dd9c      	ble.n	801069a <__sflush_r+0x1a>
 8010760:	4643      	mov	r3, r8
 8010762:	463a      	mov	r2, r7
 8010764:	6a21      	ldr	r1, [r4, #32]
 8010766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010768:	4628      	mov	r0, r5
 801076a:	47b0      	blx	r6
 801076c:	2800      	cmp	r0, #0
 801076e:	dc06      	bgt.n	801077e <__sflush_r+0xfe>
 8010770:	89a3      	ldrh	r3, [r4, #12]
 8010772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010776:	81a3      	strh	r3, [r4, #12]
 8010778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801077c:	e78e      	b.n	801069c <__sflush_r+0x1c>
 801077e:	4407      	add	r7, r0
 8010780:	eba8 0800 	sub.w	r8, r8, r0
 8010784:	e7e9      	b.n	801075a <__sflush_r+0xda>
 8010786:	bf00      	nop
 8010788:	20400001 	.word	0x20400001

0801078c <_fflush_r>:
 801078c:	b538      	push	{r3, r4, r5, lr}
 801078e:	690b      	ldr	r3, [r1, #16]
 8010790:	4605      	mov	r5, r0
 8010792:	460c      	mov	r4, r1
 8010794:	b1db      	cbz	r3, 80107ce <_fflush_r+0x42>
 8010796:	b118      	cbz	r0, 80107a0 <_fflush_r+0x14>
 8010798:	6983      	ldr	r3, [r0, #24]
 801079a:	b90b      	cbnz	r3, 80107a0 <_fflush_r+0x14>
 801079c:	f000 f860 	bl	8010860 <__sinit>
 80107a0:	4b0c      	ldr	r3, [pc, #48]	; (80107d4 <_fflush_r+0x48>)
 80107a2:	429c      	cmp	r4, r3
 80107a4:	d109      	bne.n	80107ba <_fflush_r+0x2e>
 80107a6:	686c      	ldr	r4, [r5, #4]
 80107a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107ac:	b17b      	cbz	r3, 80107ce <_fflush_r+0x42>
 80107ae:	4621      	mov	r1, r4
 80107b0:	4628      	mov	r0, r5
 80107b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80107b6:	f7ff bf63 	b.w	8010680 <__sflush_r>
 80107ba:	4b07      	ldr	r3, [pc, #28]	; (80107d8 <_fflush_r+0x4c>)
 80107bc:	429c      	cmp	r4, r3
 80107be:	d101      	bne.n	80107c4 <_fflush_r+0x38>
 80107c0:	68ac      	ldr	r4, [r5, #8]
 80107c2:	e7f1      	b.n	80107a8 <_fflush_r+0x1c>
 80107c4:	4b05      	ldr	r3, [pc, #20]	; (80107dc <_fflush_r+0x50>)
 80107c6:	429c      	cmp	r4, r3
 80107c8:	bf08      	it	eq
 80107ca:	68ec      	ldreq	r4, [r5, #12]
 80107cc:	e7ec      	b.n	80107a8 <_fflush_r+0x1c>
 80107ce:	2000      	movs	r0, #0
 80107d0:	bd38      	pop	{r3, r4, r5, pc}
 80107d2:	bf00      	nop
 80107d4:	08012a24 	.word	0x08012a24
 80107d8:	08012a44 	.word	0x08012a44
 80107dc:	08012a04 	.word	0x08012a04

080107e0 <std>:
 80107e0:	2300      	movs	r3, #0
 80107e2:	b510      	push	{r4, lr}
 80107e4:	4604      	mov	r4, r0
 80107e6:	e9c0 3300 	strd	r3, r3, [r0]
 80107ea:	6083      	str	r3, [r0, #8]
 80107ec:	8181      	strh	r1, [r0, #12]
 80107ee:	6643      	str	r3, [r0, #100]	; 0x64
 80107f0:	81c2      	strh	r2, [r0, #14]
 80107f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80107f6:	6183      	str	r3, [r0, #24]
 80107f8:	4619      	mov	r1, r3
 80107fa:	2208      	movs	r2, #8
 80107fc:	305c      	adds	r0, #92	; 0x5c
 80107fe:	f7ff fddb 	bl	80103b8 <memset>
 8010802:	4b05      	ldr	r3, [pc, #20]	; (8010818 <std+0x38>)
 8010804:	6263      	str	r3, [r4, #36]	; 0x24
 8010806:	4b05      	ldr	r3, [pc, #20]	; (801081c <std+0x3c>)
 8010808:	62a3      	str	r3, [r4, #40]	; 0x28
 801080a:	4b05      	ldr	r3, [pc, #20]	; (8010820 <std+0x40>)
 801080c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801080e:	4b05      	ldr	r3, [pc, #20]	; (8010824 <std+0x44>)
 8010810:	6224      	str	r4, [r4, #32]
 8010812:	6323      	str	r3, [r4, #48]	; 0x30
 8010814:	bd10      	pop	{r4, pc}
 8010816:	bf00      	nop
 8010818:	080113e1 	.word	0x080113e1
 801081c:	08011403 	.word	0x08011403
 8010820:	0801143b 	.word	0x0801143b
 8010824:	0801145f 	.word	0x0801145f

08010828 <_cleanup_r>:
 8010828:	4901      	ldr	r1, [pc, #4]	; (8010830 <_cleanup_r+0x8>)
 801082a:	f000 b885 	b.w	8010938 <_fwalk_reent>
 801082e:	bf00      	nop
 8010830:	0801078d 	.word	0x0801078d

08010834 <__sfmoreglue>:
 8010834:	b570      	push	{r4, r5, r6, lr}
 8010836:	1e4a      	subs	r2, r1, #1
 8010838:	2568      	movs	r5, #104	; 0x68
 801083a:	4355      	muls	r5, r2
 801083c:	460e      	mov	r6, r1
 801083e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010842:	f000 f949 	bl	8010ad8 <_malloc_r>
 8010846:	4604      	mov	r4, r0
 8010848:	b140      	cbz	r0, 801085c <__sfmoreglue+0x28>
 801084a:	2100      	movs	r1, #0
 801084c:	e9c0 1600 	strd	r1, r6, [r0]
 8010850:	300c      	adds	r0, #12
 8010852:	60a0      	str	r0, [r4, #8]
 8010854:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010858:	f7ff fdae 	bl	80103b8 <memset>
 801085c:	4620      	mov	r0, r4
 801085e:	bd70      	pop	{r4, r5, r6, pc}

08010860 <__sinit>:
 8010860:	6983      	ldr	r3, [r0, #24]
 8010862:	b510      	push	{r4, lr}
 8010864:	4604      	mov	r4, r0
 8010866:	bb33      	cbnz	r3, 80108b6 <__sinit+0x56>
 8010868:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801086c:	6503      	str	r3, [r0, #80]	; 0x50
 801086e:	4b12      	ldr	r3, [pc, #72]	; (80108b8 <__sinit+0x58>)
 8010870:	4a12      	ldr	r2, [pc, #72]	; (80108bc <__sinit+0x5c>)
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	6282      	str	r2, [r0, #40]	; 0x28
 8010876:	4298      	cmp	r0, r3
 8010878:	bf04      	itt	eq
 801087a:	2301      	moveq	r3, #1
 801087c:	6183      	streq	r3, [r0, #24]
 801087e:	f000 f81f 	bl	80108c0 <__sfp>
 8010882:	6060      	str	r0, [r4, #4]
 8010884:	4620      	mov	r0, r4
 8010886:	f000 f81b 	bl	80108c0 <__sfp>
 801088a:	60a0      	str	r0, [r4, #8]
 801088c:	4620      	mov	r0, r4
 801088e:	f000 f817 	bl	80108c0 <__sfp>
 8010892:	2200      	movs	r2, #0
 8010894:	60e0      	str	r0, [r4, #12]
 8010896:	2104      	movs	r1, #4
 8010898:	6860      	ldr	r0, [r4, #4]
 801089a:	f7ff ffa1 	bl	80107e0 <std>
 801089e:	2201      	movs	r2, #1
 80108a0:	2109      	movs	r1, #9
 80108a2:	68a0      	ldr	r0, [r4, #8]
 80108a4:	f7ff ff9c 	bl	80107e0 <std>
 80108a8:	2202      	movs	r2, #2
 80108aa:	2112      	movs	r1, #18
 80108ac:	68e0      	ldr	r0, [r4, #12]
 80108ae:	f7ff ff97 	bl	80107e0 <std>
 80108b2:	2301      	movs	r3, #1
 80108b4:	61a3      	str	r3, [r4, #24]
 80108b6:	bd10      	pop	{r4, pc}
 80108b8:	08012a00 	.word	0x08012a00
 80108bc:	08010829 	.word	0x08010829

080108c0 <__sfp>:
 80108c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108c2:	4b1b      	ldr	r3, [pc, #108]	; (8010930 <__sfp+0x70>)
 80108c4:	681e      	ldr	r6, [r3, #0]
 80108c6:	69b3      	ldr	r3, [r6, #24]
 80108c8:	4607      	mov	r7, r0
 80108ca:	b913      	cbnz	r3, 80108d2 <__sfp+0x12>
 80108cc:	4630      	mov	r0, r6
 80108ce:	f7ff ffc7 	bl	8010860 <__sinit>
 80108d2:	3648      	adds	r6, #72	; 0x48
 80108d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80108d8:	3b01      	subs	r3, #1
 80108da:	d503      	bpl.n	80108e4 <__sfp+0x24>
 80108dc:	6833      	ldr	r3, [r6, #0]
 80108de:	b133      	cbz	r3, 80108ee <__sfp+0x2e>
 80108e0:	6836      	ldr	r6, [r6, #0]
 80108e2:	e7f7      	b.n	80108d4 <__sfp+0x14>
 80108e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80108e8:	b16d      	cbz	r5, 8010906 <__sfp+0x46>
 80108ea:	3468      	adds	r4, #104	; 0x68
 80108ec:	e7f4      	b.n	80108d8 <__sfp+0x18>
 80108ee:	2104      	movs	r1, #4
 80108f0:	4638      	mov	r0, r7
 80108f2:	f7ff ff9f 	bl	8010834 <__sfmoreglue>
 80108f6:	6030      	str	r0, [r6, #0]
 80108f8:	2800      	cmp	r0, #0
 80108fa:	d1f1      	bne.n	80108e0 <__sfp+0x20>
 80108fc:	230c      	movs	r3, #12
 80108fe:	603b      	str	r3, [r7, #0]
 8010900:	4604      	mov	r4, r0
 8010902:	4620      	mov	r0, r4
 8010904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010906:	4b0b      	ldr	r3, [pc, #44]	; (8010934 <__sfp+0x74>)
 8010908:	6665      	str	r5, [r4, #100]	; 0x64
 801090a:	e9c4 5500 	strd	r5, r5, [r4]
 801090e:	60a5      	str	r5, [r4, #8]
 8010910:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010914:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010918:	2208      	movs	r2, #8
 801091a:	4629      	mov	r1, r5
 801091c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010920:	f7ff fd4a 	bl	80103b8 <memset>
 8010924:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010928:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801092c:	e7e9      	b.n	8010902 <__sfp+0x42>
 801092e:	bf00      	nop
 8010930:	08012a00 	.word	0x08012a00
 8010934:	ffff0001 	.word	0xffff0001

08010938 <_fwalk_reent>:
 8010938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801093c:	4680      	mov	r8, r0
 801093e:	4689      	mov	r9, r1
 8010940:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010944:	2600      	movs	r6, #0
 8010946:	b914      	cbnz	r4, 801094e <_fwalk_reent+0x16>
 8010948:	4630      	mov	r0, r6
 801094a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801094e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010952:	3f01      	subs	r7, #1
 8010954:	d501      	bpl.n	801095a <_fwalk_reent+0x22>
 8010956:	6824      	ldr	r4, [r4, #0]
 8010958:	e7f5      	b.n	8010946 <_fwalk_reent+0xe>
 801095a:	89ab      	ldrh	r3, [r5, #12]
 801095c:	2b01      	cmp	r3, #1
 801095e:	d907      	bls.n	8010970 <_fwalk_reent+0x38>
 8010960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010964:	3301      	adds	r3, #1
 8010966:	d003      	beq.n	8010970 <_fwalk_reent+0x38>
 8010968:	4629      	mov	r1, r5
 801096a:	4640      	mov	r0, r8
 801096c:	47c8      	blx	r9
 801096e:	4306      	orrs	r6, r0
 8010970:	3568      	adds	r5, #104	; 0x68
 8010972:	e7ee      	b.n	8010952 <_fwalk_reent+0x1a>

08010974 <__swhatbuf_r>:
 8010974:	b570      	push	{r4, r5, r6, lr}
 8010976:	460e      	mov	r6, r1
 8010978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801097c:	2900      	cmp	r1, #0
 801097e:	b096      	sub	sp, #88	; 0x58
 8010980:	4614      	mov	r4, r2
 8010982:	461d      	mov	r5, r3
 8010984:	da07      	bge.n	8010996 <__swhatbuf_r+0x22>
 8010986:	2300      	movs	r3, #0
 8010988:	602b      	str	r3, [r5, #0]
 801098a:	89b3      	ldrh	r3, [r6, #12]
 801098c:	061a      	lsls	r2, r3, #24
 801098e:	d410      	bmi.n	80109b2 <__swhatbuf_r+0x3e>
 8010990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010994:	e00e      	b.n	80109b4 <__swhatbuf_r+0x40>
 8010996:	466a      	mov	r2, sp
 8010998:	f000 fd88 	bl	80114ac <_fstat_r>
 801099c:	2800      	cmp	r0, #0
 801099e:	dbf2      	blt.n	8010986 <__swhatbuf_r+0x12>
 80109a0:	9a01      	ldr	r2, [sp, #4]
 80109a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80109a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80109aa:	425a      	negs	r2, r3
 80109ac:	415a      	adcs	r2, r3
 80109ae:	602a      	str	r2, [r5, #0]
 80109b0:	e7ee      	b.n	8010990 <__swhatbuf_r+0x1c>
 80109b2:	2340      	movs	r3, #64	; 0x40
 80109b4:	2000      	movs	r0, #0
 80109b6:	6023      	str	r3, [r4, #0]
 80109b8:	b016      	add	sp, #88	; 0x58
 80109ba:	bd70      	pop	{r4, r5, r6, pc}

080109bc <__smakebuf_r>:
 80109bc:	898b      	ldrh	r3, [r1, #12]
 80109be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80109c0:	079d      	lsls	r5, r3, #30
 80109c2:	4606      	mov	r6, r0
 80109c4:	460c      	mov	r4, r1
 80109c6:	d507      	bpl.n	80109d8 <__smakebuf_r+0x1c>
 80109c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80109cc:	6023      	str	r3, [r4, #0]
 80109ce:	6123      	str	r3, [r4, #16]
 80109d0:	2301      	movs	r3, #1
 80109d2:	6163      	str	r3, [r4, #20]
 80109d4:	b002      	add	sp, #8
 80109d6:	bd70      	pop	{r4, r5, r6, pc}
 80109d8:	ab01      	add	r3, sp, #4
 80109da:	466a      	mov	r2, sp
 80109dc:	f7ff ffca 	bl	8010974 <__swhatbuf_r>
 80109e0:	9900      	ldr	r1, [sp, #0]
 80109e2:	4605      	mov	r5, r0
 80109e4:	4630      	mov	r0, r6
 80109e6:	f000 f877 	bl	8010ad8 <_malloc_r>
 80109ea:	b948      	cbnz	r0, 8010a00 <__smakebuf_r+0x44>
 80109ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109f0:	059a      	lsls	r2, r3, #22
 80109f2:	d4ef      	bmi.n	80109d4 <__smakebuf_r+0x18>
 80109f4:	f023 0303 	bic.w	r3, r3, #3
 80109f8:	f043 0302 	orr.w	r3, r3, #2
 80109fc:	81a3      	strh	r3, [r4, #12]
 80109fe:	e7e3      	b.n	80109c8 <__smakebuf_r+0xc>
 8010a00:	4b0d      	ldr	r3, [pc, #52]	; (8010a38 <__smakebuf_r+0x7c>)
 8010a02:	62b3      	str	r3, [r6, #40]	; 0x28
 8010a04:	89a3      	ldrh	r3, [r4, #12]
 8010a06:	6020      	str	r0, [r4, #0]
 8010a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a0c:	81a3      	strh	r3, [r4, #12]
 8010a0e:	9b00      	ldr	r3, [sp, #0]
 8010a10:	6163      	str	r3, [r4, #20]
 8010a12:	9b01      	ldr	r3, [sp, #4]
 8010a14:	6120      	str	r0, [r4, #16]
 8010a16:	b15b      	cbz	r3, 8010a30 <__smakebuf_r+0x74>
 8010a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a1c:	4630      	mov	r0, r6
 8010a1e:	f000 fd57 	bl	80114d0 <_isatty_r>
 8010a22:	b128      	cbz	r0, 8010a30 <__smakebuf_r+0x74>
 8010a24:	89a3      	ldrh	r3, [r4, #12]
 8010a26:	f023 0303 	bic.w	r3, r3, #3
 8010a2a:	f043 0301 	orr.w	r3, r3, #1
 8010a2e:	81a3      	strh	r3, [r4, #12]
 8010a30:	89a3      	ldrh	r3, [r4, #12]
 8010a32:	431d      	orrs	r5, r3
 8010a34:	81a5      	strh	r5, [r4, #12]
 8010a36:	e7cd      	b.n	80109d4 <__smakebuf_r+0x18>
 8010a38:	08010829 	.word	0x08010829

08010a3c <_free_r>:
 8010a3c:	b538      	push	{r3, r4, r5, lr}
 8010a3e:	4605      	mov	r5, r0
 8010a40:	2900      	cmp	r1, #0
 8010a42:	d045      	beq.n	8010ad0 <_free_r+0x94>
 8010a44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a48:	1f0c      	subs	r4, r1, #4
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	bfb8      	it	lt
 8010a4e:	18e4      	addlt	r4, r4, r3
 8010a50:	f000 fd79 	bl	8011546 <__malloc_lock>
 8010a54:	4a1f      	ldr	r2, [pc, #124]	; (8010ad4 <_free_r+0x98>)
 8010a56:	6813      	ldr	r3, [r2, #0]
 8010a58:	4610      	mov	r0, r2
 8010a5a:	b933      	cbnz	r3, 8010a6a <_free_r+0x2e>
 8010a5c:	6063      	str	r3, [r4, #4]
 8010a5e:	6014      	str	r4, [r2, #0]
 8010a60:	4628      	mov	r0, r5
 8010a62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a66:	f000 bd6f 	b.w	8011548 <__malloc_unlock>
 8010a6a:	42a3      	cmp	r3, r4
 8010a6c:	d90c      	bls.n	8010a88 <_free_r+0x4c>
 8010a6e:	6821      	ldr	r1, [r4, #0]
 8010a70:	1862      	adds	r2, r4, r1
 8010a72:	4293      	cmp	r3, r2
 8010a74:	bf04      	itt	eq
 8010a76:	681a      	ldreq	r2, [r3, #0]
 8010a78:	685b      	ldreq	r3, [r3, #4]
 8010a7a:	6063      	str	r3, [r4, #4]
 8010a7c:	bf04      	itt	eq
 8010a7e:	1852      	addeq	r2, r2, r1
 8010a80:	6022      	streq	r2, [r4, #0]
 8010a82:	6004      	str	r4, [r0, #0]
 8010a84:	e7ec      	b.n	8010a60 <_free_r+0x24>
 8010a86:	4613      	mov	r3, r2
 8010a88:	685a      	ldr	r2, [r3, #4]
 8010a8a:	b10a      	cbz	r2, 8010a90 <_free_r+0x54>
 8010a8c:	42a2      	cmp	r2, r4
 8010a8e:	d9fa      	bls.n	8010a86 <_free_r+0x4a>
 8010a90:	6819      	ldr	r1, [r3, #0]
 8010a92:	1858      	adds	r0, r3, r1
 8010a94:	42a0      	cmp	r0, r4
 8010a96:	d10b      	bne.n	8010ab0 <_free_r+0x74>
 8010a98:	6820      	ldr	r0, [r4, #0]
 8010a9a:	4401      	add	r1, r0
 8010a9c:	1858      	adds	r0, r3, r1
 8010a9e:	4282      	cmp	r2, r0
 8010aa0:	6019      	str	r1, [r3, #0]
 8010aa2:	d1dd      	bne.n	8010a60 <_free_r+0x24>
 8010aa4:	6810      	ldr	r0, [r2, #0]
 8010aa6:	6852      	ldr	r2, [r2, #4]
 8010aa8:	605a      	str	r2, [r3, #4]
 8010aaa:	4401      	add	r1, r0
 8010aac:	6019      	str	r1, [r3, #0]
 8010aae:	e7d7      	b.n	8010a60 <_free_r+0x24>
 8010ab0:	d902      	bls.n	8010ab8 <_free_r+0x7c>
 8010ab2:	230c      	movs	r3, #12
 8010ab4:	602b      	str	r3, [r5, #0]
 8010ab6:	e7d3      	b.n	8010a60 <_free_r+0x24>
 8010ab8:	6820      	ldr	r0, [r4, #0]
 8010aba:	1821      	adds	r1, r4, r0
 8010abc:	428a      	cmp	r2, r1
 8010abe:	bf04      	itt	eq
 8010ac0:	6811      	ldreq	r1, [r2, #0]
 8010ac2:	6852      	ldreq	r2, [r2, #4]
 8010ac4:	6062      	str	r2, [r4, #4]
 8010ac6:	bf04      	itt	eq
 8010ac8:	1809      	addeq	r1, r1, r0
 8010aca:	6021      	streq	r1, [r4, #0]
 8010acc:	605c      	str	r4, [r3, #4]
 8010ace:	e7c7      	b.n	8010a60 <_free_r+0x24>
 8010ad0:	bd38      	pop	{r3, r4, r5, pc}
 8010ad2:	bf00      	nop
 8010ad4:	240001ec 	.word	0x240001ec

08010ad8 <_malloc_r>:
 8010ad8:	b570      	push	{r4, r5, r6, lr}
 8010ada:	1ccd      	adds	r5, r1, #3
 8010adc:	f025 0503 	bic.w	r5, r5, #3
 8010ae0:	3508      	adds	r5, #8
 8010ae2:	2d0c      	cmp	r5, #12
 8010ae4:	bf38      	it	cc
 8010ae6:	250c      	movcc	r5, #12
 8010ae8:	2d00      	cmp	r5, #0
 8010aea:	4606      	mov	r6, r0
 8010aec:	db01      	blt.n	8010af2 <_malloc_r+0x1a>
 8010aee:	42a9      	cmp	r1, r5
 8010af0:	d903      	bls.n	8010afa <_malloc_r+0x22>
 8010af2:	230c      	movs	r3, #12
 8010af4:	6033      	str	r3, [r6, #0]
 8010af6:	2000      	movs	r0, #0
 8010af8:	bd70      	pop	{r4, r5, r6, pc}
 8010afa:	f000 fd24 	bl	8011546 <__malloc_lock>
 8010afe:	4a21      	ldr	r2, [pc, #132]	; (8010b84 <_malloc_r+0xac>)
 8010b00:	6814      	ldr	r4, [r2, #0]
 8010b02:	4621      	mov	r1, r4
 8010b04:	b991      	cbnz	r1, 8010b2c <_malloc_r+0x54>
 8010b06:	4c20      	ldr	r4, [pc, #128]	; (8010b88 <_malloc_r+0xb0>)
 8010b08:	6823      	ldr	r3, [r4, #0]
 8010b0a:	b91b      	cbnz	r3, 8010b14 <_malloc_r+0x3c>
 8010b0c:	4630      	mov	r0, r6
 8010b0e:	f000 fc57 	bl	80113c0 <_sbrk_r>
 8010b12:	6020      	str	r0, [r4, #0]
 8010b14:	4629      	mov	r1, r5
 8010b16:	4630      	mov	r0, r6
 8010b18:	f000 fc52 	bl	80113c0 <_sbrk_r>
 8010b1c:	1c43      	adds	r3, r0, #1
 8010b1e:	d124      	bne.n	8010b6a <_malloc_r+0x92>
 8010b20:	230c      	movs	r3, #12
 8010b22:	6033      	str	r3, [r6, #0]
 8010b24:	4630      	mov	r0, r6
 8010b26:	f000 fd0f 	bl	8011548 <__malloc_unlock>
 8010b2a:	e7e4      	b.n	8010af6 <_malloc_r+0x1e>
 8010b2c:	680b      	ldr	r3, [r1, #0]
 8010b2e:	1b5b      	subs	r3, r3, r5
 8010b30:	d418      	bmi.n	8010b64 <_malloc_r+0x8c>
 8010b32:	2b0b      	cmp	r3, #11
 8010b34:	d90f      	bls.n	8010b56 <_malloc_r+0x7e>
 8010b36:	600b      	str	r3, [r1, #0]
 8010b38:	50cd      	str	r5, [r1, r3]
 8010b3a:	18cc      	adds	r4, r1, r3
 8010b3c:	4630      	mov	r0, r6
 8010b3e:	f000 fd03 	bl	8011548 <__malloc_unlock>
 8010b42:	f104 000b 	add.w	r0, r4, #11
 8010b46:	1d23      	adds	r3, r4, #4
 8010b48:	f020 0007 	bic.w	r0, r0, #7
 8010b4c:	1ac3      	subs	r3, r0, r3
 8010b4e:	d0d3      	beq.n	8010af8 <_malloc_r+0x20>
 8010b50:	425a      	negs	r2, r3
 8010b52:	50e2      	str	r2, [r4, r3]
 8010b54:	e7d0      	b.n	8010af8 <_malloc_r+0x20>
 8010b56:	428c      	cmp	r4, r1
 8010b58:	684b      	ldr	r3, [r1, #4]
 8010b5a:	bf16      	itet	ne
 8010b5c:	6063      	strne	r3, [r4, #4]
 8010b5e:	6013      	streq	r3, [r2, #0]
 8010b60:	460c      	movne	r4, r1
 8010b62:	e7eb      	b.n	8010b3c <_malloc_r+0x64>
 8010b64:	460c      	mov	r4, r1
 8010b66:	6849      	ldr	r1, [r1, #4]
 8010b68:	e7cc      	b.n	8010b04 <_malloc_r+0x2c>
 8010b6a:	1cc4      	adds	r4, r0, #3
 8010b6c:	f024 0403 	bic.w	r4, r4, #3
 8010b70:	42a0      	cmp	r0, r4
 8010b72:	d005      	beq.n	8010b80 <_malloc_r+0xa8>
 8010b74:	1a21      	subs	r1, r4, r0
 8010b76:	4630      	mov	r0, r6
 8010b78:	f000 fc22 	bl	80113c0 <_sbrk_r>
 8010b7c:	3001      	adds	r0, #1
 8010b7e:	d0cf      	beq.n	8010b20 <_malloc_r+0x48>
 8010b80:	6025      	str	r5, [r4, #0]
 8010b82:	e7db      	b.n	8010b3c <_malloc_r+0x64>
 8010b84:	240001ec 	.word	0x240001ec
 8010b88:	240001f0 	.word	0x240001f0

08010b8c <__ssputs_r>:
 8010b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b90:	688e      	ldr	r6, [r1, #8]
 8010b92:	429e      	cmp	r6, r3
 8010b94:	4682      	mov	sl, r0
 8010b96:	460c      	mov	r4, r1
 8010b98:	4690      	mov	r8, r2
 8010b9a:	4699      	mov	r9, r3
 8010b9c:	d837      	bhi.n	8010c0e <__ssputs_r+0x82>
 8010b9e:	898a      	ldrh	r2, [r1, #12]
 8010ba0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010ba4:	d031      	beq.n	8010c0a <__ssputs_r+0x7e>
 8010ba6:	6825      	ldr	r5, [r4, #0]
 8010ba8:	6909      	ldr	r1, [r1, #16]
 8010baa:	1a6f      	subs	r7, r5, r1
 8010bac:	6965      	ldr	r5, [r4, #20]
 8010bae:	2302      	movs	r3, #2
 8010bb0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010bb4:	fb95 f5f3 	sdiv	r5, r5, r3
 8010bb8:	f109 0301 	add.w	r3, r9, #1
 8010bbc:	443b      	add	r3, r7
 8010bbe:	429d      	cmp	r5, r3
 8010bc0:	bf38      	it	cc
 8010bc2:	461d      	movcc	r5, r3
 8010bc4:	0553      	lsls	r3, r2, #21
 8010bc6:	d530      	bpl.n	8010c2a <__ssputs_r+0x9e>
 8010bc8:	4629      	mov	r1, r5
 8010bca:	f7ff ff85 	bl	8010ad8 <_malloc_r>
 8010bce:	4606      	mov	r6, r0
 8010bd0:	b950      	cbnz	r0, 8010be8 <__ssputs_r+0x5c>
 8010bd2:	230c      	movs	r3, #12
 8010bd4:	f8ca 3000 	str.w	r3, [sl]
 8010bd8:	89a3      	ldrh	r3, [r4, #12]
 8010bda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010bde:	81a3      	strh	r3, [r4, #12]
 8010be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010be8:	463a      	mov	r2, r7
 8010bea:	6921      	ldr	r1, [r4, #16]
 8010bec:	f7ff fbd9 	bl	80103a2 <memcpy>
 8010bf0:	89a3      	ldrh	r3, [r4, #12]
 8010bf2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010bf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bfa:	81a3      	strh	r3, [r4, #12]
 8010bfc:	6126      	str	r6, [r4, #16]
 8010bfe:	6165      	str	r5, [r4, #20]
 8010c00:	443e      	add	r6, r7
 8010c02:	1bed      	subs	r5, r5, r7
 8010c04:	6026      	str	r6, [r4, #0]
 8010c06:	60a5      	str	r5, [r4, #8]
 8010c08:	464e      	mov	r6, r9
 8010c0a:	454e      	cmp	r6, r9
 8010c0c:	d900      	bls.n	8010c10 <__ssputs_r+0x84>
 8010c0e:	464e      	mov	r6, r9
 8010c10:	4632      	mov	r2, r6
 8010c12:	4641      	mov	r1, r8
 8010c14:	6820      	ldr	r0, [r4, #0]
 8010c16:	f000 fc7d 	bl	8011514 <memmove>
 8010c1a:	68a3      	ldr	r3, [r4, #8]
 8010c1c:	1b9b      	subs	r3, r3, r6
 8010c1e:	60a3      	str	r3, [r4, #8]
 8010c20:	6823      	ldr	r3, [r4, #0]
 8010c22:	441e      	add	r6, r3
 8010c24:	6026      	str	r6, [r4, #0]
 8010c26:	2000      	movs	r0, #0
 8010c28:	e7dc      	b.n	8010be4 <__ssputs_r+0x58>
 8010c2a:	462a      	mov	r2, r5
 8010c2c:	f000 fc8d 	bl	801154a <_realloc_r>
 8010c30:	4606      	mov	r6, r0
 8010c32:	2800      	cmp	r0, #0
 8010c34:	d1e2      	bne.n	8010bfc <__ssputs_r+0x70>
 8010c36:	6921      	ldr	r1, [r4, #16]
 8010c38:	4650      	mov	r0, sl
 8010c3a:	f7ff feff 	bl	8010a3c <_free_r>
 8010c3e:	e7c8      	b.n	8010bd2 <__ssputs_r+0x46>

08010c40 <_svfiprintf_r>:
 8010c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c44:	461d      	mov	r5, r3
 8010c46:	898b      	ldrh	r3, [r1, #12]
 8010c48:	061f      	lsls	r7, r3, #24
 8010c4a:	b09d      	sub	sp, #116	; 0x74
 8010c4c:	4680      	mov	r8, r0
 8010c4e:	460c      	mov	r4, r1
 8010c50:	4616      	mov	r6, r2
 8010c52:	d50f      	bpl.n	8010c74 <_svfiprintf_r+0x34>
 8010c54:	690b      	ldr	r3, [r1, #16]
 8010c56:	b96b      	cbnz	r3, 8010c74 <_svfiprintf_r+0x34>
 8010c58:	2140      	movs	r1, #64	; 0x40
 8010c5a:	f7ff ff3d 	bl	8010ad8 <_malloc_r>
 8010c5e:	6020      	str	r0, [r4, #0]
 8010c60:	6120      	str	r0, [r4, #16]
 8010c62:	b928      	cbnz	r0, 8010c70 <_svfiprintf_r+0x30>
 8010c64:	230c      	movs	r3, #12
 8010c66:	f8c8 3000 	str.w	r3, [r8]
 8010c6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c6e:	e0c8      	b.n	8010e02 <_svfiprintf_r+0x1c2>
 8010c70:	2340      	movs	r3, #64	; 0x40
 8010c72:	6163      	str	r3, [r4, #20]
 8010c74:	2300      	movs	r3, #0
 8010c76:	9309      	str	r3, [sp, #36]	; 0x24
 8010c78:	2320      	movs	r3, #32
 8010c7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010c7e:	2330      	movs	r3, #48	; 0x30
 8010c80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010c84:	9503      	str	r5, [sp, #12]
 8010c86:	f04f 0b01 	mov.w	fp, #1
 8010c8a:	4637      	mov	r7, r6
 8010c8c:	463d      	mov	r5, r7
 8010c8e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010c92:	b10b      	cbz	r3, 8010c98 <_svfiprintf_r+0x58>
 8010c94:	2b25      	cmp	r3, #37	; 0x25
 8010c96:	d13e      	bne.n	8010d16 <_svfiprintf_r+0xd6>
 8010c98:	ebb7 0a06 	subs.w	sl, r7, r6
 8010c9c:	d00b      	beq.n	8010cb6 <_svfiprintf_r+0x76>
 8010c9e:	4653      	mov	r3, sl
 8010ca0:	4632      	mov	r2, r6
 8010ca2:	4621      	mov	r1, r4
 8010ca4:	4640      	mov	r0, r8
 8010ca6:	f7ff ff71 	bl	8010b8c <__ssputs_r>
 8010caa:	3001      	adds	r0, #1
 8010cac:	f000 80a4 	beq.w	8010df8 <_svfiprintf_r+0x1b8>
 8010cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cb2:	4453      	add	r3, sl
 8010cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8010cb6:	783b      	ldrb	r3, [r7, #0]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	f000 809d 	beq.w	8010df8 <_svfiprintf_r+0x1b8>
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010cc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010cc8:	9304      	str	r3, [sp, #16]
 8010cca:	9307      	str	r3, [sp, #28]
 8010ccc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010cd0:	931a      	str	r3, [sp, #104]	; 0x68
 8010cd2:	462f      	mov	r7, r5
 8010cd4:	2205      	movs	r2, #5
 8010cd6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8010cda:	4850      	ldr	r0, [pc, #320]	; (8010e1c <_svfiprintf_r+0x1dc>)
 8010cdc:	f7ef fb08 	bl	80002f0 <memchr>
 8010ce0:	9b04      	ldr	r3, [sp, #16]
 8010ce2:	b9d0      	cbnz	r0, 8010d1a <_svfiprintf_r+0xda>
 8010ce4:	06d9      	lsls	r1, r3, #27
 8010ce6:	bf44      	itt	mi
 8010ce8:	2220      	movmi	r2, #32
 8010cea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010cee:	071a      	lsls	r2, r3, #28
 8010cf0:	bf44      	itt	mi
 8010cf2:	222b      	movmi	r2, #43	; 0x2b
 8010cf4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010cf8:	782a      	ldrb	r2, [r5, #0]
 8010cfa:	2a2a      	cmp	r2, #42	; 0x2a
 8010cfc:	d015      	beq.n	8010d2a <_svfiprintf_r+0xea>
 8010cfe:	9a07      	ldr	r2, [sp, #28]
 8010d00:	462f      	mov	r7, r5
 8010d02:	2000      	movs	r0, #0
 8010d04:	250a      	movs	r5, #10
 8010d06:	4639      	mov	r1, r7
 8010d08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d0c:	3b30      	subs	r3, #48	; 0x30
 8010d0e:	2b09      	cmp	r3, #9
 8010d10:	d94d      	bls.n	8010dae <_svfiprintf_r+0x16e>
 8010d12:	b1b8      	cbz	r0, 8010d44 <_svfiprintf_r+0x104>
 8010d14:	e00f      	b.n	8010d36 <_svfiprintf_r+0xf6>
 8010d16:	462f      	mov	r7, r5
 8010d18:	e7b8      	b.n	8010c8c <_svfiprintf_r+0x4c>
 8010d1a:	4a40      	ldr	r2, [pc, #256]	; (8010e1c <_svfiprintf_r+0x1dc>)
 8010d1c:	1a80      	subs	r0, r0, r2
 8010d1e:	fa0b f000 	lsl.w	r0, fp, r0
 8010d22:	4318      	orrs	r0, r3
 8010d24:	9004      	str	r0, [sp, #16]
 8010d26:	463d      	mov	r5, r7
 8010d28:	e7d3      	b.n	8010cd2 <_svfiprintf_r+0x92>
 8010d2a:	9a03      	ldr	r2, [sp, #12]
 8010d2c:	1d11      	adds	r1, r2, #4
 8010d2e:	6812      	ldr	r2, [r2, #0]
 8010d30:	9103      	str	r1, [sp, #12]
 8010d32:	2a00      	cmp	r2, #0
 8010d34:	db01      	blt.n	8010d3a <_svfiprintf_r+0xfa>
 8010d36:	9207      	str	r2, [sp, #28]
 8010d38:	e004      	b.n	8010d44 <_svfiprintf_r+0x104>
 8010d3a:	4252      	negs	r2, r2
 8010d3c:	f043 0302 	orr.w	r3, r3, #2
 8010d40:	9207      	str	r2, [sp, #28]
 8010d42:	9304      	str	r3, [sp, #16]
 8010d44:	783b      	ldrb	r3, [r7, #0]
 8010d46:	2b2e      	cmp	r3, #46	; 0x2e
 8010d48:	d10c      	bne.n	8010d64 <_svfiprintf_r+0x124>
 8010d4a:	787b      	ldrb	r3, [r7, #1]
 8010d4c:	2b2a      	cmp	r3, #42	; 0x2a
 8010d4e:	d133      	bne.n	8010db8 <_svfiprintf_r+0x178>
 8010d50:	9b03      	ldr	r3, [sp, #12]
 8010d52:	1d1a      	adds	r2, r3, #4
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	9203      	str	r2, [sp, #12]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	bfb8      	it	lt
 8010d5c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010d60:	3702      	adds	r7, #2
 8010d62:	9305      	str	r3, [sp, #20]
 8010d64:	4d2e      	ldr	r5, [pc, #184]	; (8010e20 <_svfiprintf_r+0x1e0>)
 8010d66:	7839      	ldrb	r1, [r7, #0]
 8010d68:	2203      	movs	r2, #3
 8010d6a:	4628      	mov	r0, r5
 8010d6c:	f7ef fac0 	bl	80002f0 <memchr>
 8010d70:	b138      	cbz	r0, 8010d82 <_svfiprintf_r+0x142>
 8010d72:	2340      	movs	r3, #64	; 0x40
 8010d74:	1b40      	subs	r0, r0, r5
 8010d76:	fa03 f000 	lsl.w	r0, r3, r0
 8010d7a:	9b04      	ldr	r3, [sp, #16]
 8010d7c:	4303      	orrs	r3, r0
 8010d7e:	3701      	adds	r7, #1
 8010d80:	9304      	str	r3, [sp, #16]
 8010d82:	7839      	ldrb	r1, [r7, #0]
 8010d84:	4827      	ldr	r0, [pc, #156]	; (8010e24 <_svfiprintf_r+0x1e4>)
 8010d86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010d8a:	2206      	movs	r2, #6
 8010d8c:	1c7e      	adds	r6, r7, #1
 8010d8e:	f7ef faaf 	bl	80002f0 <memchr>
 8010d92:	2800      	cmp	r0, #0
 8010d94:	d038      	beq.n	8010e08 <_svfiprintf_r+0x1c8>
 8010d96:	4b24      	ldr	r3, [pc, #144]	; (8010e28 <_svfiprintf_r+0x1e8>)
 8010d98:	bb13      	cbnz	r3, 8010de0 <_svfiprintf_r+0x1a0>
 8010d9a:	9b03      	ldr	r3, [sp, #12]
 8010d9c:	3307      	adds	r3, #7
 8010d9e:	f023 0307 	bic.w	r3, r3, #7
 8010da2:	3308      	adds	r3, #8
 8010da4:	9303      	str	r3, [sp, #12]
 8010da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010da8:	444b      	add	r3, r9
 8010daa:	9309      	str	r3, [sp, #36]	; 0x24
 8010dac:	e76d      	b.n	8010c8a <_svfiprintf_r+0x4a>
 8010dae:	fb05 3202 	mla	r2, r5, r2, r3
 8010db2:	2001      	movs	r0, #1
 8010db4:	460f      	mov	r7, r1
 8010db6:	e7a6      	b.n	8010d06 <_svfiprintf_r+0xc6>
 8010db8:	2300      	movs	r3, #0
 8010dba:	3701      	adds	r7, #1
 8010dbc:	9305      	str	r3, [sp, #20]
 8010dbe:	4619      	mov	r1, r3
 8010dc0:	250a      	movs	r5, #10
 8010dc2:	4638      	mov	r0, r7
 8010dc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010dc8:	3a30      	subs	r2, #48	; 0x30
 8010dca:	2a09      	cmp	r2, #9
 8010dcc:	d903      	bls.n	8010dd6 <_svfiprintf_r+0x196>
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d0c8      	beq.n	8010d64 <_svfiprintf_r+0x124>
 8010dd2:	9105      	str	r1, [sp, #20]
 8010dd4:	e7c6      	b.n	8010d64 <_svfiprintf_r+0x124>
 8010dd6:	fb05 2101 	mla	r1, r5, r1, r2
 8010dda:	2301      	movs	r3, #1
 8010ddc:	4607      	mov	r7, r0
 8010dde:	e7f0      	b.n	8010dc2 <_svfiprintf_r+0x182>
 8010de0:	ab03      	add	r3, sp, #12
 8010de2:	9300      	str	r3, [sp, #0]
 8010de4:	4622      	mov	r2, r4
 8010de6:	4b11      	ldr	r3, [pc, #68]	; (8010e2c <_svfiprintf_r+0x1ec>)
 8010de8:	a904      	add	r1, sp, #16
 8010dea:	4640      	mov	r0, r8
 8010dec:	f3af 8000 	nop.w
 8010df0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8010df4:	4681      	mov	r9, r0
 8010df6:	d1d6      	bne.n	8010da6 <_svfiprintf_r+0x166>
 8010df8:	89a3      	ldrh	r3, [r4, #12]
 8010dfa:	065b      	lsls	r3, r3, #25
 8010dfc:	f53f af35 	bmi.w	8010c6a <_svfiprintf_r+0x2a>
 8010e00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010e02:	b01d      	add	sp, #116	; 0x74
 8010e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e08:	ab03      	add	r3, sp, #12
 8010e0a:	9300      	str	r3, [sp, #0]
 8010e0c:	4622      	mov	r2, r4
 8010e0e:	4b07      	ldr	r3, [pc, #28]	; (8010e2c <_svfiprintf_r+0x1ec>)
 8010e10:	a904      	add	r1, sp, #16
 8010e12:	4640      	mov	r0, r8
 8010e14:	f000 f9c2 	bl	801119c <_printf_i>
 8010e18:	e7ea      	b.n	8010df0 <_svfiprintf_r+0x1b0>
 8010e1a:	bf00      	nop
 8010e1c:	08012a64 	.word	0x08012a64
 8010e20:	08012a6a 	.word	0x08012a6a
 8010e24:	08012a6e 	.word	0x08012a6e
 8010e28:	00000000 	.word	0x00000000
 8010e2c:	08010b8d 	.word	0x08010b8d

08010e30 <__sfputc_r>:
 8010e30:	6893      	ldr	r3, [r2, #8]
 8010e32:	3b01      	subs	r3, #1
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	b410      	push	{r4}
 8010e38:	6093      	str	r3, [r2, #8]
 8010e3a:	da08      	bge.n	8010e4e <__sfputc_r+0x1e>
 8010e3c:	6994      	ldr	r4, [r2, #24]
 8010e3e:	42a3      	cmp	r3, r4
 8010e40:	db01      	blt.n	8010e46 <__sfputc_r+0x16>
 8010e42:	290a      	cmp	r1, #10
 8010e44:	d103      	bne.n	8010e4e <__sfputc_r+0x1e>
 8010e46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e4a:	f7ff bb59 	b.w	8010500 <__swbuf_r>
 8010e4e:	6813      	ldr	r3, [r2, #0]
 8010e50:	1c58      	adds	r0, r3, #1
 8010e52:	6010      	str	r0, [r2, #0]
 8010e54:	7019      	strb	r1, [r3, #0]
 8010e56:	4608      	mov	r0, r1
 8010e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e5c:	4770      	bx	lr

08010e5e <__sfputs_r>:
 8010e5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e60:	4606      	mov	r6, r0
 8010e62:	460f      	mov	r7, r1
 8010e64:	4614      	mov	r4, r2
 8010e66:	18d5      	adds	r5, r2, r3
 8010e68:	42ac      	cmp	r4, r5
 8010e6a:	d101      	bne.n	8010e70 <__sfputs_r+0x12>
 8010e6c:	2000      	movs	r0, #0
 8010e6e:	e007      	b.n	8010e80 <__sfputs_r+0x22>
 8010e70:	463a      	mov	r2, r7
 8010e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e76:	4630      	mov	r0, r6
 8010e78:	f7ff ffda 	bl	8010e30 <__sfputc_r>
 8010e7c:	1c43      	adds	r3, r0, #1
 8010e7e:	d1f3      	bne.n	8010e68 <__sfputs_r+0xa>
 8010e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010e84 <_vfiprintf_r>:
 8010e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e88:	460c      	mov	r4, r1
 8010e8a:	b09d      	sub	sp, #116	; 0x74
 8010e8c:	4617      	mov	r7, r2
 8010e8e:	461d      	mov	r5, r3
 8010e90:	4606      	mov	r6, r0
 8010e92:	b118      	cbz	r0, 8010e9c <_vfiprintf_r+0x18>
 8010e94:	6983      	ldr	r3, [r0, #24]
 8010e96:	b90b      	cbnz	r3, 8010e9c <_vfiprintf_r+0x18>
 8010e98:	f7ff fce2 	bl	8010860 <__sinit>
 8010e9c:	4b7c      	ldr	r3, [pc, #496]	; (8011090 <_vfiprintf_r+0x20c>)
 8010e9e:	429c      	cmp	r4, r3
 8010ea0:	d158      	bne.n	8010f54 <_vfiprintf_r+0xd0>
 8010ea2:	6874      	ldr	r4, [r6, #4]
 8010ea4:	89a3      	ldrh	r3, [r4, #12]
 8010ea6:	0718      	lsls	r0, r3, #28
 8010ea8:	d55e      	bpl.n	8010f68 <_vfiprintf_r+0xe4>
 8010eaa:	6923      	ldr	r3, [r4, #16]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d05b      	beq.n	8010f68 <_vfiprintf_r+0xe4>
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8010eb4:	2320      	movs	r3, #32
 8010eb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010eba:	2330      	movs	r3, #48	; 0x30
 8010ebc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010ec0:	9503      	str	r5, [sp, #12]
 8010ec2:	f04f 0b01 	mov.w	fp, #1
 8010ec6:	46b8      	mov	r8, r7
 8010ec8:	4645      	mov	r5, r8
 8010eca:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010ece:	b10b      	cbz	r3, 8010ed4 <_vfiprintf_r+0x50>
 8010ed0:	2b25      	cmp	r3, #37	; 0x25
 8010ed2:	d154      	bne.n	8010f7e <_vfiprintf_r+0xfa>
 8010ed4:	ebb8 0a07 	subs.w	sl, r8, r7
 8010ed8:	d00b      	beq.n	8010ef2 <_vfiprintf_r+0x6e>
 8010eda:	4653      	mov	r3, sl
 8010edc:	463a      	mov	r2, r7
 8010ede:	4621      	mov	r1, r4
 8010ee0:	4630      	mov	r0, r6
 8010ee2:	f7ff ffbc 	bl	8010e5e <__sfputs_r>
 8010ee6:	3001      	adds	r0, #1
 8010ee8:	f000 80c2 	beq.w	8011070 <_vfiprintf_r+0x1ec>
 8010eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010eee:	4453      	add	r3, sl
 8010ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8010ef2:	f898 3000 	ldrb.w	r3, [r8]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	f000 80ba 	beq.w	8011070 <_vfiprintf_r+0x1ec>
 8010efc:	2300      	movs	r3, #0
 8010efe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010f02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f06:	9304      	str	r3, [sp, #16]
 8010f08:	9307      	str	r3, [sp, #28]
 8010f0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010f0e:	931a      	str	r3, [sp, #104]	; 0x68
 8010f10:	46a8      	mov	r8, r5
 8010f12:	2205      	movs	r2, #5
 8010f14:	f818 1b01 	ldrb.w	r1, [r8], #1
 8010f18:	485e      	ldr	r0, [pc, #376]	; (8011094 <_vfiprintf_r+0x210>)
 8010f1a:	f7ef f9e9 	bl	80002f0 <memchr>
 8010f1e:	9b04      	ldr	r3, [sp, #16]
 8010f20:	bb78      	cbnz	r0, 8010f82 <_vfiprintf_r+0xfe>
 8010f22:	06d9      	lsls	r1, r3, #27
 8010f24:	bf44      	itt	mi
 8010f26:	2220      	movmi	r2, #32
 8010f28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010f2c:	071a      	lsls	r2, r3, #28
 8010f2e:	bf44      	itt	mi
 8010f30:	222b      	movmi	r2, #43	; 0x2b
 8010f32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010f36:	782a      	ldrb	r2, [r5, #0]
 8010f38:	2a2a      	cmp	r2, #42	; 0x2a
 8010f3a:	d02a      	beq.n	8010f92 <_vfiprintf_r+0x10e>
 8010f3c:	9a07      	ldr	r2, [sp, #28]
 8010f3e:	46a8      	mov	r8, r5
 8010f40:	2000      	movs	r0, #0
 8010f42:	250a      	movs	r5, #10
 8010f44:	4641      	mov	r1, r8
 8010f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f4a:	3b30      	subs	r3, #48	; 0x30
 8010f4c:	2b09      	cmp	r3, #9
 8010f4e:	d969      	bls.n	8011024 <_vfiprintf_r+0x1a0>
 8010f50:	b360      	cbz	r0, 8010fac <_vfiprintf_r+0x128>
 8010f52:	e024      	b.n	8010f9e <_vfiprintf_r+0x11a>
 8010f54:	4b50      	ldr	r3, [pc, #320]	; (8011098 <_vfiprintf_r+0x214>)
 8010f56:	429c      	cmp	r4, r3
 8010f58:	d101      	bne.n	8010f5e <_vfiprintf_r+0xda>
 8010f5a:	68b4      	ldr	r4, [r6, #8]
 8010f5c:	e7a2      	b.n	8010ea4 <_vfiprintf_r+0x20>
 8010f5e:	4b4f      	ldr	r3, [pc, #316]	; (801109c <_vfiprintf_r+0x218>)
 8010f60:	429c      	cmp	r4, r3
 8010f62:	bf08      	it	eq
 8010f64:	68f4      	ldreq	r4, [r6, #12]
 8010f66:	e79d      	b.n	8010ea4 <_vfiprintf_r+0x20>
 8010f68:	4621      	mov	r1, r4
 8010f6a:	4630      	mov	r0, r6
 8010f6c:	f7ff fb1a 	bl	80105a4 <__swsetup_r>
 8010f70:	2800      	cmp	r0, #0
 8010f72:	d09d      	beq.n	8010eb0 <_vfiprintf_r+0x2c>
 8010f74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f78:	b01d      	add	sp, #116	; 0x74
 8010f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f7e:	46a8      	mov	r8, r5
 8010f80:	e7a2      	b.n	8010ec8 <_vfiprintf_r+0x44>
 8010f82:	4a44      	ldr	r2, [pc, #272]	; (8011094 <_vfiprintf_r+0x210>)
 8010f84:	1a80      	subs	r0, r0, r2
 8010f86:	fa0b f000 	lsl.w	r0, fp, r0
 8010f8a:	4318      	orrs	r0, r3
 8010f8c:	9004      	str	r0, [sp, #16]
 8010f8e:	4645      	mov	r5, r8
 8010f90:	e7be      	b.n	8010f10 <_vfiprintf_r+0x8c>
 8010f92:	9a03      	ldr	r2, [sp, #12]
 8010f94:	1d11      	adds	r1, r2, #4
 8010f96:	6812      	ldr	r2, [r2, #0]
 8010f98:	9103      	str	r1, [sp, #12]
 8010f9a:	2a00      	cmp	r2, #0
 8010f9c:	db01      	blt.n	8010fa2 <_vfiprintf_r+0x11e>
 8010f9e:	9207      	str	r2, [sp, #28]
 8010fa0:	e004      	b.n	8010fac <_vfiprintf_r+0x128>
 8010fa2:	4252      	negs	r2, r2
 8010fa4:	f043 0302 	orr.w	r3, r3, #2
 8010fa8:	9207      	str	r2, [sp, #28]
 8010faa:	9304      	str	r3, [sp, #16]
 8010fac:	f898 3000 	ldrb.w	r3, [r8]
 8010fb0:	2b2e      	cmp	r3, #46	; 0x2e
 8010fb2:	d10e      	bne.n	8010fd2 <_vfiprintf_r+0x14e>
 8010fb4:	f898 3001 	ldrb.w	r3, [r8, #1]
 8010fb8:	2b2a      	cmp	r3, #42	; 0x2a
 8010fba:	d138      	bne.n	801102e <_vfiprintf_r+0x1aa>
 8010fbc:	9b03      	ldr	r3, [sp, #12]
 8010fbe:	1d1a      	adds	r2, r3, #4
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	9203      	str	r2, [sp, #12]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	bfb8      	it	lt
 8010fc8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010fcc:	f108 0802 	add.w	r8, r8, #2
 8010fd0:	9305      	str	r3, [sp, #20]
 8010fd2:	4d33      	ldr	r5, [pc, #204]	; (80110a0 <_vfiprintf_r+0x21c>)
 8010fd4:	f898 1000 	ldrb.w	r1, [r8]
 8010fd8:	2203      	movs	r2, #3
 8010fda:	4628      	mov	r0, r5
 8010fdc:	f7ef f988 	bl	80002f0 <memchr>
 8010fe0:	b140      	cbz	r0, 8010ff4 <_vfiprintf_r+0x170>
 8010fe2:	2340      	movs	r3, #64	; 0x40
 8010fe4:	1b40      	subs	r0, r0, r5
 8010fe6:	fa03 f000 	lsl.w	r0, r3, r0
 8010fea:	9b04      	ldr	r3, [sp, #16]
 8010fec:	4303      	orrs	r3, r0
 8010fee:	f108 0801 	add.w	r8, r8, #1
 8010ff2:	9304      	str	r3, [sp, #16]
 8010ff4:	f898 1000 	ldrb.w	r1, [r8]
 8010ff8:	482a      	ldr	r0, [pc, #168]	; (80110a4 <_vfiprintf_r+0x220>)
 8010ffa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010ffe:	2206      	movs	r2, #6
 8011000:	f108 0701 	add.w	r7, r8, #1
 8011004:	f7ef f974 	bl	80002f0 <memchr>
 8011008:	2800      	cmp	r0, #0
 801100a:	d037      	beq.n	801107c <_vfiprintf_r+0x1f8>
 801100c:	4b26      	ldr	r3, [pc, #152]	; (80110a8 <_vfiprintf_r+0x224>)
 801100e:	bb1b      	cbnz	r3, 8011058 <_vfiprintf_r+0x1d4>
 8011010:	9b03      	ldr	r3, [sp, #12]
 8011012:	3307      	adds	r3, #7
 8011014:	f023 0307 	bic.w	r3, r3, #7
 8011018:	3308      	adds	r3, #8
 801101a:	9303      	str	r3, [sp, #12]
 801101c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801101e:	444b      	add	r3, r9
 8011020:	9309      	str	r3, [sp, #36]	; 0x24
 8011022:	e750      	b.n	8010ec6 <_vfiprintf_r+0x42>
 8011024:	fb05 3202 	mla	r2, r5, r2, r3
 8011028:	2001      	movs	r0, #1
 801102a:	4688      	mov	r8, r1
 801102c:	e78a      	b.n	8010f44 <_vfiprintf_r+0xc0>
 801102e:	2300      	movs	r3, #0
 8011030:	f108 0801 	add.w	r8, r8, #1
 8011034:	9305      	str	r3, [sp, #20]
 8011036:	4619      	mov	r1, r3
 8011038:	250a      	movs	r5, #10
 801103a:	4640      	mov	r0, r8
 801103c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011040:	3a30      	subs	r2, #48	; 0x30
 8011042:	2a09      	cmp	r2, #9
 8011044:	d903      	bls.n	801104e <_vfiprintf_r+0x1ca>
 8011046:	2b00      	cmp	r3, #0
 8011048:	d0c3      	beq.n	8010fd2 <_vfiprintf_r+0x14e>
 801104a:	9105      	str	r1, [sp, #20]
 801104c:	e7c1      	b.n	8010fd2 <_vfiprintf_r+0x14e>
 801104e:	fb05 2101 	mla	r1, r5, r1, r2
 8011052:	2301      	movs	r3, #1
 8011054:	4680      	mov	r8, r0
 8011056:	e7f0      	b.n	801103a <_vfiprintf_r+0x1b6>
 8011058:	ab03      	add	r3, sp, #12
 801105a:	9300      	str	r3, [sp, #0]
 801105c:	4622      	mov	r2, r4
 801105e:	4b13      	ldr	r3, [pc, #76]	; (80110ac <_vfiprintf_r+0x228>)
 8011060:	a904      	add	r1, sp, #16
 8011062:	4630      	mov	r0, r6
 8011064:	f3af 8000 	nop.w
 8011068:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801106c:	4681      	mov	r9, r0
 801106e:	d1d5      	bne.n	801101c <_vfiprintf_r+0x198>
 8011070:	89a3      	ldrh	r3, [r4, #12]
 8011072:	065b      	lsls	r3, r3, #25
 8011074:	f53f af7e 	bmi.w	8010f74 <_vfiprintf_r+0xf0>
 8011078:	9809      	ldr	r0, [sp, #36]	; 0x24
 801107a:	e77d      	b.n	8010f78 <_vfiprintf_r+0xf4>
 801107c:	ab03      	add	r3, sp, #12
 801107e:	9300      	str	r3, [sp, #0]
 8011080:	4622      	mov	r2, r4
 8011082:	4b0a      	ldr	r3, [pc, #40]	; (80110ac <_vfiprintf_r+0x228>)
 8011084:	a904      	add	r1, sp, #16
 8011086:	4630      	mov	r0, r6
 8011088:	f000 f888 	bl	801119c <_printf_i>
 801108c:	e7ec      	b.n	8011068 <_vfiprintf_r+0x1e4>
 801108e:	bf00      	nop
 8011090:	08012a24 	.word	0x08012a24
 8011094:	08012a64 	.word	0x08012a64
 8011098:	08012a44 	.word	0x08012a44
 801109c:	08012a04 	.word	0x08012a04
 80110a0:	08012a6a 	.word	0x08012a6a
 80110a4:	08012a6e 	.word	0x08012a6e
 80110a8:	00000000 	.word	0x00000000
 80110ac:	08010e5f 	.word	0x08010e5f

080110b0 <_printf_common>:
 80110b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80110b4:	4691      	mov	r9, r2
 80110b6:	461f      	mov	r7, r3
 80110b8:	688a      	ldr	r2, [r1, #8]
 80110ba:	690b      	ldr	r3, [r1, #16]
 80110bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80110c0:	4293      	cmp	r3, r2
 80110c2:	bfb8      	it	lt
 80110c4:	4613      	movlt	r3, r2
 80110c6:	f8c9 3000 	str.w	r3, [r9]
 80110ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80110ce:	4606      	mov	r6, r0
 80110d0:	460c      	mov	r4, r1
 80110d2:	b112      	cbz	r2, 80110da <_printf_common+0x2a>
 80110d4:	3301      	adds	r3, #1
 80110d6:	f8c9 3000 	str.w	r3, [r9]
 80110da:	6823      	ldr	r3, [r4, #0]
 80110dc:	0699      	lsls	r1, r3, #26
 80110de:	bf42      	ittt	mi
 80110e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80110e4:	3302      	addmi	r3, #2
 80110e6:	f8c9 3000 	strmi.w	r3, [r9]
 80110ea:	6825      	ldr	r5, [r4, #0]
 80110ec:	f015 0506 	ands.w	r5, r5, #6
 80110f0:	d107      	bne.n	8011102 <_printf_common+0x52>
 80110f2:	f104 0a19 	add.w	sl, r4, #25
 80110f6:	68e3      	ldr	r3, [r4, #12]
 80110f8:	f8d9 2000 	ldr.w	r2, [r9]
 80110fc:	1a9b      	subs	r3, r3, r2
 80110fe:	42ab      	cmp	r3, r5
 8011100:	dc28      	bgt.n	8011154 <_printf_common+0xa4>
 8011102:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011106:	6822      	ldr	r2, [r4, #0]
 8011108:	3300      	adds	r3, #0
 801110a:	bf18      	it	ne
 801110c:	2301      	movne	r3, #1
 801110e:	0692      	lsls	r2, r2, #26
 8011110:	d42d      	bmi.n	801116e <_printf_common+0xbe>
 8011112:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011116:	4639      	mov	r1, r7
 8011118:	4630      	mov	r0, r6
 801111a:	47c0      	blx	r8
 801111c:	3001      	adds	r0, #1
 801111e:	d020      	beq.n	8011162 <_printf_common+0xb2>
 8011120:	6823      	ldr	r3, [r4, #0]
 8011122:	68e5      	ldr	r5, [r4, #12]
 8011124:	f8d9 2000 	ldr.w	r2, [r9]
 8011128:	f003 0306 	and.w	r3, r3, #6
 801112c:	2b04      	cmp	r3, #4
 801112e:	bf08      	it	eq
 8011130:	1aad      	subeq	r5, r5, r2
 8011132:	68a3      	ldr	r3, [r4, #8]
 8011134:	6922      	ldr	r2, [r4, #16]
 8011136:	bf0c      	ite	eq
 8011138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801113c:	2500      	movne	r5, #0
 801113e:	4293      	cmp	r3, r2
 8011140:	bfc4      	itt	gt
 8011142:	1a9b      	subgt	r3, r3, r2
 8011144:	18ed      	addgt	r5, r5, r3
 8011146:	f04f 0900 	mov.w	r9, #0
 801114a:	341a      	adds	r4, #26
 801114c:	454d      	cmp	r5, r9
 801114e:	d11a      	bne.n	8011186 <_printf_common+0xd6>
 8011150:	2000      	movs	r0, #0
 8011152:	e008      	b.n	8011166 <_printf_common+0xb6>
 8011154:	2301      	movs	r3, #1
 8011156:	4652      	mov	r2, sl
 8011158:	4639      	mov	r1, r7
 801115a:	4630      	mov	r0, r6
 801115c:	47c0      	blx	r8
 801115e:	3001      	adds	r0, #1
 8011160:	d103      	bne.n	801116a <_printf_common+0xba>
 8011162:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801116a:	3501      	adds	r5, #1
 801116c:	e7c3      	b.n	80110f6 <_printf_common+0x46>
 801116e:	18e1      	adds	r1, r4, r3
 8011170:	1c5a      	adds	r2, r3, #1
 8011172:	2030      	movs	r0, #48	; 0x30
 8011174:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011178:	4422      	add	r2, r4
 801117a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801117e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011182:	3302      	adds	r3, #2
 8011184:	e7c5      	b.n	8011112 <_printf_common+0x62>
 8011186:	2301      	movs	r3, #1
 8011188:	4622      	mov	r2, r4
 801118a:	4639      	mov	r1, r7
 801118c:	4630      	mov	r0, r6
 801118e:	47c0      	blx	r8
 8011190:	3001      	adds	r0, #1
 8011192:	d0e6      	beq.n	8011162 <_printf_common+0xb2>
 8011194:	f109 0901 	add.w	r9, r9, #1
 8011198:	e7d8      	b.n	801114c <_printf_common+0x9c>
	...

0801119c <_printf_i>:
 801119c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80111a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80111a4:	460c      	mov	r4, r1
 80111a6:	7e09      	ldrb	r1, [r1, #24]
 80111a8:	b085      	sub	sp, #20
 80111aa:	296e      	cmp	r1, #110	; 0x6e
 80111ac:	4617      	mov	r7, r2
 80111ae:	4606      	mov	r6, r0
 80111b0:	4698      	mov	r8, r3
 80111b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111b4:	f000 80b3 	beq.w	801131e <_printf_i+0x182>
 80111b8:	d822      	bhi.n	8011200 <_printf_i+0x64>
 80111ba:	2963      	cmp	r1, #99	; 0x63
 80111bc:	d036      	beq.n	801122c <_printf_i+0x90>
 80111be:	d80a      	bhi.n	80111d6 <_printf_i+0x3a>
 80111c0:	2900      	cmp	r1, #0
 80111c2:	f000 80b9 	beq.w	8011338 <_printf_i+0x19c>
 80111c6:	2958      	cmp	r1, #88	; 0x58
 80111c8:	f000 8083 	beq.w	80112d2 <_printf_i+0x136>
 80111cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80111d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80111d4:	e032      	b.n	801123c <_printf_i+0xa0>
 80111d6:	2964      	cmp	r1, #100	; 0x64
 80111d8:	d001      	beq.n	80111de <_printf_i+0x42>
 80111da:	2969      	cmp	r1, #105	; 0x69
 80111dc:	d1f6      	bne.n	80111cc <_printf_i+0x30>
 80111de:	6820      	ldr	r0, [r4, #0]
 80111e0:	6813      	ldr	r3, [r2, #0]
 80111e2:	0605      	lsls	r5, r0, #24
 80111e4:	f103 0104 	add.w	r1, r3, #4
 80111e8:	d52a      	bpl.n	8011240 <_printf_i+0xa4>
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	6011      	str	r1, [r2, #0]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	da03      	bge.n	80111fa <_printf_i+0x5e>
 80111f2:	222d      	movs	r2, #45	; 0x2d
 80111f4:	425b      	negs	r3, r3
 80111f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80111fa:	486f      	ldr	r0, [pc, #444]	; (80113b8 <_printf_i+0x21c>)
 80111fc:	220a      	movs	r2, #10
 80111fe:	e039      	b.n	8011274 <_printf_i+0xd8>
 8011200:	2973      	cmp	r1, #115	; 0x73
 8011202:	f000 809d 	beq.w	8011340 <_printf_i+0x1a4>
 8011206:	d808      	bhi.n	801121a <_printf_i+0x7e>
 8011208:	296f      	cmp	r1, #111	; 0x6f
 801120a:	d020      	beq.n	801124e <_printf_i+0xb2>
 801120c:	2970      	cmp	r1, #112	; 0x70
 801120e:	d1dd      	bne.n	80111cc <_printf_i+0x30>
 8011210:	6823      	ldr	r3, [r4, #0]
 8011212:	f043 0320 	orr.w	r3, r3, #32
 8011216:	6023      	str	r3, [r4, #0]
 8011218:	e003      	b.n	8011222 <_printf_i+0x86>
 801121a:	2975      	cmp	r1, #117	; 0x75
 801121c:	d017      	beq.n	801124e <_printf_i+0xb2>
 801121e:	2978      	cmp	r1, #120	; 0x78
 8011220:	d1d4      	bne.n	80111cc <_printf_i+0x30>
 8011222:	2378      	movs	r3, #120	; 0x78
 8011224:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011228:	4864      	ldr	r0, [pc, #400]	; (80113bc <_printf_i+0x220>)
 801122a:	e055      	b.n	80112d8 <_printf_i+0x13c>
 801122c:	6813      	ldr	r3, [r2, #0]
 801122e:	1d19      	adds	r1, r3, #4
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	6011      	str	r1, [r2, #0]
 8011234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801123c:	2301      	movs	r3, #1
 801123e:	e08c      	b.n	801135a <_printf_i+0x1be>
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	6011      	str	r1, [r2, #0]
 8011244:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011248:	bf18      	it	ne
 801124a:	b21b      	sxthne	r3, r3
 801124c:	e7cf      	b.n	80111ee <_printf_i+0x52>
 801124e:	6813      	ldr	r3, [r2, #0]
 8011250:	6825      	ldr	r5, [r4, #0]
 8011252:	1d18      	adds	r0, r3, #4
 8011254:	6010      	str	r0, [r2, #0]
 8011256:	0628      	lsls	r0, r5, #24
 8011258:	d501      	bpl.n	801125e <_printf_i+0xc2>
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	e002      	b.n	8011264 <_printf_i+0xc8>
 801125e:	0668      	lsls	r0, r5, #25
 8011260:	d5fb      	bpl.n	801125a <_printf_i+0xbe>
 8011262:	881b      	ldrh	r3, [r3, #0]
 8011264:	4854      	ldr	r0, [pc, #336]	; (80113b8 <_printf_i+0x21c>)
 8011266:	296f      	cmp	r1, #111	; 0x6f
 8011268:	bf14      	ite	ne
 801126a:	220a      	movne	r2, #10
 801126c:	2208      	moveq	r2, #8
 801126e:	2100      	movs	r1, #0
 8011270:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011274:	6865      	ldr	r5, [r4, #4]
 8011276:	60a5      	str	r5, [r4, #8]
 8011278:	2d00      	cmp	r5, #0
 801127a:	f2c0 8095 	blt.w	80113a8 <_printf_i+0x20c>
 801127e:	6821      	ldr	r1, [r4, #0]
 8011280:	f021 0104 	bic.w	r1, r1, #4
 8011284:	6021      	str	r1, [r4, #0]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d13d      	bne.n	8011306 <_printf_i+0x16a>
 801128a:	2d00      	cmp	r5, #0
 801128c:	f040 808e 	bne.w	80113ac <_printf_i+0x210>
 8011290:	4665      	mov	r5, ip
 8011292:	2a08      	cmp	r2, #8
 8011294:	d10b      	bne.n	80112ae <_printf_i+0x112>
 8011296:	6823      	ldr	r3, [r4, #0]
 8011298:	07db      	lsls	r3, r3, #31
 801129a:	d508      	bpl.n	80112ae <_printf_i+0x112>
 801129c:	6923      	ldr	r3, [r4, #16]
 801129e:	6862      	ldr	r2, [r4, #4]
 80112a0:	429a      	cmp	r2, r3
 80112a2:	bfde      	ittt	le
 80112a4:	2330      	movle	r3, #48	; 0x30
 80112a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80112aa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80112ae:	ebac 0305 	sub.w	r3, ip, r5
 80112b2:	6123      	str	r3, [r4, #16]
 80112b4:	f8cd 8000 	str.w	r8, [sp]
 80112b8:	463b      	mov	r3, r7
 80112ba:	aa03      	add	r2, sp, #12
 80112bc:	4621      	mov	r1, r4
 80112be:	4630      	mov	r0, r6
 80112c0:	f7ff fef6 	bl	80110b0 <_printf_common>
 80112c4:	3001      	adds	r0, #1
 80112c6:	d14d      	bne.n	8011364 <_printf_i+0x1c8>
 80112c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80112cc:	b005      	add	sp, #20
 80112ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112d2:	4839      	ldr	r0, [pc, #228]	; (80113b8 <_printf_i+0x21c>)
 80112d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80112d8:	6813      	ldr	r3, [r2, #0]
 80112da:	6821      	ldr	r1, [r4, #0]
 80112dc:	1d1d      	adds	r5, r3, #4
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	6015      	str	r5, [r2, #0]
 80112e2:	060a      	lsls	r2, r1, #24
 80112e4:	d50b      	bpl.n	80112fe <_printf_i+0x162>
 80112e6:	07ca      	lsls	r2, r1, #31
 80112e8:	bf44      	itt	mi
 80112ea:	f041 0120 	orrmi.w	r1, r1, #32
 80112ee:	6021      	strmi	r1, [r4, #0]
 80112f0:	b91b      	cbnz	r3, 80112fa <_printf_i+0x15e>
 80112f2:	6822      	ldr	r2, [r4, #0]
 80112f4:	f022 0220 	bic.w	r2, r2, #32
 80112f8:	6022      	str	r2, [r4, #0]
 80112fa:	2210      	movs	r2, #16
 80112fc:	e7b7      	b.n	801126e <_printf_i+0xd2>
 80112fe:	064d      	lsls	r5, r1, #25
 8011300:	bf48      	it	mi
 8011302:	b29b      	uxthmi	r3, r3
 8011304:	e7ef      	b.n	80112e6 <_printf_i+0x14a>
 8011306:	4665      	mov	r5, ip
 8011308:	fbb3 f1f2 	udiv	r1, r3, r2
 801130c:	fb02 3311 	mls	r3, r2, r1, r3
 8011310:	5cc3      	ldrb	r3, [r0, r3]
 8011312:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011316:	460b      	mov	r3, r1
 8011318:	2900      	cmp	r1, #0
 801131a:	d1f5      	bne.n	8011308 <_printf_i+0x16c>
 801131c:	e7b9      	b.n	8011292 <_printf_i+0xf6>
 801131e:	6813      	ldr	r3, [r2, #0]
 8011320:	6825      	ldr	r5, [r4, #0]
 8011322:	6961      	ldr	r1, [r4, #20]
 8011324:	1d18      	adds	r0, r3, #4
 8011326:	6010      	str	r0, [r2, #0]
 8011328:	0628      	lsls	r0, r5, #24
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	d501      	bpl.n	8011332 <_printf_i+0x196>
 801132e:	6019      	str	r1, [r3, #0]
 8011330:	e002      	b.n	8011338 <_printf_i+0x19c>
 8011332:	066a      	lsls	r2, r5, #25
 8011334:	d5fb      	bpl.n	801132e <_printf_i+0x192>
 8011336:	8019      	strh	r1, [r3, #0]
 8011338:	2300      	movs	r3, #0
 801133a:	6123      	str	r3, [r4, #16]
 801133c:	4665      	mov	r5, ip
 801133e:	e7b9      	b.n	80112b4 <_printf_i+0x118>
 8011340:	6813      	ldr	r3, [r2, #0]
 8011342:	1d19      	adds	r1, r3, #4
 8011344:	6011      	str	r1, [r2, #0]
 8011346:	681d      	ldr	r5, [r3, #0]
 8011348:	6862      	ldr	r2, [r4, #4]
 801134a:	2100      	movs	r1, #0
 801134c:	4628      	mov	r0, r5
 801134e:	f7ee ffcf 	bl	80002f0 <memchr>
 8011352:	b108      	cbz	r0, 8011358 <_printf_i+0x1bc>
 8011354:	1b40      	subs	r0, r0, r5
 8011356:	6060      	str	r0, [r4, #4]
 8011358:	6863      	ldr	r3, [r4, #4]
 801135a:	6123      	str	r3, [r4, #16]
 801135c:	2300      	movs	r3, #0
 801135e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011362:	e7a7      	b.n	80112b4 <_printf_i+0x118>
 8011364:	6923      	ldr	r3, [r4, #16]
 8011366:	462a      	mov	r2, r5
 8011368:	4639      	mov	r1, r7
 801136a:	4630      	mov	r0, r6
 801136c:	47c0      	blx	r8
 801136e:	3001      	adds	r0, #1
 8011370:	d0aa      	beq.n	80112c8 <_printf_i+0x12c>
 8011372:	6823      	ldr	r3, [r4, #0]
 8011374:	079b      	lsls	r3, r3, #30
 8011376:	d413      	bmi.n	80113a0 <_printf_i+0x204>
 8011378:	68e0      	ldr	r0, [r4, #12]
 801137a:	9b03      	ldr	r3, [sp, #12]
 801137c:	4298      	cmp	r0, r3
 801137e:	bfb8      	it	lt
 8011380:	4618      	movlt	r0, r3
 8011382:	e7a3      	b.n	80112cc <_printf_i+0x130>
 8011384:	2301      	movs	r3, #1
 8011386:	464a      	mov	r2, r9
 8011388:	4639      	mov	r1, r7
 801138a:	4630      	mov	r0, r6
 801138c:	47c0      	blx	r8
 801138e:	3001      	adds	r0, #1
 8011390:	d09a      	beq.n	80112c8 <_printf_i+0x12c>
 8011392:	3501      	adds	r5, #1
 8011394:	68e3      	ldr	r3, [r4, #12]
 8011396:	9a03      	ldr	r2, [sp, #12]
 8011398:	1a9b      	subs	r3, r3, r2
 801139a:	42ab      	cmp	r3, r5
 801139c:	dcf2      	bgt.n	8011384 <_printf_i+0x1e8>
 801139e:	e7eb      	b.n	8011378 <_printf_i+0x1dc>
 80113a0:	2500      	movs	r5, #0
 80113a2:	f104 0919 	add.w	r9, r4, #25
 80113a6:	e7f5      	b.n	8011394 <_printf_i+0x1f8>
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d1ac      	bne.n	8011306 <_printf_i+0x16a>
 80113ac:	7803      	ldrb	r3, [r0, #0]
 80113ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80113b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80113b6:	e76c      	b.n	8011292 <_printf_i+0xf6>
 80113b8:	08012a75 	.word	0x08012a75
 80113bc:	08012a86 	.word	0x08012a86

080113c0 <_sbrk_r>:
 80113c0:	b538      	push	{r3, r4, r5, lr}
 80113c2:	4c06      	ldr	r4, [pc, #24]	; (80113dc <_sbrk_r+0x1c>)
 80113c4:	2300      	movs	r3, #0
 80113c6:	4605      	mov	r5, r0
 80113c8:	4608      	mov	r0, r1
 80113ca:	6023      	str	r3, [r4, #0]
 80113cc:	f7fe fd60 	bl	800fe90 <_sbrk>
 80113d0:	1c43      	adds	r3, r0, #1
 80113d2:	d102      	bne.n	80113da <_sbrk_r+0x1a>
 80113d4:	6823      	ldr	r3, [r4, #0]
 80113d6:	b103      	cbz	r3, 80113da <_sbrk_r+0x1a>
 80113d8:	602b      	str	r3, [r5, #0]
 80113da:	bd38      	pop	{r3, r4, r5, pc}
 80113dc:	24003dc4 	.word	0x24003dc4

080113e0 <__sread>:
 80113e0:	b510      	push	{r4, lr}
 80113e2:	460c      	mov	r4, r1
 80113e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113e8:	f000 f8d6 	bl	8011598 <_read_r>
 80113ec:	2800      	cmp	r0, #0
 80113ee:	bfab      	itete	ge
 80113f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80113f2:	89a3      	ldrhlt	r3, [r4, #12]
 80113f4:	181b      	addge	r3, r3, r0
 80113f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80113fa:	bfac      	ite	ge
 80113fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80113fe:	81a3      	strhlt	r3, [r4, #12]
 8011400:	bd10      	pop	{r4, pc}

08011402 <__swrite>:
 8011402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011406:	461f      	mov	r7, r3
 8011408:	898b      	ldrh	r3, [r1, #12]
 801140a:	05db      	lsls	r3, r3, #23
 801140c:	4605      	mov	r5, r0
 801140e:	460c      	mov	r4, r1
 8011410:	4616      	mov	r6, r2
 8011412:	d505      	bpl.n	8011420 <__swrite+0x1e>
 8011414:	2302      	movs	r3, #2
 8011416:	2200      	movs	r2, #0
 8011418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801141c:	f000 f868 	bl	80114f0 <_lseek_r>
 8011420:	89a3      	ldrh	r3, [r4, #12]
 8011422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011426:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801142a:	81a3      	strh	r3, [r4, #12]
 801142c:	4632      	mov	r2, r6
 801142e:	463b      	mov	r3, r7
 8011430:	4628      	mov	r0, r5
 8011432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011436:	f000 b817 	b.w	8011468 <_write_r>

0801143a <__sseek>:
 801143a:	b510      	push	{r4, lr}
 801143c:	460c      	mov	r4, r1
 801143e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011442:	f000 f855 	bl	80114f0 <_lseek_r>
 8011446:	1c43      	adds	r3, r0, #1
 8011448:	89a3      	ldrh	r3, [r4, #12]
 801144a:	bf15      	itete	ne
 801144c:	6560      	strne	r0, [r4, #84]	; 0x54
 801144e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011452:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011456:	81a3      	strheq	r3, [r4, #12]
 8011458:	bf18      	it	ne
 801145a:	81a3      	strhne	r3, [r4, #12]
 801145c:	bd10      	pop	{r4, pc}

0801145e <__sclose>:
 801145e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011462:	f000 b813 	b.w	801148c <_close_r>
	...

08011468 <_write_r>:
 8011468:	b538      	push	{r3, r4, r5, lr}
 801146a:	4c07      	ldr	r4, [pc, #28]	; (8011488 <_write_r+0x20>)
 801146c:	4605      	mov	r5, r0
 801146e:	4608      	mov	r0, r1
 8011470:	4611      	mov	r1, r2
 8011472:	2200      	movs	r2, #0
 8011474:	6022      	str	r2, [r4, #0]
 8011476:	461a      	mov	r2, r3
 8011478:	f7fe fc9c 	bl	800fdb4 <_write>
 801147c:	1c43      	adds	r3, r0, #1
 801147e:	d102      	bne.n	8011486 <_write_r+0x1e>
 8011480:	6823      	ldr	r3, [r4, #0]
 8011482:	b103      	cbz	r3, 8011486 <_write_r+0x1e>
 8011484:	602b      	str	r3, [r5, #0]
 8011486:	bd38      	pop	{r3, r4, r5, pc}
 8011488:	24003dc4 	.word	0x24003dc4

0801148c <_close_r>:
 801148c:	b538      	push	{r3, r4, r5, lr}
 801148e:	4c06      	ldr	r4, [pc, #24]	; (80114a8 <_close_r+0x1c>)
 8011490:	2300      	movs	r3, #0
 8011492:	4605      	mov	r5, r0
 8011494:	4608      	mov	r0, r1
 8011496:	6023      	str	r3, [r4, #0]
 8011498:	f7fe fca8 	bl	800fdec <_close>
 801149c:	1c43      	adds	r3, r0, #1
 801149e:	d102      	bne.n	80114a6 <_close_r+0x1a>
 80114a0:	6823      	ldr	r3, [r4, #0]
 80114a2:	b103      	cbz	r3, 80114a6 <_close_r+0x1a>
 80114a4:	602b      	str	r3, [r5, #0]
 80114a6:	bd38      	pop	{r3, r4, r5, pc}
 80114a8:	24003dc4 	.word	0x24003dc4

080114ac <_fstat_r>:
 80114ac:	b538      	push	{r3, r4, r5, lr}
 80114ae:	4c07      	ldr	r4, [pc, #28]	; (80114cc <_fstat_r+0x20>)
 80114b0:	2300      	movs	r3, #0
 80114b2:	4605      	mov	r5, r0
 80114b4:	4608      	mov	r0, r1
 80114b6:	4611      	mov	r1, r2
 80114b8:	6023      	str	r3, [r4, #0]
 80114ba:	f7fe fca3 	bl	800fe04 <_fstat>
 80114be:	1c43      	adds	r3, r0, #1
 80114c0:	d102      	bne.n	80114c8 <_fstat_r+0x1c>
 80114c2:	6823      	ldr	r3, [r4, #0]
 80114c4:	b103      	cbz	r3, 80114c8 <_fstat_r+0x1c>
 80114c6:	602b      	str	r3, [r5, #0]
 80114c8:	bd38      	pop	{r3, r4, r5, pc}
 80114ca:	bf00      	nop
 80114cc:	24003dc4 	.word	0x24003dc4

080114d0 <_isatty_r>:
 80114d0:	b538      	push	{r3, r4, r5, lr}
 80114d2:	4c06      	ldr	r4, [pc, #24]	; (80114ec <_isatty_r+0x1c>)
 80114d4:	2300      	movs	r3, #0
 80114d6:	4605      	mov	r5, r0
 80114d8:	4608      	mov	r0, r1
 80114da:	6023      	str	r3, [r4, #0]
 80114dc:	f7fe fca2 	bl	800fe24 <_isatty>
 80114e0:	1c43      	adds	r3, r0, #1
 80114e2:	d102      	bne.n	80114ea <_isatty_r+0x1a>
 80114e4:	6823      	ldr	r3, [r4, #0]
 80114e6:	b103      	cbz	r3, 80114ea <_isatty_r+0x1a>
 80114e8:	602b      	str	r3, [r5, #0]
 80114ea:	bd38      	pop	{r3, r4, r5, pc}
 80114ec:	24003dc4 	.word	0x24003dc4

080114f0 <_lseek_r>:
 80114f0:	b538      	push	{r3, r4, r5, lr}
 80114f2:	4c07      	ldr	r4, [pc, #28]	; (8011510 <_lseek_r+0x20>)
 80114f4:	4605      	mov	r5, r0
 80114f6:	4608      	mov	r0, r1
 80114f8:	4611      	mov	r1, r2
 80114fa:	2200      	movs	r2, #0
 80114fc:	6022      	str	r2, [r4, #0]
 80114fe:	461a      	mov	r2, r3
 8011500:	f7fe fc9b 	bl	800fe3a <_lseek>
 8011504:	1c43      	adds	r3, r0, #1
 8011506:	d102      	bne.n	801150e <_lseek_r+0x1e>
 8011508:	6823      	ldr	r3, [r4, #0]
 801150a:	b103      	cbz	r3, 801150e <_lseek_r+0x1e>
 801150c:	602b      	str	r3, [r5, #0]
 801150e:	bd38      	pop	{r3, r4, r5, pc}
 8011510:	24003dc4 	.word	0x24003dc4

08011514 <memmove>:
 8011514:	4288      	cmp	r0, r1
 8011516:	b510      	push	{r4, lr}
 8011518:	eb01 0302 	add.w	r3, r1, r2
 801151c:	d807      	bhi.n	801152e <memmove+0x1a>
 801151e:	1e42      	subs	r2, r0, #1
 8011520:	4299      	cmp	r1, r3
 8011522:	d00a      	beq.n	801153a <memmove+0x26>
 8011524:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011528:	f802 4f01 	strb.w	r4, [r2, #1]!
 801152c:	e7f8      	b.n	8011520 <memmove+0xc>
 801152e:	4283      	cmp	r3, r0
 8011530:	d9f5      	bls.n	801151e <memmove+0xa>
 8011532:	1881      	adds	r1, r0, r2
 8011534:	1ad2      	subs	r2, r2, r3
 8011536:	42d3      	cmn	r3, r2
 8011538:	d100      	bne.n	801153c <memmove+0x28>
 801153a:	bd10      	pop	{r4, pc}
 801153c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011540:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011544:	e7f7      	b.n	8011536 <memmove+0x22>

08011546 <__malloc_lock>:
 8011546:	4770      	bx	lr

08011548 <__malloc_unlock>:
 8011548:	4770      	bx	lr

0801154a <_realloc_r>:
 801154a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801154c:	4607      	mov	r7, r0
 801154e:	4614      	mov	r4, r2
 8011550:	460e      	mov	r6, r1
 8011552:	b921      	cbnz	r1, 801155e <_realloc_r+0x14>
 8011554:	4611      	mov	r1, r2
 8011556:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801155a:	f7ff babd 	b.w	8010ad8 <_malloc_r>
 801155e:	b922      	cbnz	r2, 801156a <_realloc_r+0x20>
 8011560:	f7ff fa6c 	bl	8010a3c <_free_r>
 8011564:	4625      	mov	r5, r4
 8011566:	4628      	mov	r0, r5
 8011568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801156a:	f000 f827 	bl	80115bc <_malloc_usable_size_r>
 801156e:	42a0      	cmp	r0, r4
 8011570:	d20f      	bcs.n	8011592 <_realloc_r+0x48>
 8011572:	4621      	mov	r1, r4
 8011574:	4638      	mov	r0, r7
 8011576:	f7ff faaf 	bl	8010ad8 <_malloc_r>
 801157a:	4605      	mov	r5, r0
 801157c:	2800      	cmp	r0, #0
 801157e:	d0f2      	beq.n	8011566 <_realloc_r+0x1c>
 8011580:	4631      	mov	r1, r6
 8011582:	4622      	mov	r2, r4
 8011584:	f7fe ff0d 	bl	80103a2 <memcpy>
 8011588:	4631      	mov	r1, r6
 801158a:	4638      	mov	r0, r7
 801158c:	f7ff fa56 	bl	8010a3c <_free_r>
 8011590:	e7e9      	b.n	8011566 <_realloc_r+0x1c>
 8011592:	4635      	mov	r5, r6
 8011594:	e7e7      	b.n	8011566 <_realloc_r+0x1c>
	...

08011598 <_read_r>:
 8011598:	b538      	push	{r3, r4, r5, lr}
 801159a:	4c07      	ldr	r4, [pc, #28]	; (80115b8 <_read_r+0x20>)
 801159c:	4605      	mov	r5, r0
 801159e:	4608      	mov	r0, r1
 80115a0:	4611      	mov	r1, r2
 80115a2:	2200      	movs	r2, #0
 80115a4:	6022      	str	r2, [r4, #0]
 80115a6:	461a      	mov	r2, r3
 80115a8:	f7fe fc54 	bl	800fe54 <_read>
 80115ac:	1c43      	adds	r3, r0, #1
 80115ae:	d102      	bne.n	80115b6 <_read_r+0x1e>
 80115b0:	6823      	ldr	r3, [r4, #0]
 80115b2:	b103      	cbz	r3, 80115b6 <_read_r+0x1e>
 80115b4:	602b      	str	r3, [r5, #0]
 80115b6:	bd38      	pop	{r3, r4, r5, pc}
 80115b8:	24003dc4 	.word	0x24003dc4

080115bc <_malloc_usable_size_r>:
 80115bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80115c0:	1f18      	subs	r0, r3, #4
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	bfbc      	itt	lt
 80115c6:	580b      	ldrlt	r3, [r1, r0]
 80115c8:	18c0      	addlt	r0, r0, r3
 80115ca:	4770      	bx	lr

080115cc <_init>:
 80115cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ce:	bf00      	nop
 80115d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80115d2:	bc08      	pop	{r3}
 80115d4:	469e      	mov	lr, r3
 80115d6:	4770      	bx	lr

080115d8 <_fini>:
 80115d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115da:	bf00      	nop
 80115dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80115de:	bc08      	pop	{r3}
 80115e0:	469e      	mov	lr, r3
 80115e2:	4770      	bx	lr
