// Seed: 1070762115
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6
);
  wire id_8, id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output logic id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9
);
  module_0(
      id_2, id_2, id_1, id_9, id_1, id_8, id_7
  );
  always_comb @(posedge "" or posedge 1 * 0) begin
    id_3 = #id_11 1;
  end
endmodule
