// Seed: 266129948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_20 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14#(
        .id_15(id_16),
        .id_17(1 ^ 1'd0),
        .id_18(id_19[_id_20]),
        .id_21(id_22(1'b0)),
        .id_23(1'b0),
        .id_24(id_25),
        .id_26(id_15)
    ),
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire _id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_38;
  logic [7:0][1] id_39;
  assign id_28 = 1;
  uwire id_40 = 1'b0;
  wire  id_41;
  wire id_42, id_43;
  module_0(
      id_6, id_33, id_2, id_5
  );
endmodule
