[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMX2572RHAR production of TEXAS INSTRUMENTS from the text:Charge \nPump\nSerial InterfaceCPout Vtune\nCSB\nSCK\nSDI\nLock Detect or \nRegister Readbackx2\nRamp Generator \nFSK GeneratorOSCinP\nOSCinM\nRFoutBP\nRFoutBMRFoutAP\nRFoutAM\nMUXout\nSYNC SysRefReqMULT,\n÷2/4/8«/256\nRampClk RampDir CEMUX A MUX BPre-R \nDividerPost-R \nDivider\nEnablePhase \nSync\x08û\x03\nModulatorN-Divider\nSYSREFLDOs\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nLMX2572 6.4-GHz Lowpower wideband RFsynthesizer withphase synchronization and\nJESD204B support\n11Features\n1•Output frequency: 12.5 MHz to6.4GHz\n•Low power consumption: 75mAat3.3-V supply\n•–106-dBc/Hz Phase noise at100-kHz offset with\n6.4-GHz carrier\n•PLL figure ofmerit: –232dBc/Hz\n•PLL normalized 1/fnoise: –123.5 dBc/Hz\n•32-Bit Fractional-N divider\n•Remove integer boundary spurs with\nprogrammable input multiplier\n•Synchronization ofoutput phase across multiple\ndevices\n•Support forJESD204B SYSREF with\nprogrammable delay\n•Support forramp andchirp functions\n•Support forFSK direct digital modulation\n•Two programmable output power level differential\noutputs\n•Fast VCO calibration speed: <20µs\n•Single 3-Vto3.5-V power supply\n2Applications\n•Test andmeasurement equipment\n•Digital 2-way radios\n•Low power radio communication systems\n•Satellite communication\n•Wireless microphones\n•Propriety wireless connectivity\n•MIMO\n•RADAR\n•High-speed data converter clocking3Description\nThe LMX2572 isalow-power, high-performance\nwideband synthesizer that can generate any\nfrequency from 12.5 MHz to6.4GHz without using an\ninternal doubler. The PLL delivers excellent\nperformance while consuming just 75mA from a\nsingle 3.3-V supply.\nForapplications likedigital mobile radio (DMR) and\nwireless microphones, theLMX2572 supports FSK\nmodulation. Discrete level FSK and pulse-shaping\nFSK aresupported. Direct digital FSK modulation is\nachievable through programming orpins.\nThe LMX2572 allows users tosynchronize theoutput\nofmultiple devices andalso enables applications that\nneed deterministic delay between input and output.\nThe LMX2572 provides anoption toadjust thephase\nwith finegranularity toaccount fordelay mismatch on\nthe board orwithin devices. Afrequency ramp\ngenerator cansynthesize uptotwosegments oframp\ninanautomatic ramp generation option oramanual\noption formaximum flexibility. The fast calibration\nalgorithm allows the user tochange frequencies\nfaster than 20µs.The LMX2572 also supports\ngenerating orrepeating SYSREF (compliant to\nJESD204B standard) making itanideal low-power,\nlow-noise clock source forclocking high-speed data\nconverters. Fine delay adjustment isprovided inthis\nconfiguration toaccount fordelay differences ofboard\ntraces.\nThe LMX2572 integrates LDOs from asingle 3.3-V\nsupply, thus eliminating theneed foronboard low-\nnoise LDOs.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMX2572 VQFN (40) 6.00 mm×6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFunctional Block Diagram\n2LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 6\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Requirements ................................................ 8\n6.7 Timing Diagrams ....................................................... 9\n6.8 Typical Characteristics ............................................ 10\n7Detailed Description ............................................ 15\n7.1 Overview ................................................................. 15\n7.2 Functional Block Diagram ....................................... 15\n7.3 Feature Description ................................................. 15\n7.4 Device Functional Modes ........................................ 207.5 Programming ........................................................... 21\n7.6 Register Maps ......................................................... 24\n8Application andImplementation ........................ 64\n8.1 Application Information ............................................ 64\n8.2 Typical Application .................................................. 76\n8.3 Do\'sandDon\'ts....................................................... 78\n9Power Supply Recommendations ...................... 79\n10Layout ................................................................... 80\n10.1 Layout Guidelines ................................................. 80\n10.2 Layout Example .................................................... 80\n11Device andDocumentation Support ................. 81\n11.1 Device Support ...................................................... 81\n11.2 Documentation Support ........................................ 81\n11.3 Receiving Notification ofDocumentation Updates 81\n11.4 Community Resources .......................................... 81\n11.5 Trademarks ........................................................... 81\n11.6 Electrostatic Discharge Caution ............................ 81\n11.7 Glossary ................................................................ 81\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 81\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(October 2017) toRevision B Page\n•Changed RampDir pindescription from: …ramp size selection …to:…ramp segment selection …..................................... 4\n•Changed RFoutAM pindescription from: High impedance …to:Low impedance ….............................................................. 4\n•Changed RFoutAP pindescription from: High impedance …to:Low impedance ….............................................................. 4\n•Changed RFoutBM pindescription from: High impedance …to:Low impedance ….............................................................. 4\n•Changed RFoutBP pindescription from: High impedance …to:Low impedance ….............................................................. 4\n•Changed VbiasVCO pindecoupling capacitor requirement ................................................................................................... 5\n•Changed VbiasVCO2 pindecoupling capacitor requirement ................................................................................................. 5\n•Changed VccMASH pindecoupling capacitor requirement ................................................................................................... 5\n•Changed VccVCO pindecoupling capacitor requirement ...................................................................................................... 5\n•Changed VccVCO2 pindecoupling capacitor requirement .................................................................................................... 5\n•Changed VregVCO pindecoupling capacitor requirement .................................................................................................... 5\n•Added Vtune pinshunt capacitor requirement ....................................................................................................................... 5\n•Changed VOHandVOLdata inElectrical Characteristics ........................................................................................................ 8\n•Changed SCK toCSB lowtime symbol ................................................................................................................................ 8\n•Changed Figure 28............................................................................................................................................................... 13\n•Added charge pump gain table............................................................................................................................................. 16\n•Deleted sentence \'When thedevice comes outofthepowered down state, either byresuming thePOWERDOWN\nbittozero orbypulling back CEpinHIGH (ifitwas powered down byCEpin), itisrequired thatregister R0with\nFCAL_EN =1beprogrammed again tore-calibrate thedevice. \'from thePowerdown section .......................................... 18\n•Added sentence \'The wake-up time forthedevice tocome outofthepowered state isadjustable. \'tothe\nPowerdown section ............................................................................................................................................................... 18\n•Changed Programming Sequence step from: Wait 100µs…to:Wait 500µs…................................................................. 21\n•Changed R6initial programming from: Noto:Depends....................................................................................................... 21\n•Changed R52 initial programming from: Noto:Yes............................................................................................................. 22\n3LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRevision History (continued)\n•Added LDO_DLY inregister R6.......................................................................................................................................... 24\n•Changed R15[0] from: 1to:0.............................................................................................................................................. 24\n•Changed R15 POR value .................................................................................................................................................... 24\n•Changed R20[14] from: 0to:1............................................................................................................................................. 24\n•Changed R52[0] from: 0to:1.............................................................................................................................................. 25\n•Changed register R0,FCAL_HPFD_ADJ value definition ................................................................................................... 28\n•Added sentence \'Writing 0tothisfield isprohibited. \'toFCAL_EN bitdescription .............................................................. 28\n•Added LDO_DLY inregister R6........................................................................................................................................... 30\n•Changed MULT bitdescription from: …30MHz …to:…40MHz …..................................................................................... 32\n•Changed register R14 default value ..................................................................................................................................... 33\n•Changed R15[0] from: 1to:0............................................................................................................................................... 33\n•Changed register R20 default value ..................................................................................................................................... 35\n•Deleted VCO_SEL_STRT_EN =1inRegister 20Field Descriptions .................................................................................. 35\n•Changed register R46, OUTB_MUX value definition ........................................................................................................... 42\n•Changed register R52 programming value........................................................................................................................... 44\n•Changed register R58, INPIN_LVL value definition ............................................................................................................. 45\n•Changed from: MASH reset count …to:This register …...................................................................................................... 48\n•Changed VCO_CAPCTRL_STRT reset value .................................................................................................................... 51\n•Changed register R114, FSK_MODE_SEL value definition ................................................................................................. 61\n•Changed Figure 165andFigure 166................................................................................................................................... 65\n•Changed setup procedure step from: …divide N…to:…setN=N\'/2….......................................................................... 68\n•Changed RAMP_MODE =1toRAMP_MANUAL =1intheManual Ramping Mode section ............................................. 69\n•Changed RAMP_THRESH value suggestion ....................................................................................................................... 69\n•Deleted paragraph \'Forramping thatarenotcalibration free, theramp waveform ismore likeastaircase ramp. For\nallautomatic ramping waveforms, beaware thatthere isavery small phase disturbance astheVCO crosses over\ntheinteger boundary, soonemight consider using theinput Multiplier toavoid these ortiming theVCO calibration at\ninteger boundaries. \'from theAutomatic Ramping Mode section ......................................................................................... 70\n•Changed ADR_HOLD =1toADD_HOLD =1..................................................................................................................... 74\n•Added anapplication section forexternal loop filter............................................................................................................. 75\n•Added anapplication section forpowerup wake uptime ..................................................................................................... 75\nChanges from Original (August 2017) toRevision A Page\n•Changed Advance Information toProduction Data Release ................................................................................................. 1\n40 GND 11 VccCP1 CE 30  RampClk39 GND 12 CPout2 GND 29  VrefVCO238 VregVCO 13 GND3 VbiasVCO 28  SysRefReq37 VccVCO 14 GND4 GND 27  VbiasVCO236 VrefVCO 15 VccMASH5 SYNC 26  VccVCO235 Vtune 16 SCK6 GND 25  GND34 GND 17 SDI7 VccDIG 24  CSB33 VbiasVARAC 18 RFoutBM8 OSCinP 23  RFoutAP32 RampDir 19 RFoutBP9 OSCinM 22  RFoutAM31 GND 20 MUXout10 VregIN 21  VccBUF\nNot to scaleDAP\n4LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nRHA Package\n40-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nCE 1 InputChip enable. High impedance CMOS input. 1.8-V to3.3-V logic. Active HIGH powers onthe\ndevice.\nCPout 12 Output Charge pump output. Place C1ofloop filter close tothispin.\nCSB 24 Input SPIlatch. High impedance CMOS input. 1.8-V to3.3-V logic.\nDAP — Ground RFground.\nGND2,4,25,31,\n34,39Ground VCO ground.\n6,14,40 Ground Digital ground.\n13 Ground Charge pump ground.\nMUXout 20 Output Multiplexed output pin.Configurable between lock detect andregister readback.\nOSCinM 9 Input Reference input clock (–).High impedance self-biasing pin.Requires AC-coupling.\nOSCinP 8 Input Reference input clock (+).High impedance self-biasing pin.Requires AC-coupling.\nRampClk 30 InputRamp trigger inautomatic ramping mode orramp clock inmanual ramping mode. High\nimpedance CMOS input. 1.8-V to3.3-V logic.\nRampDir 32 InputRamp trigger inautomatic ramping mode orramp segment selection inmanual ramping\nmode. High impedance CMOS input. 1.8-V to3.3-V logic.\nRFoutAM 22 Output Differential output A(–).Low impedance output. Requires AC-coupling.\nRFoutAP 23 Output Differential output A(+).Low impedance output. Requires AC-coupling.\nRFoutBM 18 OutputDifferential output B(–).Low impedance output. Requires AC-coupling. Configurable\nbetween RFoutput orSYSREF output.\nRFoutBP 19 OutputDifferential output B(+).Low impedance output. Requires AC-coupling. Configurable\nbetween RFoutput orSYSREF output.\n5LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nSCK 16 Input SPIclock. High impedance CMOS input. 1.8-V to3.3-V logic.\nSDI 17 Input SPIdata. High impedance CMOS input. 1.8-V to3.3-V logic.\nSYNC 5 InputPhase synchronization trigger. Configurable toaccept CMOS input (1.8-V to3.3-V logic) or\ndifferential input.\nSysRefReq 28 InputSYSREF request forJESD204B support. Configurable toaccept CMOS input (1.8-V to3.3-V\nlogic) ordifferential input.\nVbiasVARAC 33 Bypass VCO Varactor bias. Connect a10-µFdecoupling capacitor toVCO ground.\nVbiasVCO 3 BypassVCO bias. Connect a470-nF (X7R) decoupling capacitor toVCO ground asclose tothispin\naspossible.\nVbiasVCO2 27 Bypass VCO bias. Connect a100-nF (X7R) decoupling capacitor toVCO ground.\nVccBUF 21 Supply Supply foroutput buffers. Connect a0.1-µFdecoupling capacitor toRFground.\nVccCP 11 Supply Supply forcharge pump. Connect a0.1-µFdecoupling capacitor tocharge pump ground.\nVccDIG 7 Supply Digital power supply. Connect a0.1-µFdecoupling capacitor todigital ground.\nVccMASH 15 Supply Digital power supply. Connect a1-µFdecoupling capacitor todigital ground.\nVccVCO 37 Supply Supply forVCO. Connect a1-µFdecoupling capacitor toVCO ground.\nVccVCO2 26 Supply Supply forVCO. Connect a1-µFdecoupling capacitor toVCO ground.\nVrefVCO 36 Bypass VCO supply reference. Connect a10-µFdecoupling capacitor toVCO ground.\nVrefVCO2 29 Bypass VCO supply reference. Connect a10-µFdecoupling capacitor toVCO ground.\nVregIN 10 BypassInput reference path regulator output. Connect a1-µFdecoupling capacitor toRFground as\nclose tothispinaspossible.\nVregVCO 38 Bypass VCO regulator node. Connect a10-nF decoupling capacitor toVCO ground.\nVtune 35 InputVCO tuning voltage input. Connect a1.5-nF ormore capacitor toVCO ground. See External\nLoop Filter fordetails.\n(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Condition .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Power supply voltage –0.3 3.6 V\nVIN Digital IOinput voltage VCC+0.3 V\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC\nJS-001, allpins(1) ±2000\nV\nCharged device model (CDM), perJEDEC\nspecification JESD22-C101, allpins(2) ±500\n6LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nTA Ambient temperature –40 85 °C\nTJ Junction temperature 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)LMX2572\nUNIT RHA (VQFN)\n40PINS\nRθJA Junction-to-ambient thermal resistance 25.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 14.4 °C/W\nRθJB Junction-to-board thermal resistance 8.0 °C/W\nΨJT Junction-to-top characterization parameter 0.2 °C/W\nΨJB Junction-to-board characterization parameter 7.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.2 °C/W\n(1) fOSCin =100MHz; fVCO=fOUT=6.4GHz; POUT=0dBm; OSC_2X =0;MULT =1;oneRFoutput.\n(2) fOSCin =100MHz; fVCO=6.4GHz; fOUT=3.2GHz; POUT=0dBm; OSC_2X =0;MULT =1;oneRFoutput.\n(3) See OSCin Configuration fordefinition ofOSCin input voltage.\n(4) Forlower VCO frequencies, theN-divider minimum value canlimit thephase detector frequency.6.5 Electrical Characteristics\n3.0V≤VCC≤3.5V,–40°C≤TA≤85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nVCC Supply voltage 3 3.3 3.5 V\nICC Supply currentfPD=20MHz; ICPout =1.25 mA Direct VCO\noutput(1)75\nmAfPD=100MHz; ICPout =2.5mA 79\nfPD=20MHz; ICPout =1.25 mA Divided down\noutput(2)82\nfPD=100MHz; ICPout =2.5mA 86\nICCPD Power down current 2.5\nINPUT SIGNAL PATH\nfOSCin OSCin input frequencyOSC_2X =0(Doubler bypassed) 5 250\nMHz\nOSC_2X =1(Doubler enabled) 5 125\nVOSCin OSCin input voltage(3)Single-ended input buffer 0.3 3.6\nV\nDifferential input buffer 0.15 1\nfMULTin Multiplier input frequency\nMULT≥310 40\nMHz\nfMULTout Multiplier output frequency 60 150\nPLL\nfPD Phase detector frequency(4)Integer channel 0.25 250\nMHz1stand2ndorder modulator 5 200\n3rdorder modulator 5 160\n4thorder modulator 5 120\nICPout Charge pump currentCPG =1 625\nµACPG =2 1250\nCPG =3 1875\n··· ···\nCPG =15 6875\n7LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.0V≤VCC≤3.5V,–40°C≤TA≤85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(5) Measured with aclean OSCin signal with ahigh slew rate using awide loop bandwidth. The noise metrics model thePLL noise foran\ninfinite loop bandwidth as:PLL_Total =10*log[10(PLL_Flat/10)+10(PLL_Flicker/10)];PLL_Flat =PN1 Hz+20*log(N) +10*log(f PD);PLL_Flicker\n=PN10 kHz -10*log(Offset/10 kHz) +20*log(f OUT/1GHz)\n(6) fOSCin =200MHz; fPD=100MHz; fVCO=fOUT=6GHz\n(7) fOSCin =200MHz; fPD=100MHz; fVCO=fOUT=6.001 GHz; Fractional denominator =1000.\n(8) See VCO Calibration fordetails.\n(9) Nottested inproduction. Ensured bycharacterization. Allowable temperature driftrefers toprogramming thedevice ataninitial\ntemperature andallowing thistemperature todriftWITHOUT reprogramming thedevice, andstillhave thedevice stay atlock. This\nchange could beupordown intemperature andthespecification does notapply totemperatures thatgooutside therecommended\noperating temperatures ofthedevice.PNPLL_1/f Normalized PLL 1/fnoise(5)–123.5\ndBc/Hz\nPNPLL_Flat Normalized PLL noise floor(5)Integer channel(6)–232\nFractional channel(7)–232\nVCO\nfVCO VCO frequency 3200 6400 MHz\nPNVCO Open loop VCO phase noisefVCO=3.4GHz10kHz –88\ndBc/Hz100kHz –111\n1MHz –131\n10MHz –150\nfVCO=3.9GHz10kHz –87.5\n100kHz –111\n1MHz –131.5\n10MHz –150\nfVCO=4.4GHz10kHz –86.5\n100kHz –111\n1MHz –131\n10MHz –150\nfVCO=4.9GHz10kHz –85\n100kHz –110\n1MHz –130.5\n10MHz –149.5\nfVCO=5.4GHz10kHz –84.5\n100kHz –109\n1MHz –129.5\n10MHz –149\nfVCO=5.9GHz10kHz –84\n100kHz –108.5\n1MHz –129\n10MHz –148\nKVCO VCO gainfVCO=3.4GHz 39\nMHz/VfVCO=3.9GHz 44\nfVCO=4.4GHz 55\nfVCO=4.9GHz 60\nfVCO=5.4GHz 69\nfVCO=5.9GHz 62\ntVCOcal VCO calibration-time(8) fOSCin =fPD=100MHz; Switch\nbetween 3.2GHz and6.4GHzNoassist 130\nµs Partial assist 50\nFullassist 5\n|ΔTCL| Allowable temperature drift(9)VCO notbeing re-calibrated, –40°C≤TA≤85°C 125 °C\n8LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.0V≤VCC≤3.5V,–40°C≤TA≤85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRFOUTPUT\nfOUT RFoutput frequency 12.5 6400 MHz\nPOUT Single-ended output power fOUT=6.4GHz\nOUTx_PWR\n=504.5 dBm\nH2OUT Second harmonicfVCO=fOUT=6.4GHz –20\ndBcfVCO=6.4GHz, fOUT=3.2GHz –37\nH3OUT Third harmonicfVCO=fOUT=6.4GHz –25\nfVCO=6.4GHz, fOUT=3.2GHz –13\n|tskewCH| Channel tochannel skew fOUT=3.2GHz 14 ps\nPHASE SYNCHRONIZATION\nfOSCin SYNCOSCin input frequency with\nSYNCCategory 3 5 100\nMHz\nCategories 1and2 5 200\n|tskewSYNC| OSCin toRFout skewAfter phase synchronization;\nfOSCin SYNC =fOUT=100MHz2 ns\nDIGITAL INTERFACE\nVIH High-level input voltage 1.4 VCCV\nVIL Low-level input voltage 0.4\nIIH High-level input current –25 25\nµA\nIIL Low-level input current –25 25\nVOH High-level output voltage Load current =–5mA\nMUXout pinVCC–0.5\nV\nVOL Low-level output voltage Load current =5mA 0.5\n6.6 Timing Requirements\n3.0V≤VCC≤3.5V,–40°C≤TA≤85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted)\nMIN NOM MAX UNIT\nSERIAL INTERFACE WRITE TIMING\nfSCK SCK frequency 1/(tCWL+tCWH) 75 MHz\ntCE SCK toCSB lowtime\nFigure 15 ns\ntCS SDItoSCK setup time 2 ns\ntCH SDItoSCK hold time 2 ns\ntCWH SCK pulse width high 5 ns\ntCWL SCK pulse width low 5 ns\ntCES CSB toSCK setup time 5 ns\ntEWH CSB pulse width high 2 ns\nSERIAL INTERFACE READ TIMING\nfSCK SCK frequency 1/(tCWL+tCWH) 50 MHz\ntCE SCK toCSB lowtime\nFigure 110 ns\ntCS SDItoSCK setup time 10 ns\ntCH SDItoSCK hold time 10 ns\ntCWH SCK pulse width high 10 ns\ntCWL SCK pulse width low 10 ns\ntCES CSB toSCK setup time 10 ns\ntEWH CSB pulse width high 10 ns\nSYNC AND SYSREFREQ TIMING\ntCS PintoOSCin setup time\nFigure 22.5 ns\ntCH PintoOSCin hold time 2 ns\ntCH tCSSYNC\nSysRefReq\nOSCin\nMSB\n(R/W)LSB\n(D0)\ntCH tCS\ntCES\ntCWLtCWH tEWH tCESDI\nSCK\nCSB1st2nd3rd ± 7th8th9th ± 23rd24th\nRead back register value\n16-bitMUXoutAddress\n(7-bit) (D15 ± D1)\n9LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.7 Timing Diagrams\nFigure 1.Serial Interface Timing Diagram\nFigure 2.Trigger Signals Timing Diagram\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 1000040000-160-140-120-100-80-60-40\nD0135400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 1000040000-160-140-120-100-80-60-40\nD0145900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 1000040000-160-140-120-100-80-60-40\nD0114400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 1000040000-160-140-120-100-80-60-40\nD0124900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 1000040000-160-140-120-100-80-60-40\nD0093400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 1000040000-160-140-120-100-80-60-40\nD0103900 MHz\n10LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.8 Typical Characteristics\nAtTA=25°C,unless otherwise noted\nFigure 3.Open-Loop VCO Phase Noise at3.4GHz Figure 4.Open-Loop VCO Phase Noise at3.9GHz\nFigure 5.Open-Loop VCO Phase Noise at4.4GHz Figure 6.Open-Loop VCO Phase Noise at4.9GHz\nFigure 7.Open-Loop VCO Phase Noise at5.4GHz Figure 8.Open-Loop VCO Phase Noise at5.9GHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0174400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0264400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0163900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0253900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0153400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0243400 MHz\n11LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise noted\nFigure 9.Wide Band Phase Noise at3.4GHz Figure 10.Narrow Band Phase Noise at3.4GHz\nFigure 11.Wide Band Phase Noise at3.9GHz Figure 12.Narrow Band Phase Noise at3.9GHz\nFigure 13.Wide Band Phase Noise at4.4GHz Figure 14.Narrow Band Phase Noise at4.4GHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0205900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0295900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0195400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0285400 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0184900 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-150-140-130-120-110-100-90-80-70-60\nD0274900 MHz\n12LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise noted\nFigure 15.Wide Band Phase Noise at4.9GHz Figure 16.Narrow Band Phase Noise at4.9GHz\nFigure 17.Wide Band Phase Noise at5.4GHz Figure 18.Narrow Band Phase Noise at5.4GHz\nFigure 19.Wide Band Phase Noise at5.9GHz Figure 20.Narrow Band Phase Noise at5.9GHz\nTime (µs)fOUT (MHz)\n-20020406080100120140160 18016002000240028003200360040004400480052005600600064006800\nD003VCO frequency jump from 3200 MHz to 6400 MHz\nTime (µs)fOUT (MHz)\n-20020406080100120140160 18016002000240028003200360040004400480052005600600064006800\nD004VCO frequency jump from 6400 MHz to 3200 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-140-120-100-80\nD022\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-160-140-120-100-80\nD023\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-165-155-145-135-125-115-105-95-85-75\nD0216400 MHz\n3200 MHz\n1600 MHz\n800 MHz\n400 MHz\n200 MHz\n100 MHz\n50 MHz\n25 MHz\nOffset (kHz)Phase noise (dBc/Hz)\n1 10 100 1000 10000 100000-165-155-145-135-125-115-105-95-85-75\nD0306400 MHz\n3200 MHz\n1600 MHz\n800 MHz\n400 MHz\n200 MHz\n100 MHz\n50 MHz\n25 MHz\n13LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise noted\nFigure 21.Direct andDivided Down Outputs Figure 22.Direct andDivided Down Outputs\nfVCO=6397 MHz; fPD=100MHz; 3rdorder modulator; Fractional\ndenominator =1000; Loop filter bandwidth =115kHz\nFigure 23.Wide Band Fractional SpursfVCO=6397 MHz; fPD=100MHz; 3rdorder modulator; Fractional\ndenominator =232–1;Loop filter bandwidth =115kHz\nFigure 24.Wide Band Fractional Spurs\nFigure 25.VCO Calibration Time Figure 26.VCO Calibration Time\nTime (µs)fOUT (MHz)\n-250-200-150-100-50050100150200 250424.915424.932424.949424.966424.983425425.017425.034425.051425.068425.085\nD007\nTime (µs)fOUT (MHz)\n-500 -300 -100 100 300 500487.4968487.4974487.4981487.4987487.4994487.5487.5006487.5013487.5019487.5026487.5032\nD008\nTime (µs)fOUT (MHz)\n-1000100200300400500600700800 90059606000604060806120616062006240\nD005RAMP_THRESH = 30 MHz\nfOUT (MHz)POUT (dBm)\n0800160024003200400048005600 6400-8-6-4-20246810\nD001OUTx_PWR = 15\nOUTx_PWR = 31\nOUTx_PWR = 63\n14LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise noted\nFigure 27.Automatic Ramping Figure 28.Output Power vsFrequency\nFigure 29.4-Level GFSK Modulation Figure 30.Discrete-Level FSK Modulation\nCharge \nPump\nSerial InterfaceCPout Vtune\nCSB\nSCK\nSDI\nLock Detect or \nRegister Readbackx2\nRamp Generator \nFSK GeneratorOSCinP\nOSCinM\nRFoutBP\nRFoutBMRFoutAP\nRFoutAM\nMUXout\nSYNC SysRefReqMULT,\n÷2/4/8«/256\nRampClk RampDir CEMUX A MUX BPre-R \nDividerPost-R \nDivider\nEnablePhase \nSync\x08û\x03\nModulatorN-Divider\nSYSREFLDOs\n15LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMX2572 isalow-power, high-performance, wideband frequency synthesizer with integrated VCO and\noutput divider. The VCO operates from 3.2to6.4GHz, and this can becombined with theoutput divider to\nproduce anyfrequency intherange of12.5 MHz to6.4GHz. Within theinput path, there aretwodividers and a\nmultiplier forflexible frequency planning. The multiplier also allows reduction ofspurs bymoving thefrequencies\naway from theinteger boundary.\nThe PLL isafractional-N PLL with aprogrammable delta-sigma modulator upto4thorder. The fractional\ndenominator isaprogrammable 32-bit long thatcansupply finefrequency steps easily below the1-Hz resolution.\nThe denominator canalso beused todoexact fractions like1/3,7/1000, andmany others.\nForapplications where deterministic oradjustable phase isdesired, theSYNC pincanbeused togetthephase\nrelationship between theOSCin and RFout pins deterministic. Once thisisdone, thephase canbeadjusted in\nvery finesteps oftheVCO period divided bythefractional denominator.\nThe ultra-fast VCO calibration isideal forapplications where thefrequency must beswept orabruptly changed.\nThe frequency canbemanually programmed, orthedevice canbesetuptodoramps andchirps.\nThe JESD204B support includes using theRFoutB output tocreate adifferential SYSREF output that can be\neither asingle pulse, series ofpulse, oracontinuous stream ofpulses. These pulses aresynchronous with the\nRFoutA signal with anadjustable delay.\nThe FSK generator can support FSK generation indiscrete 2-,4-,or8-level FSK, oritcan any arbitrary level\nFSK making itideal tosupport pulse-shaped FSK modulation such asGFSK.\nThe LMX2572 device requires only asingle 3.3-V power supply and uses very lowcurrent. The internal power\nsupplies areprovided byintegrated LDOs, eliminating theneed forhigh performance external LDOs.\nDigital logic interface iscompatible with 1.8-V input. The user can program thedevice through theserial\ninterface. The device canbepowered down through register programming orbytoggling theChip Enable (CE)\npin.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Reference Oscillator Input\nThe OSCin pins areused asafrequency reference input tothedevice. The input ishigh impedance andrequires\nAC-coupling capacitors atthepin.The OSCin pins canbedriven single-ended with aCMOS clock, XO, orsingle-\nended differential clock. Differential clock input isalso supported, which makes thedevice easier tointerface with\nhigh-performance system clock devices such asTI’sLMK series clock devices. AstheOSCin signal isused asa\nclock fortheVCO calibration, aproper reference signal must beapplied attheOSCin pinatthetime of\nprogramming FCAL_EN.\nPre-R \nDividerMultiplierPost-R \nDividerOSCinPhase \nFrequency \nDetectorDoubler\n16LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.2 Reference Path\nThe reference path consists ofanOSCin doubler (OSC_2X), Pre-R divider (PLL_R_PRE), Multiplier (MULT), and\naPost-R divider (PLL_R).\nFigure 31.Reference Path\nThe Doubler allows onetodouble theinput reference frequency upto250MHz. The Doubler adds minimal noise\nand isuseful forraising thephase detector frequency forbetter phase noise. The Doubler canalso beused to\navoid spurs. The Doubler uses both therising andfalling edges oftheinput signal, sotheinput signal must have\n50% duty cycle iftheDoubler isenabled. Note thattheMultiplier cannot beused iftheDoubler isengaged.\nThe Pre-R divider canhelp reduce input frequency sothattheMultiplier canbeused andthemaximum 200-MHz\ninput frequency limitation ofthePost-R divider canbemet.\nThe Multiplier multiplies thefrequency upunder theallowable multiplications of3,4,5,6,and 7.Incombination\nwith thePre-R and Post-R dividers, theMultiplier offers theflexibility toshift thephase detector frequency away\nfrom frequencies that may create integer boundary spurs with theVCO and theoutput frequencies. Beaware\nthat unlike theDoubler, theMultiplier degrades thePLL figure ofmerit. This degradation would only matter,\nhowever, foravery clean reference oscillator input andiftheloop bandwidth was wide. The user should notuse\ntheDoubler while using theMultiplier. The Multiplier isbypassed ifitsvalue issetto1.\nThe Post-R divider canbeused tofurther divide down thefrequency tothephase detector frequency. When itis\nused (PLL_R >1),theinput frequency tothisdivider islimited to200MHz.\nUse Equation 1tocalculate thephase detector frequency, fPD.\nfPD=fOSCin ×OSC_2X ×MULT /(PLL_R_PRE ×PLL_R) (1)\nTable 1summarizes theusage boundaries ofthese functional blocks inthereference path.\nTable 1.Reference Path Boundaries\nPARAMETER VALUEINPUT\nFREQUENCY\n(MHz)OUTPUT\nFREQUENCY\n(MHz) NOTES\nMIN MAX MIN MAX\nOSCin N/A 5 250\nDoubler 0(Bypassed), 1(x2) 5 125 10 250When OSC_2X =1,Multiplier cannot beused atthesame\ntime.\nPre-R divider 1(Bypassed), 2,3,…,254, 255 5 200 0.25 200 Keep itequals 1unless when necessary.\nMultiplier 1(Bypassed), 3,4,5,6,7 10 40 60 150When theoutput frequency isgreater than 100MHz, set\nMULT_HI =1.\nPost-R divider 1(Bypass), 2,3,…,254, 255 5 200 0.25 200\n7.3.3 PLL Phase Detector andCharge Pump\nThe phase detector compares theoutputs ofthePost-R divider andNdivider andgenerates acorrection current\ncorresponding tothephase error until thetwosignals arealigned inphase. This charge-pump current issoftware\nprogrammable tomany different levels, allowing modification oftheclosed-loop bandwidth ofthePLL.\nTable 2.Charge Pump Gain\nCGP 0 1 2 3 4or8 5or9 6or10 7or11 12 13 14 15 UNIT\nGain Tri-state 625 1250 1875 2500 3125 3750 4375 5000 5625 6250 6875 µA\nSYSREFVCORFoutA ÷2,4,8,16, \n32,64,128,\n256MUX B MUX A\nRFoutB\n17LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.4 PLL NDivider andFractional Circuitry\nThe Ndivider includes fractional compensation andcanachieve anyfractional denominator (PLL_DEN) from 1to\n(232–1).The integer portion ofN(PLL_N) isthewhole part oftheNdivider value, and thefractional portion,\nNfrac=PLL_NUM /PLL_DEN, isthe remaining fraction. PLL_N, PLL_NUM and PLL_DEN are software\nprogrammable. The higher thedenominator, thefiner theresolution step oftheoutput. Forexample, even when\nusing fPD=200 MHz, theoutput canincrement insteps of200 MHz /(232–1)=0.0466 Hz.Equation 2shows\ntherelationship between thephase detector and VCO frequencies. Note that inSYNC mode, there isanextra\ndivider thatisnotshown inEquation 2.\nfVCO=fPD×[PLL_N +(PLL_NUM /PLL_DEN)] (2)\nThe multi-stage noise-shaping (MASH) sigma-delta modulator that controls the fractional division isalso\nprogrammable from integer mode tofourth order. Allofthese settings work forinteger channel where PLL_NUM\n=0.Tomake thefractional spurs consistent, themodulator isreset anytime thattheR0register isprogrammed.\nThe Ndivider hasminimum value restrictions based onthemodulator order. Furthermore, thePFD_DLY_SEL bit\nmust beprogrammed inaccordance toTable 3.\nTable 3.Minimum NDivider Restrictions\nVCO\nFREQUENCY\n(GHz)MASH ORDER\nINTEGER FIRST ORDER SECOND ORDER THIRD ORDER FOURTH ORDER\nN PFD_DLY_SEL N PFD_DLY_SEL N PFD_DLY_SEL N PFD_DLY_SEL N PFD_DLY_SEL\nfVCO<4 20 0 25 1 26 1 32 2 44 4\n4≤fVCO<4.9 24 1 29 2 30 2 32 2 44 4\n4.9≤fVCO≤6.4 24 1 29 2 30 2 36 3 48 5\n7.3.5 Voltage-Controlled Oscillator\nThe LMX2572 includes afully integrated VCO. The VCO generates afrequency which varies with thetuning\nvoltage from theloop filter. The entire VCO frequency range, 3.2to6.4GHz, covers anoctave that allows the\nchannel divider totake care offrequencies below thelower bound.\nToreduce theVCO tuning gain, thus improving theVCO phase noise performance, theVCO frequency range is\ndivided into6different frequency bands. This creates theneed forfrequency calibration todetermine thecorrect\nfrequency band given inadesired output frequency. The VCO isalso calibrated foramplitude tooptimize phase\nnoise. These calibration routines areactivated anytime thattheR0register isprogrammed with theFCAL_EN bit\nequals one. Itisimportant thatavalid OSCin signal must present before VCO calibration begins. This device will\nsupport afullsweep ofthevalid temperature range of125°C(–40°Cto85°C)without having tore-calibrate the\nVCO. This isimportant forcontinuous operation ofthesynthesizer under themost extreme temperature variation.\n7.3.6 Channel Divider\nTogobelow theVCO lower bound of3.2GHz, thechannel divider canbeused. The channel divider consists of\nseveral segments, andthetotal division value isequal tothemultiplication ofthem. Therefore, notallvalues are\nvalid.\nFigure 32.Channel Divider\nThe channel divider isautomatically powered upwhenever theMUXs have selected divided down output or\nSYSREF output, regardless ofwhether theRFoutput buffers areturned onornot. When anoutput isnotused,\nTIrecommends selecting the VCO output (OUTx_MUX =1)toensure that the channel divider isnot\nunnecessarily powered up.\nDevice 1\nDevice 2fOUT1\nfOUT2\nfOSCin\nSYNCSYNCfOSCin\nt1fOUT1\nfOUT2\nt2\n18LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 4.Channel Divider\nOUTA_MUX OUTB_MUX CHANNEL DIVIDER\n0:Channel divider output Don\'t care\nPowered up\nDon\'t care0:Channel divider output\n2:SYSREF output\nAllother cases Powered down\n7.3.7 Output Buffer\nThe output buffers aredifferential push-pull type buffers, thus noexternal pullup toVCCisrequired. The output\nimpedance ofthebuffer isvery small, and assuch, thebuffer canbeAC-coupled todrive a50-Ωload. Output\npower ofthebuffer canbeprogramed tovarious levels. The buffer canbedisabled while stillkeeping thePLL in\nlock. Buffer Asupports direct VCO output ordivided down output. Buffer Bsupports direct VCO output, divided\ndown output orSYSREF output.\n7.3.8 Lock Detect\nThe MUXout pincan beconfigured tooutput asignal that gives anindication forthePLL being locked. Ifthe\nMUXout pinisconfigured asalock detect output (MUXOUT_LD_SEL =1),theMUXout pinoutput isalogic\nHIGH voltage when thedevice islocked. When thedevice isunlocked, theMUXout pinoutput isalogic LOW\nvoltage.\nThere areoptions toselect thedefinition ofPLL being locked. IfLD_TYPE =0,lock detect asserts aHIGH output\nafter theVCO hasfinished calibration andtheLD_DLY timeout counter isfinished. IfLD_TYPE =1,inaddition to\ntheVCO calibration and counter check, lock detect willassert aHIGH output iftheVCO tuning voltage isalso\nwithin anacceptable limits.\n7.3.9 Register Readback\nThe MUXout pincan also beconfigured toread back useful information from thedevice. Common uses for\nreadback are:\n•Read back registers toensure thatthey have been programmed tothecorrect value. LMX2572 allows anyof\nitsregisters toberead back.\n•Read back thelock detect status todetermine ifthePLL isinlock.\n•Read back VCO calibration information sothatitcanbeused toimprove thelock time.\n7.3.10 Powerdown\nThe LMX2572 can bepowered upand down using theCEpinorthePOWERDOWN bit.Allregisters are\npreserved inmemory while thedevice ispowered down.\nThe wake-up time forthedevice tocome outofthepowered state isadjustable. See Power-Up, Wake-Up Time\nfordetails.\n7.3.11 Phase Synchronization\nThe SYNC pinallows theuser tosynchronize theLMX2572 such thatthedelay from therising edge ofthOSCin\nsignal totheRFoutput signal isdeterministic. Phase synchronization isespecially useful ifthere aremultiple\nLMX2572 devices inasystem anditisdesirable tohave alltheRFoutputs aligned inphase.\nFigure 33.Phase Synchronization\nTimeOutput frequency\nTimeOutput frequency\nManual Ramping Mode Automatic Ramping Mode\n19LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedInitially, thedevices arelocked totheinput butarenotsynchronized. The user sends asynchronization pulse\nthatisre-clocked tothenext rising edge oftheOSCin pulse. After agiven time, t1,thedevices aresynchronized.\nThis time isdominated bythesum oftheVCO calibration time, theanalog settling time ofthePLL loop, andthe\nMASH_RST_COUNT, ifused infractional mode. After synchronization, both devices willhave adeterministic\ndelay oft2,related toOSCin.\n7.3.12 Phase Adjustment\nThe LMX2572 can use thesigma-delta modulator toadjust theoutput signal phase with respect totheinput\nreference. The phase shift every time youwrite thevalue ofMASH_SEED isEquation 3:\nPhase shift indegree =360°×(MASH_SEED /PLL_DEN) ×(P/CHDIV)\nwhere\n•P=2when VCO_PHASE_SYNC_EN =1,else P=1 (3)\nForexample, if\n•MASH_SEED =800\n•PLL_DEN =1000\n•CHDIV =32\n•VCO_PHASE_SYNC_EN =0\nPhase shift =360°×(800 /1000) ×(1/32)=9°.Ifwewrite 800toMASH_SEED 40times, then wewillshift the\nphase by360°.\nThere areacouple ofrestrictions when using phase adjustment:\n•Phase adjustment does notwork with MASH_ORDER equals 0(Integer mode) or1(First order).\n•Phase adjustment ispossible with integer channels (PLL_NUM =0)aslong asMASH_ORDER isgreater\nthan 1.\n•PLL_DEN must begreater than PLL_NUM +MASH_SEED.\n7.3.13 Ramping Function\nThe LMX2572 supports theability tomake frequency ramping waveforms using manual mode orautomatic\nmode.\nInmanual ramping mode, theuser defines astep and uses theRampClk and RampDir pins tocreate theramp.\nThe output frequency jumps from onefrequency toanother frequency oneach ramp.\nInautomatic ramping mode, theuser sets uptheramp with uptotwolinear segments inadvance andthedevice\nautomatically creates thisramp. The output waveform isacontinuous frequency sweep between thestart and\nend frequencies. Ifthefrequency ramping range issmall (approximately 10MHz), noVCO calibration break is\nnecessary inthemiddle oftheramp.\nWhen using ramp, thefollowing must besetaccordingly:\n•Phase detector frequency must bebetween fOSCin /2CAL_CLK_DIVand125MHz.\n•OUT_FORCE =1toforce theRFoutputs nottobeautomatically muted during VCO calibration.\n•LD_DLY =0toavoid interfering with VCO calibration.\n•PLL_DEN =232–1.The actual denominator value being used inramping mode is224.\nFigure 34.Ramping Modes\nTimeOutput frequency\nLMX2572RFoutA\nRFoutB\nProgrammable delaySysRefReq\nLMX2572RFoutA\nRFoutB\nProgrammable delaySysRefReqtp tpSYSREF Pulsed/Continuous Mode\nSYSREF Repeater Mode\n20LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.14 SYSREF\nRFoutB ofLMX2572 canbeused togenerate orduplicate SYSREF signal. The output ofRFoutB canbeasingle\npulse, series ofpulse, oracontinuous stream ofpulses. These pulses aresynchronous with theRFoutA signal\nwith anadjustable delay. Touse the SYSREF capability, the PLL must beinSYNC mode with\nVCO_PHASE_SYNC_EN =1.SYSREF output istriggered when there isa0→1transition attheSysRefReq\npin.InSYSREF Pulsed mode, amaximum of15consecutive pulses canbegenerated atatime.\nFigure 35.SYSREF Modes\n7.3.15 FSK Modulation\nDirect digital FSK modulation issupported inLMX2572. FSK modulation isachieved bychanging theoutput\nfrequency bychanging theNdivider value. The LMX2572 supports twodifferent types ofFSK operation.\n1.FSK SPImode. This mode supports discrete 2-,4-and 8-level FSK modulation. There areeight dedicated\nregisters used topre-store thedesired FSK frequency deviations. Program FSK_SPI_DEV_SEL toselect\noneoftheFSK deviations atatime.\n2.FSK SPIFAST mode. Inthismode, instead ofselecting one ofthepre-stored FSK deviations, change the\nFSK deviation directly bywriting toFSK_SPI_FAST_DEV. Asaresult, this mode supports arbitrary-level\nFSK, which isuseful toconstruct pulse-shaping oranalog-FM modulation.\nFigure 36.FSK Modulation\n7.4 Device Functional Modes\nTable 5lists thedevice functional modes oftheLMX2572.\nTable 5.Device Functional Modes\nMODE DESCRIPTION\nNormal operation mode The device isused asahigh frequency signal source without anyaddition features.\nFSK mode Generates discrete-level FSK orarbitrary-level pulse-shaped FSK modulation.\nSYNC mode This mode isused toensure deterministic phase between OSCin andRFout.\nSYSREF mode The device isused asaJESD204B SYSREF clock generator orrepeater.\nRamping mode Automatic frequency sweeping without theneed ofcontinuous SPIprogramming.\n21LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.5 Programming\nThe LMX2572 isprogrammed using several 24-bit shift registers. The shift register consists ofadata field, an\naddress field, and aR/W bit.The MSB istheR/W bit.0means register write while 1means register read. The\nfollowing seven bits, ADDR[6:0], form theaddress field which isused todecode theinternal register address.\nThe remaining 16bitsform thedata field DATA[15:0]. Serial data isshifted MSB firstintotheshift register. See\nFigure 1fortiming diagram details.\nTowrite registers:\n•The R/W bitmust besetto0.\n•The data onSDI pinisclocked intotheshift register upon therising edge oftheclocks onSCK pin.Onthe\nrising edge ofthe24thclock cycle, thedata istransferred from thedata field intotheselected register bank.\n•The CSB pinmay beheld high after programming, which causes theLMX2572 toignore clock pulses.\n•IftheSCK andSDIlines aretoggled while theVCO isinlock, asissometimes thecase when these lines are\nshared between devices, thephase noise may bedegraded during thetime ofthisprogramming.\nToread back registers:\n•The R/W bitmust besetto1.\n•The data field contents ontheSDIlineareignored.\n•The read back data onMUXout pinisclocked outstarting from thefalling edge ofthe8thclock cycle.\n7.5.1 Recommended Initial Power-On Programming\n7.5.1.1 Programming Sequence\nWhen thedevice isfirstpowered up,itmust beinitialized, andtheordering ofthisprogramming isimportant. The\nsequence islisted below. After this sequence iscompleted, thedevice should berunning and locked tothe\nproper frequency.\n1.Apply power tothedevice andensure allthesupply pins areattheproper levels.\n2.IfCEislow, pullithigh.\n3.Wait 500µsfortheinternal LDOs tobecome stable.\n4.Ensure thatavalid reference clock isapplied totheOSCin pins.\n5.Program register R0with RESET =1.This willensure alltheregisters arereset totheir default values. This\nbitisself-clearing.\n6.Program insequence registers R125, R124, R123, ...,R1andthen R0.\n7.5.1.2 Programming Register\nThere arealtogether 126 programmable registers. However, notevery register isrequired tobeprogrammed at\ninitial power-on.\nForexample, most oftheregisters have fixed field value which isalso equal totheir silicon default value. After\nprogramming R0with RESET =1,these register fields have returned totheir silicon default values. Assuch, itis\nnotnecessary toprogram these registers again. Similarly, forthose registers having configurable fields, ifthe\ndesired field values areequal tothesilicon default values, again itisnotnecessary toprogram these registers\nagain after programming R0with RESET =1.\nInTable 6,Depends means itisuptotheuser\'s decision ofwhether programming theregister ornotbased upon\ntheapplication need.\nTable 6.Suggested Register Programming\nREGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM\n0 Yes 21 No 42 Yes 63 No 84 Depends 105 Depends\n1 Depends 22 No 43 Yes 64 No 85 Depends 106 Depends\n2 No 23 No 44 Depends 65 No 86 Depends 107 No\n3 No 24 No 45 Depends 66 No 87 No 108 No\n4 No 25 No 46 Depends 67 No 88 No 109 No\n5 Depends 26 No 47 No 68 No 89 No 110 No\n6 Depends 27 No 48 No 69 Depends 90 No 111 No\n22LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedProgramming (continued)\nTable 6.Suggested Register Programming (continued)\nREGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM REGISTER PROGRAM\n7 Depends 28 No 49 No 70 Depends 91 No 112 No\n8 Depends 29 Yes 50 No 71 Yes 92 No 113 No\n9 Depends 30 Yes 51 No 72 Depends 93 No 114 Depends\n10 Depends 31 No 52 Yes 73 Depends 94 No 115 Depends\n11 Depends 32 No 53 No 74 Depends 95 No 116 Depends\n12 Depends 33 No 54 No 75 Depends 96 Depends 117 Depends\n13 No 34 Depends 55 No 76 No 97 Depends 118 Depends\n14 Depends 35 No 56 No 77 No 98 Depends 119 Depends\n15 No 36 Yes 57 Yes 78 Yes 99 Depends 120 Depends\n16 Depends 37 Yes 58 Depends 79 Depends 100 Depends 121 Depends\n17 Depends 38 Yes 59 Depends 80 Depends 101 Depends 122 Depends\n18 No 39 Yes 60 Depends 81 Depends 102 Depends 123 Depends\n19 Depends 40 Depends 61 No 82 Depends 103 Depends 124 Depends\n20 Depends 41 Depends 62 Depends 83 Depends 104 Depends 125 No\n7.5.2 Recommended Sequence forChanging Frequencies\nThe recommended sequence forchanging frequencies indifferent scenarios isasfollows:\n1.IftheNdivider ischanging, program therelevant registers andthen program R0with FCAL_EN =1.\n2.InFSK andRamp mode, thefractional numerator ischanging; program therelevant registers only.\n7.5.3 Double Buffering\nSome register fields support double buffering. That is,thechange tothese fields would notbeeffective\nimmediately. Tolatch thenew values into thedevice requires programming R0again with FCAL_EN =1.The\nfollowing register fields support double buffering, seeTable 70fordetails.\n•MASH order (MASH_ORDER)\n•Fractional numerator (PLL_NUM)\n•Ndivider (PLL_N)\n•Doubler (OSC_2X); Pre-R divider (PLL_R_PRE); Multiplier (MULT); Post-R divider (PLL_R)\nForexample,\n1.Program PLL_R andPLL_N tonew values. Ifdouble buffering forthese fields isenabled, thePLL willremain\nunchanged.\n2.Program R0with FCAL_EN =1.The PLL willcalibrate andlock using thenew PLL_R andPLL_N values.\n7.5.4 Block Programming\nInaregister write sequence, instead ofsending 24bits(one W/R bit,seven address bits, and 16data bits) of\npayload foreach register (with Block Programming), only thefirst register write requires theW/R bitand the\naddress bits. The succeeding registers require sending only the16-bit ofdata. However, thesucceeding\nregisters must beindescending order. Forexample, ifthefirstregister isR20, then all24bitsofpayload must be\nsent forR20. The next register must beR19, butonly the16-bit data isrequired. The programming sequence is\nasfollows:\n1.PullCSB pinLOW.\n2.Write 0x14aaaa forR20.\n3.Write 0xbbbb forR19, followed by0xcccc forR18, andsoon.\n4.After thelastregister write iscompleted, pullCSB pinHIGH tofinish Block Programming.\nSince there isnoCSB pulse between each register, the16-bit ofdata field ofeach register can besent\nimmediately after theprevious one.\nMSB\n(R/W)Data\n(R18)SDI\nSCK\nCSB1st2nd±8th41th±56thAddress\n(7-bit)Data\n(R19)Data\n(R20)\n9th±24th25th±40th\n23LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 37.Block Programming Timing Example\nBlock Programming applies toboth register write andread.\nLMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\n24\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6 Register Maps\nREG.DATA[15:0]\nPOR\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR0 RAMP_ENVCO_PHASE_\nSYNC_EN1 0 ADD_HOLD 0 OUT_MUTE FCAL_HPFD_ADJ FCAL_LPFD_ADJ 1 FCAL_ENMUXOUT_\nLD_SELRESETPOWER\nDOWN00221Ch\nR1 0 0 0 0 1 0 0 0 0 0 0 0 1 CAL_CLK_DIV 010808h\nR2 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 020500h\nR3 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 0 030782h\nR4 0 0 0 0 1 0 1 0 0 1 0 0 0 0 1 1 040A43h\nR5 0 0 1IPBUF_\nTYPEIPBUF_\nTERM0 0 0 1 1 0 0 1 0 0 0 0530C8h\nR6 LDO_DLY 0 0 0 0 0 0 0 0 0 1 0 06C802h\nR7 0OUT_\nFORCE0 0 0 0 0 0 1 0 1 1 0 0 1 0 0700B2h\nR8 0VCO_\nDACISET_\nFORCE1 0VCO_\nCAPCTRL_\nFORCE0 0 0 0 0 0 0 0 0 0 0 082000h\nR9 0 MULT_HI 0 OSC_2X 0 0 0 0 0 0 0 0 0 1 0 0 090004h\nR10 0 0 0 1 MULT 1 1 1 1 0 0 0 0A10F8h\nR11 1 0 1 1 PLL_R 1 0 0 0 0BB018h\nR12 0 1 0 1 PLL_R_PRE 0C5001h\nR13 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0D4000h\nR14 0 0 0 1 1 0 0 0 0 CPG 0 0 0 0E1840h\nR15 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0F060Eh\nR16 0 0 0 0 0 0 0 VCO_DACISET 100080h\nR17 0 0 0 0 0 0 0 VCO_DACISET_STRT 110096h\nR18 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 120064h\nR19 0 0 1 0 0 1 1 1 VCO_CAPCTRL 1327B7h\nR20 0 1 VCO_SELVCO_SEL_\nFORCE0 0 0 1 0 0 1 0 0 0 143048h\nR21 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 1 150409h\nR22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 160001h\nR23 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 17007Ch\nR24 0 0 0 0 0 1 1 1 0 0 0 1 1 0 1 0 18071Ah\nR25 0 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 190624h\nR26 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1A0808h\nR27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1B0002h\nR28 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1C0488h\nR29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1D18C6h\nR30 0 0 0 1 1 0 0 0 1 0 1 0 0 1 1 0 1E18C6h\nR31 1 1 0 0 0 0 1 1 1 1 1 0 0 1 1 0 1FC3E6h\nR32 0 0 0 0 0 1 0 1 1 0 1 1 1 1 1 1 2005BFh\nR33 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 211E01h\nR34 0 0 0 0 0 0 0 0 0 0 0 1 0 PLL_N[18:16] 220010h\nLMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\n25\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nREG.DATA[15:0]\nPOR\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR35 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 230004h\nR36 PLL_N 240028h\nR37MASH_\nSEED_EN0 PFD_DLY_SEL 0 0 0 0 0 1 0 1 250205h\nR38 PLL_DEN[31:16] 26FFFFh\nR39 PLL_DEN[15:0] 27FFFFh\nR40 MASH_SEED[31:16] 280000h\nR41 MASH_SEED[15:0] 290000h\nR42 PLL_NUM[31:16] 2A0000h\nR43 PLL_NUM[15:0] 2B0000h\nR44 0 0 OUTA_PWROUTB_\nPDOUTA_\nPDMASH_\nRESET_N0 0 MASH_ORDER 2C22A2h\nR45 1 1 0 OUTA_MUX 1 1 0 0 0 OUTB_PWR 2DC622h\nR46 0 0 0 0 0 1 1 1 1 1 1 1 0 0 OUTB_MUX 2E07F0h\nR47 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 2F0300h\nR48 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 3003E0h\nR49 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 314180h\nR50 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 320080h\nR51 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 330080h\nR52 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 340420h\nR53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 350000h\nR54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 360000h\nR55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 370000h\nR56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 380000h\nR57 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 390000h\nR58INPIN_\nIGNOREINPIN_\nHYSTINPIN_LVL INPIN_FMT 0 0 0 0 0 0 0 0 1 3A8001h\nR59 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LD_TYPE 3B0001h\nR60 LD_DLY 3C03E8h\nR61 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 3D00A8h\nR62DBLBUF_\nEN_5DBLBUF_\nEN_4DBLBUF_\nEN_3DBLBUF_\nEN_2DBLBUF_\nEN_1DBLBUF_\nEN_00 0 1 0 1 0 1 1 1 1 3E00AFh\nR63 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3F0000h\nR64 0 0 0 1 0 0 1 1 1 0 0 0 1 0 0 0 401388h\nR65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 410000h\nR66 0 0 0 0 0 0 0 1 1 1 1 1 0 1 0 0 4201F4h\nR67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 430000h\nR68 0 0 0 0 0 0 1 1 1 1 1 0 1 0 0 0 4403E8h\nR69 MASH_RST_COUNT[31:16] 450000h\nR70 MASH_RST_COUNT[15:0] 46C350h\nLMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\n26\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nREG.DATA[15:0]\nPOR\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR71 0 0 0 0 0 0 0 0 SYSREF_DIV_PRESYSREF_\nPULSESYSREF_\nENSYSREF_\nREPEAT0 1 470080h\nR72 0 0 0 0 0 SYSREF_DIV 480001h\nR73 0 0 0 0 JESD_DAC2_CTRL JESD_DAC1_CTRL 49003Fh\nR74 SYSREF_PULSE_CNT JESD_DAC4_CTRL JESD_DAC3_CTRL 4A0000h\nR75 0 0 0 0 1 CHDIV 0 0 0 0 0 0 4B0800h\nR76 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 4C000Ch\nR77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4D0000h\nR78 0 0 0 0RAMP_\nTHRESH[32]0QUICK_\nRECAL_ENVCO_CAPCTRL_STRT 1 4E0064h\nR79 RAMP_THRESH[31:16] 4F0000h\nR80 RAMP_THRESH[15:0] 500000h\nR81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RAMP_LIMIT_\nHIGH[32]510000h\nR82 RAMP_LIMIT_HIGH[31:16] 520000h\nR83 RAMP_LIMIT_HIGH[15:0] 530000h\nR84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RAMP_LIMIT_\nLOW[32]540000h\nR85 RAMP_LIMIT_LOW[31:16] 550000h\nR86 RAMP_LIMIT_LOW[15:0] 560000h\nR87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 570000h\nR88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 580000h\nR89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 590000h\nR90 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5A0000h\nR91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5B0000h\nR92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5C0000h\nR93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5D0000h\nR94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5E0000h\nR95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5F0000h\nR96RAMP_\nBURST_ENRAMP_BURST_COUNT 0 0 600000h\nR97 RAMP0_RST 0 0 0 0 RAMP_TRIGB RAMP_TRIGA 0 RAMP_BURST_TRIG 610000h\nR98 RAMP0_INC[29:16] 0 RAMP0_DLY 620000h\nR99 RAMP0_INC[15:0] 630000h\nR100 RAMP0_LEN 640000h\nR101 0 0 0 0 0 0 0 0 0RAMP1_\nDLYRAMP1_\nRSTRAMP0_\nNEXT0 0 RAMP0_NEXT_TRIG 650000h\nR102 0 0 RAMP1_INC[29:16] 660000h\nR103 RAMP1_INC[15:0] 670000h\nR104 RAMP1_LEN 680000h\nLMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\n27\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nREG.DATA[15:0]\nPOR\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR105 RAMP_DLY_CNTRAMP_\nMANUALRAMP1_\nNEXT0 0 RAMP1_NEXT_TRIG 694440h\nR106 0 0 0 0 0 0 0 0 0 0 0RAMP_\nTRIG_CAL0 RAMP_SCALE_COUNT 6A0007h\nR107 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6B0000h\nR108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6C0000h\nR109 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6D0000h\nR110 0 0 0 0 0 rb_LD_VTUNE 0 rb_VCO_SEL 0 0 0 0 0 6E0000h\nR111 0 0 0 0 0 0 0 0 rb_VCO_CAPCTRL 6F0000h\nR112 0 0 0 0 0 0 0 rb_VCO_DACISET 700000h\nR113 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 710000h\nR114 0 1 1 1 1 FSK_EN 0 0 0 FSK_SPI_LEVEL FSK_SPI_DEV_SEL FSK_MODE_SEL 727800h\nR115 0 0 0 0 0 0 0 0 FSK_DEV_SCALE 0 0 0 730000h\nR116 FSK_DEV0 740000h\nR117 FSK_DEV1 750000h\nR118 FSK_DEV2 760000h\nR119 FSK_DEV3 770000h\nR120 FSK_DEV4 780000h\nR121 FSK_DEV5 790000h\nR122 FSK_DEV6 7A0000h\nR123 FSK_DEV7 7B0000h\nR124 FSK_SPI_FAST_DEV 7C0000h\nR125 0 0 1 0 0 0 1 0 1 0 0 0 1 0 0 0 7D2288h\n28LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 7lists theaccess codes fortheLMX2572 registers.\nTable 7.Access Type Codes\nACCESS TYPE CODE DESCRIPTION\nRead Type\nR R Read\nWrite Type\nW W Write\nReset orDefault Value\n-n Value after reset\n7.6.1 Register R0(offset =00h) [reset =221Ch]\nFigure 38.Register R0\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_E\nNVCO_PH\nASE_SY\nNC_EN1 0 ADD_HO\nLD0 OUT_MU\nTEFCAL_HPFD_ADJ FCAL_LPFD_ADJ 1 FCAL_E\nNMUXOU\nT_LD_S\nELRESET POWER\nDOWN\nR/W-0h R/W-0h R/W-2h R/W-0h R/W-0h R/W-1h R/W-0h R/W-0h R/W-1h R/W-1h R/W-1h R/W-0h R/W-0h\nTable 8.Register R0Field Descriptions\nBit Field Type Reset Description\n15 RAMP_EN R/W 0h Enables frequency ramping. The action ofprogramming register R0with RAMP_EN =\n1starts theramping. Beaware thatthisisinthesame register asFCAL_EN, so\ntoggling thisbitalso canactive theramping ifRAMP_EN =1.RAMP_EN applies to\nboth automatic andmanual ramping modes.\n0:Normal operation\n1:Starts frequency ramping\n14 VCO_PHASE_SYNC_EN R/W 0h Enables phase sync mode. Inthisstate, part ofthechannel divider isputinthe\nfeedback path toensure deterministic phase. The action oftoggling thisbitfrom 0to1\nalso sends anasynchronous SYNC pulse.\n0:Normal operation\n1:Phase sync mode\n13-12 R/W 2h Program 2htothisfield.\n11 ADD_HOLD R/W 0h Freeze theregister address inBlock Programming. See Block Programming for\ndetails.\n10 R/W 0h Program 0htothisfield.\n9 OUT_MUTE R/W 1h Mutes RFoutputs (RFoutA andRFoutB) when theVCO iscalibrating.\n0:Disabled\n1:Muted\n8-7 FCAL_HPFD_ADJ R/W 0h Setthisfield inaccordance tothephase detector frequency foroptimal VCO\ncalibration.\n0:fPD≤37.5 MHz\n1:37.5 MHz <fPD≤75MHz\n2:75MHz <fPD≤100MHz\n3:fPD>100MHz\n6-5 FCAL_LPFD_ADJ R/W 0h Setthisfield inaccordance tothephase detector frequency foroptimal VCO\ncalibration.\n0:fPD≥10MHz\n1:10MHz >fPD≥5MHz\n2:5MHz >fPD≥2.5MHz\n3:fPD<2.5MHz\n4 R/W 1h Program 1htothisfield.\n3 FCAL_EN R/W 1h Enables andactivates VCO frequency calibration. Writing register R0with thisbitset\ntoa1enables andtriggers theVCO frequency calibration. Writing 0tothisfield is\nprohibited.\n0:Invalid\n1:Enabled\n29LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 8.Register R0Field Descriptions (continued)\nBit Field Type Reset Description\n2 MUXOUT_LD_SEL R/W 1h Selects thefunctionality oftheMUXout pin.\n0:Register readback\n1:Lock detect\n1 RESET R/W 0h Resets allregisters tosilicon default values. This bitisself-clearing.\n0:Normal operation\n1:Reset\n0 POWERDOWN R/W 0h Powers down thedevice.\n0:Normal operation\n1:Power down\n7.6.2 Register R1(offset =01h) [reset =0808h]\nFigure 39.Register R1\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 1 0 0 0 0 0 0 0 1 CAL_CLK_DIV\nR/W-101h R/W-0h\nTable 9.Register R1Field Descriptions\nBit Field Type Reset Description\n15-3 R/W 101h Program 101h tothisfield.\n2-0 CAL_CLK_DIV R/W 0h Divides down thestate machine clock during VCO calibration. Maximum state\nmachine clock frequency is200MHz.\nState machine clock frequency =fOSCin /(2CAL_CLK_DIV).\n0:fOSCin≤200MHz\n1:200MHz <fOSCin≤250MHz\nAllother values arenotused.\n7.6.3 Register R2(offset =02h) [reset =0500h]\nFigure 40.Register R2\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0\nR/W-500h\nTable 10.Register R2Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 500h Program 500h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.4 Register R3(offset =03h) [reset =0782h]\nFigure 41.Register R3\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 0\nR/W-782h\nTable 11.Register R3Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 782h Program 782h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n30LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.5 Register R4(offset =04h) [reset =0A43h]\nFigure 42.Register R4\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 1 0 1 0 0 1 0 0 0 0 1 1\nR/W-A43h\nTable 12.Register R4Field Descriptions\nBit Field Type Reset Description\n15-0 R/W A43h Program A43h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.6 Register R5(offset =05h) [reset =30C8h]\nFigure 43.Register R5\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 1 IPBUF_T\nYPEIPBUF_T\nERM0 0 0 1 1 0 0 1 0 0 0\nR/W-1h R/W-1h R/W-0h R/W-C8h\nTable 13.Register R5Field Descriptions\nBit Field Type Reset Description\n15-13 R/W 1h Program 1htothisfield.\n12 IPBUF_TYPE R/W 1h Selects OSCin input type.\n0:Differential input\n1:Single-ended input\n11 IPBUF_TERM R/W 0h Enables internal 50-Ωterminations onboth OSCin andOSCin* pins. This function is\nvalid even ifOSCin input isconfigured assingle-ended input.\n0:Normal operation\n1:OSCin andOSCin* pins areinternally 50-Ωterminated\n10-0 R/W C8h Program C8h tothisfield.\n7.6.7 Register R6(offset =06h) [reset =C802h]\nFigure 44.Register R6\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nLDO_DLY 0 0 0 0 0 0 0 0 0 1 0\nR/W-19h R/W-2h\nTable 14.Register R6Field Descriptions\nBit Field Type Reset Description\n15-11 LDO_DLY R/W 19h LDO start updelay. Delay duration isafunction ofstate machine clock. See Power-\nUp,Wake-Up Time fordetails.\n10-0 R/W 2h Program 2htothisfield.\n31LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.8 Register R7(offset =07h) [reset =00B2h]\nFigure 45.Register R7\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 OUT_FO\nRCE0 0 0 0 0 0 1 0 1 1 0 0 1 0\nR/W-0h R/W-0h R/W-B2h\nTable 15.Register R7Field Descriptions\nBit Field Type Reset Description\n15 R/W 0h Program 0htothisfield.\n14 OUT_FORCE R/W 0h Forces theRFoutputs nottobeautomatically muted during VCO calibration. This bit\nshould beenabled during frequency ramping.\n0:Mute setting depends onOUT_MUTE\n1:Nomute during VCO calibration\n13-0 R/W B2h Program B2h tothisfield.\n7.6.9 Register R8(offset =08h) [reset =2000h]\nFigure 46.Register R8\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 VCO_DA\nCISET_F\nORCE1 0 VCO_CA\nPCTRL_\nFORCE0 0 0 0 0 0 0 0 0 0 0\nR/W-0h R/W-0h R/W-2h R/W-0h R/W-0h\nTable 16.Register R8Field Descriptions\nBit Field Type Reset Description\n15 R/W 0h Program 0htothisfield.\n14 VCO_DACISET_FORCE R/W 0h Forces VCO_DACISET value. Useful forfully-assisted VCO calibration anddebugging\npurposes.\n0:Normal operation\n1:Use VCO_DACISET value instead ofthevalue obtained from VCO calibration\n13-12 R/W 2h Program 2htothisfield.\n11 VCO_CAPCTRL_FORCE R/W 0h Forces VCO_CAPCTRL value. Useful forfully-assisted VCO calibration and\ndebugging purposes.\n0:Normal operation\n1:Use VCO_CAPCTRL value instead ofthevalue obtained from VCO calibration\n10-0 R/W 0h Program 0htothisfield.\n32LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.10 Register R9(offset =09h) [reset =0004h]\nFigure 47.Register R9\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 MULT_H\nI0 OSC_2X 0 0 0 0 0 0 0 0 0 1 0 0\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-4h\nTable 17.Register R9Field Descriptions\nBit Field Type Reset Description\n15 R/W 0h Program 0htothisfield.\n14 MULT_HI R/W 0h Sets thisbitto1iftheoutput frequency oftheMultiplier isgreater than 100MHz.\n0:Multiplier output≤100MHz\n1:Multiplier output >100MHz\n13 R/W 0h Program 0htothisfield.\n12 OSC_2X R/W 0h Enables reference path Doubler.\n0:Disabled\n1:Enabled\n11-0 R/W 4h Program 4htothisfield.\n7.6.11 Register R10 (offset =0Ah) [reset =10F8h]\nFigure 48.Register R10\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 1 MULT 1 1 1 1 0 0 0\nR/W-1h R/W-1h R/W-78h\nTable 18.Register R10 Field Descriptions\nBit Field Type Reset Description\n15-12 R/W 1h Program 1htothisfield.\n11-7MULT R/W 1h Reference path frequency Multiplier. Input frequency totheMultiplier: 10to40MHz.\nMultiplier output frequency: 60to150MHz.\n0:Notused\n1:Bypassed\n2:Notrecommended. Use OSC_2X instead ofMULT\n3:3X\n·····\n7:7X\n8-31:Notrecommended\n6-0 R/W 78h Program 78htothisfield.\n7.6.12 Register R11 (offset =0Bh) [reset =B018h]\nFigure 49.Register R11\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n1 0 1 1 PLL_R 1 0 0 0\nR/W-Bh R/W-1h R/W-8h\nTable 19.Register R11 Field Descriptions\nBit Field Type Reset Description\n15-12 R/W Bh Program Bhtothisfield.\n11-4PLL_R R/W 1h Reference path Post-R divider. Itisthedivider after thefrequency Multiplier.\n3-0 R/W 8h Program 8htothisfield.\n33LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.13 Register R12 (offset =0Ch) [reset =5001h]\nFigure 50.Register R12\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 1 0 1 PLL_R_PRE\nR/W-5h R/W-1h\nTable 20.Register R12 Field Descriptions\nBit Field Type Reset Description\n15-12 R/W 5h Program 5htothisfield.\n11-0PLL_R_PRE R/W 1h Reference path Pre-R divider. Itisthedivider before thefrequency Multiplier.\n7.6.14 Register R13 (offset =0Dh) [reset =4000h]\nFigure 51.Register R13\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-4000h\nTable 21.Register R13 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 4000h Program 4000h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.15 Register R14 (offset =0Eh) [reset =1840h]\nFigure 52.Register R14\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 1 1 0 0 0 0 CPG 0 0 0\nR/W-30h R/W-8h R/W-0h\nTable 22.Register R14 Field Descriptions\nBit Field Type Reset Description\n15-7 R/W 30h Program 30htothisfield.\n6-3 CPG R/W 8h Effective charge pump gain. This isthesum oftheupanddown currents. Each\nincrement represents 625µA.\n0:Tri-state\n1:625µA\n2:1250 µA\n3:1875 µA\n·····\n15:6875 µA\n2-0 R/W 0h Program 0htothisfield.\n7.6.16 Register R15 (offset =0Fh) [reset =060Eh]\nFigure 53.Register R15\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0\nR/W-60Eh\nTable 23.Register R15 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 60Eh Program 60Eh tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n34LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.17 Register R16 (offset =10h) [reset =0080h]\nFigure 54.Register R16\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 VCO_DACISET\nR/W-0h R/W-80h\nTable 24.Register R16 Field Descriptions\nBit Field Type Reset Description\n15-9 R/W 0h Program 0htothisfield.\n8-0 VCO_DACISET R/W 80h Programmable current setting fortheVCO thatisapplied when\nVCO_DACISET_FORCE =1.Useful forfully-assisted VCO calibration.\n7.6.18 Register R17 (offset =11h) [reset =0096h]\nFigure 55.Register R17\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 VCO_DACISET_STRT\nR/W-0h R/W-96h\nTable 25.Register R17 Field Descriptions\nBit Field Type Reset Description\n15-9 R/W 0h Program 0htothisfield.\n8-0 VCO_DACISET_STRT R/W 96h Starting calibration value forVCO_DACISET.\n7.6.19 Register R18 (offset =12h) [reset =0064h]\nFigure 56.Register R18\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0\nR/W-64h\nTable 26.Register R18 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 64h Program 64htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.20 Register R19 (offset =13h) [reset =27B7h]\nFigure 57.Register R19\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 1 0 0 1 1 1 VCO_CAPCTRL\nR/W-27h R/W-B7h\nTable 27.Register R19 Field Descriptions\nBit Field Type Reset Description\n15-8 R/W 27h Program 27htothisfield.\n7-0 VCO_CAPCTRL R/W B7h Programmable band within VCO core thatapplies when VCO_CAPCTRL_FORCE =1.\nValid values are183to0,where thehigher number isalower frequency.\n35LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.21 Register R20 (offset =14h) [reset =3048h]\nFigure 58.Register R20\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 1 VCO_SEL VCO_SE\nL_FORC\nE0 0 0 1 0 0 1 0 0 0\nR/W-0h R/W-6h R/W-0h R/W-48h\nTable 28.Register R20 Field Descriptions\nBit Field Type Reset Description\n15-14 R/W 0h Program 1htothisfield.\n13-11 VCO_SEL R/W 6h User specified start VCO forcalibration. This sets theVCO thatisused when\nVCO_SEL_FORCE =1.\n1:VCO1\n2:VCO2\n·····\n6:VCO6\nAllother values arenotused.\n10 VCO_SEL_FORCE R/W 0h Forces theVCO tousethecore specified byVCO_SEL.\n0:Disabled\n1:Enabled\n9-0 R/W 48h Program 48htothisfield.\n7.6.22 Register R21 (offset =15h) [reset =0409h]\nFigure 59.Register R21\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 1\nR/W-409h\nTable 29.Register R21 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 409h Program 409h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.23 Register R22 (offset =16h) [reset =0001h]\nFigure 60.Register R22\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1\nR/W-1h\nTable 30.Register R22 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 1h Program 1htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n36LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.24 Register R23 (offset =17h) [reset =007Ch]\nFigure 61.Register R23\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0\nR/W-7Ch\nTable 31.Register R23 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 7Ch Program 7Ch tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.25 Register R24 (offset =18h) [reset =071Ah]\nFigure 62.Register R24\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 1 1 0 0 0 1 1 0 1 0\nR/W-71Ah\nTable 32.Register R24 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 71Ah Program 71Ah tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.26 Register R25 (offset =19h) [reset =0624h]\nFigure 63.Register R25\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0\nR/W-624h\nTable 33.Register R25 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 624h Program 624h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.27 Register R26 (offset =1Ah) [reset =0808h]\nFigure 64.Register R26\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0\nR/W-808h\nTable 34.Register R26 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 808h Program 808h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n37LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.28 Register R27 (offset =1Bh) [reset =0002h]\nFigure 65.Register R27\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0\nR/W-2h\nTable 35.Register R27 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 2h Program 2htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.29 Register R28 (offset =1Ch) [reset =0488h]\nFigure 66.Register R28\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0\nR/W-488h\nTable 36.Register R28 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 488h Program 488h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.30 Register R29 (offset =1Dh) [reset =18C6h]\nFigure 67.Register R29\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-18C6h\nTable 37.Register R29 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 18C6h Program 0htothisfield.\n7.6.31 Register R30 (offset =1Eh) [reset =18C6h]\nFigure 68.Register R30\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 1 1 0 0 0 1 0 1 0 0 1 1 0\nR/W-18C6h\nTable 38.Register R30 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 18C6h Program 18A6h tothisfield.\n38LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.32 Register R31 (offset =1Fh) [reset =C3E6h]\nFigure 69.Register R31\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n1 1 0 0 0 0 1 1 1 1 1 0 0 1 1 0\nR/W-C3E6h\nTable 39.Register R31 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W C3E6h Program C3E6h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.33 Register R32 (offset =20h) [reset =05BFh]\nFigure 70.Register R32\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 1 1 0 1 1 1 1 1 1\nR/W-5BFh\nTable 40.Register R32 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 5BFh Program 5BFh tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.34 Register R33 (offset =21h) [reset =1E01h]\nFigure 71.Register R33\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1\nR/W-1E01h\nTable 41.Register R33 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 1E01h Program 1E01h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.35 Register R34 (offset =22h) [reset =0010h]\nFigure 72.Register R34\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 1 0 PLL_N[18:16]\nR/W-2h R/W-0h\nTable 42.Register R34 Field Descriptions\nBit Field Type Reset Description\n15-3 R/W 2h Program 2htothisfield.\n2-0 PLL_N[18:16] R/W 0h Upper 3bitsofN-divider.\n39LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.36 Register R35 (offset =23h) [reset =0004h]\nFigure 73.Register R35\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0\nR/W-4h\nTable 43.Register R35 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 4h Program 4htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.37 Register R36 (offset =24h) [reset =0028h]\nFigure 74.Register R36\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_N\nR/W-28h\nTable 44.Register R36 Field Descriptions\nBit Field Type Reset Description\n15-0PLL_N R/W 28h Lower 16bitsofN-divider.\n7.6.38 Register R37 (offset =25h) [reset =0205h]\nFigure 75.Register R37\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nMASH_S\nEED_EN0 PFD_DLY_SEL 0 0 0 0 0 1 0 1\nR/W-0h R/W-0h R/W-2h R/W-5h\nTable 45.Register R37 Field Descriptions\nBit Field Type Reset Description\n15 MASH_SEED_EN R/W 0h Enables theMASH_SEED value tobeused. This canbeused forprogrammable\nphase stepping orfractional spur optimization.\n0:Disabled\n1:Enabled\n14 R/W 0h Program 0htothisfield.\n13-8PFD_DLY_SEL R/W 2h PFD_DLY_SEL must beadjusted inaccordance totheN-divider value. See Table 3\nfordetails.\n7-0 R/W 5h Program 5htothisfield.\n7.6.39 Register R38 (offset =26h) [reset =FFFFh]\nFigure 76.Register R38\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_DEN[31:16]\nR/W-FFFFh\nTable 46.Register R38 Field Descriptions\nBit Field Type Reset Description\n15-0PLL_DEN[31:16] R/W FFFFh Upper 16bitsoffractional denominator (DEN).\n40LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.40 Register R39 (offset =27h) [reset =FFFFh]\nFigure 77.Register R39\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_DEN[15:0]\nR/W-FFFFh\nTable 47.Register R39 Field Descriptions\nBit Field Type Reset Description\n15-0PLL_DEN[15:0] R/W FFFFh Lower 16bitsoffractional denominator (DEN).\n7.6.41 Register R40 (offset =28h) [reset =0000h]\nFigure 78.Register R40\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nMASH_SEED[31:16]\nR/W-0h\nTable 48.Register R40 Field Descriptions\nBit Field Type Reset Description\n15-0MASH_SEED[31:16] R/W 0h Upper 16bitsofMASH_SEED. MASH_SEED sets theinitial state ofthefractional\nengine. Useful forproducing aphase shift andfractional spur optimization.\n7.6.42 Register R41 (offset =29h) [reset =0000h]\nFigure 79.Register R41\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nMASH_SEED[15:0]\nR/W-0h\nTable 49.Register R41 Field Descriptions\nBit Field Type Reset Description\n15-0MASH_SEED[15:0] R/W 0h Lower 16bitsofMASH_SEED. MASH_SEED sets theinitial state ofthefractional\nengine. Useful forproducing aphase shift andfractional spur optimization.\n7.6.43 Register R42 (offset =2Ah) [reset =0000h]\nFigure 80.Register R42\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_NUM[31:16]\nR/W-0h\nTable 50.Register R42 Field Descriptions\nBit Field Type Reset Description\n15-0PLL_NUM[31:16] R/W 0h Upper 16bitsoffractional numerator (NUM).\n41LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.44 Register R43 (offset =2Bh) [reset =0000h]\nFigure 81.Register R43\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_NUM[15:0]\nR/W-0h\nTable 51.Register R43 Field Descriptions\nBit Field Type Reset Description\n15-0PLL_NUM[15:0] R/W 0h Lower 16bitsoffractional numerator (NUM).\n7.6.45 Register R44 (offset =2Ch) [reset =22A2h]\nFigure 82.Register R44\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 OUTA_PWR OUTB_P\nDOUTA_P\nDMASH_R\nESET_N0 0 MASH_ORDER\nR/W-0h R/W- 22h R/W-1h R/W-0h R/W-1h R/W-0h R/W-2h\nTable 52.Register R44 Field Descriptions\nBit Field Type Reset Description\n15-14 R/W 0h Program 0htothisfield.\n13-8OUTA_PWR R/W 22h Adjusts RFoutA output power. Higher numbers give more output power.\n7 OUTB_PD R/W 1h Powers down RFoutput B.\n0:Normal operation\n1:Power down\n6 OUTA_PD R/W 0h Powers down RFoutput A.\n0:Normal operation\n1:Power down\n5 MASH_RESET_N R/W 1h Resets MASH.\n0:Reset\n1:Normal operation\n4-3 R/W 0h Program 0htothisfield.\n2-0 MASH_ORDER R/W 2h Sets theMASH order.\n0:Integer mode\n1:First order modulator\n2:Second order modulator\n3:Third order modulator\n4:Fourth order modulator\n5-7:Notused\n42LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.46 Register R45 (offset =2Dh) [reset =C622h]\nFigure 83.Register R45\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n1 1 0 OUTA_MUX 1 1 0 0 0 OUTB_PWR\nR/W-6h R/W-0h R/W-18h R/W-22h\nTable 53.Register R45 Field Descriptions\nBit Field Type Reset Description\n15-13 R/W 6h Program 6htothisfield.\n12-11 OUTA_MUX R/W 0h Selects theinput source toRFoutA.\n0:Channel divider\n1:VCO\n2:Notused\n3:High impedance\n10-6 R/W 18h Program 18htothisfield.\n5-0 OUTB_PWR R/W 22h Adjusts RFoutB output power. Higher numbers give more output power.\n7.6.47 Register R46 (offset =2Eh) [reset =07F0h]\nFigure 84.Register R46\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 1 1 1 1 1 1 0 0 OUTB_MUX\nR/W-1FCh R/W-0h\nTable 54.Register R46 Field Descriptions\nBit Field Type Reset Description\n15-2 R/W 1FCh Program 1FCh tothisfield.\n1-0 OUTB_MUX R/W 0h Selects theinput source toRFoutB.\n0:Channel divider\n1:VCO\n2:SYSREF\n3:High impedance\n7.6.48 Register R47 (offset =2Fh) [reset =0300h]\nFigure 85.Register R47\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0\nR/W-300h\nTable 55.Register R47 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 300h Program 300h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n43LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.49 Register R48 (offset =30h) [reset =03E0h]\nFigure 86.Register R48\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0\nR/W-3E0h\nTable 56.Register R48 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 3E0h Program 3E0h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.50 Register R49 (offset =31h) [reset =4180h]\nFigure 87.Register R49\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0\nR/W-4180h\nTable 57.Register R49 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 4180h Program 4180h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.51 Register R50 (offset =32h) [reset =0080h]\nFigure 88.Register R50\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0\nR/W-80h\nTable 58.Register R50 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 80h Program 80htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.52 Register R51 (offset =33h) [reset =0080h]\nFigure 89.Register R51\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0\nR/W-80h\nTable 59.Register R51 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 80h Program 80htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.53 Register R52 (offset =34h) [reset =0420h]\nFigure 90.Register R52\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1\nR/W-420h\n44LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 60.Register R52 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 420h Program 421h tothisfield.\n7.6.54 Register R53 (offset =35h) [reset =0000h]\nFigure 91.Register R53\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 61.Register R53 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.55 Register R54 (offset =36h) [reset =0000h]\nFigure 92.Register R54\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 62.Register R54 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.56 Register R55 (offset =37h) [reset =0000h]\nFigure 93.Register R55\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 63.Register R55 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.57 Register R56 (offset =38h) [reset =0000h]\nFigure 94.Register R56\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 64.Register R56 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n45LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.58 Register R57 (offset =39h) [reset =0000h]\nFigure 95.Register R57\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0\nR/W-0h\nTable 65.Register R57 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 20htothisfield.\n7.6.59 Register R58 (offset =3Ah) [reset =8001h]\nFigure 96.Register R58\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nINPIN_I\nGNOREINPIN_H\nYSTINPIN_LVL INPIN_FMT 0 0 0 0 0 0 0 0 1\nR/W-1h R/W-0h R/W-0h R/W-0h R/W-1h\nTable 66.Register R58 Field Descriptions\nBit Field Type Reset Description\n15 INPIN_IGNORE R/W 1h Ignore SYNC andSysRefReq pins when VCO_PHASE_SYNC =0.This bitshould be\nsetto1unless VCO_PHASE_SYNC =1.\n14 INPIN_HYST R/W 0h Enables high hysteresis forLVDS input toSysRefReq andSYNC pin.\n0:Disabled\n1:Enabled\n13-12 INPIN_LVL R/W 0h Sets bias level forLVDS input toSysRefReq andSYNC pin.\n0:Vin/4\n1:Vin\n2:Vin/2\n3:Invalid\n11-9INPIN_FMT R/W 0h Defines theinput format ofSysRefReq andSYNC pin.\n0:SYNC =SysRefReq =CMOS\n1:SYNC =LVDS; SysRefReq =CMOS\n2:SYNC =CMOS; SysRefReq =LVDS\n3:SYNC =SysRefReq =LVDS\n4:SYNC =SysRefReq =CMOS\n5:SYNC =LVDS (filtered); SysRefReq =CMOS\n6:SYNC =CMOS; SysRefReq =LVDS (filtered)\n7:SYNC =SysRefReq =LVDS (filtered)\n8-0 R/W 1h Program 1htothisfield.\n7.6.60 Register R59 (offset =3Bh) [reset =0001h]\nFigure 97.Register R59\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LD_TYP\nE\nR/W-0h R/W-1h\nTable 67.Register R59 Field Descriptions\nBit Field Type Reset Description\n15-1 R/W 0h Program 0htothisfield.\n0 LD_TYPE R/W 1h Defines lock detect type.\n0:VCOCal. Lock detect asserts aHIGH output after theVCO hasfinished calibration\nandtheLD_DLY timeout counter isfinished.\n1:Vtune andVCOCal. Lock detect asserts aHIGH output when VCOCal lock detect\nwould assert aHIGH signal andthetuning voltage totheVCO iswithin acceptable\nlimits.\n46LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.61 Register R60 (offset =3Ch) [reset =03E8h]\nFigure 98.Register R60\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nLD_DLY\nR/W-3E8h\nTable 68.Register R60 Field Descriptions\nBit Field Type Reset Description\n15-0LD_DLY R/W 3E8h FortheVCOCal lock detect, thisisthedelay in¼fPDcycles thatisadded after the\ncalibration isfinished before theVCOCal lock detect isasserted HIGH.\n7.6.62 Register R61 (offset =3Dh) [reset =00A8h]\nFigure 99.Register R61\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0\nR/W-A8h\nTable 69.Register R61 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W A8h Program A8h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.63 Register R62 (offset =3Eh) [reset =00AFh]\nFigure 100. Register R62\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nDBLBUF\n_EN_5DBLBUF\n_EN_4DBLBUF\n_EN_3DBLBUF\n_EN_2DBLBUF\n_EN_1DBLBUF\n_EN_00 0 1 0 1 0 1 1 1 1\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-AFh\nTable 70.Register R62 Field Descriptions\nBit Field Type Reset Description\n15 DBLBUF_EN_5 R/W 0h Enables double buffering fortheMASH order.\n0:Disabled\n1:Enabled\n14 DBLBUF_EN_4 R/W 0h Enables double buffering forfractional numerator NUM.\n0:Disabled\n1:Enabled\n13 DBLBUF_EN_3 R/W 0h Enables double buffering fortheinteger portion oftheN-divider.\n0:Disabled\n1:Enabled\n12 DBLBUF_EN_2 R/W 0h Enables double buffering forthePre-R andPost-R dividers inthereference path.\nEffective only ifDBL_BUF_EN_3 =1.\n0:Disabled\n1:Enabled\n11 DBLBUF_EN_1 R/W 0h Enables double buffering fortheMultiplier inthereference path. Effective only if\nDBL_BUF_EN_3 =1.\n0:Disabled\n1:Enabled\n10 DBLBUF_EN_0 R/W 0h Enables double buffering fortheDoubler inthereference path. Effective only if\nDBL_BUF_EN_3 =1.\n0:Disabled\n1:Enabled\n9-0 R/W AFh Program AFh tothisfield.\n47LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.64 Register R63 (offset =3Fh) [reset =0000h]\nFigure 101. Register R63\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 71.Register R63 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.65 Register R64 (offset =40h) [reset =1388h]\nFigure 102. Register R64\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 1 0 0 1 1 1 0 0 0 1 0 0 0\nR/W-1388h\nTable 72.Register R64 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 1388h Program 1388h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.66 Register R65 (offset =41h) [reset =0000h]\nFigure 103. Register R65\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 73.Register R65 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.67 Register R66 (offset =42h) [reset =01F4h]\nFigure 104. Register R66\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 1 1 1 1 1 0 1 0 0\nR/W-1F4h\nTable 74.Register R66 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 1F4h Program 1F4h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.68 Register R67 (offset =43h) [reset =0000h]\nFigure 105. Register R67\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\n48LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 75.Register R67 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.69 Register R68 (offset =44h) [reset =03E8h]\nFigure 106. Register R68\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 1 1 1 1 1 0 1 0 0 0\nR/W-3E8h\nTable 76.Register R68 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 3E8h Program 3E8h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.70 Register R69 (offset =45h) [reset =0000h]\nFigure 107. Register R69\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nMASH_RST_COUNT[31:16]\nR/W-0h\nTable 77.Register R69 Field Descriptions\nBit Field Type Reset Description\n15-0MASH_RST_COUNT\n[31:16]R/W 0h Upper 16bitsofMASH_RST_COUNT. This register isused toaddadelay when\nusing phase SYNC. The delay should besetatleast four times thePLL lock time. This\ndelay isexpressed instate machine clock periods. One ofthese periods isequal to\n2CAL_CLK_DIV/fOSCin .\n7.6.71 Register R70 (offset =46h) [reset =C350h]\nFigure 108. Register R70\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nMASH_RST_COUNT[15:0]\nR/W-C350h\nTable 78.Register R70 Field Descriptions\nBit Field Type Reset Description\n15-0MASH_RST_COUNT\n[15:0]R/W C350h Lower 16bitsofMASH_RST_COUNT.\n7.6.72 Register R71 (offset =47h) [reset =0080h]\nFigure 109. Register R71\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 SYSREF_DIV_PRE SYSREF\n_PULSESYSREF\n_ENSYSREF\n_REPEA\nT0 1\nR/W-0h R/W-4h R/W-0h R/W-0h R/W-0h R/W-0h\n49LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 79.Register R71 Field Descriptions\nBit Field Type Reset Description\n15-8 R/W 0h Program 0htothisfield.\n7-5 SYSREF_DIV_PRE R/W 4h This divider isused togetthefrequency input tothePost-SR divider within acceptable\nlimits. See Application forSYSREF fordetails.\n2:Divide by2\n4:Divide by4\nAllother values areinvalid.\n4 SYSREF_PULSE R/W 0h When inmaster mode (SYSREF_REPEAT =0),thisallows multiple pulses (as\ndetermined bySYSREF_PULSE_CNT) tobesent outwhenever theSysRefReq pin\ngoes high.\n0:Disabled\n1:Enabled\n3 SYSREF_EN R/W 0h Enables SYSREF mode.\n0:Disabled\n1:Enabled\n2 SYSREF_REPEAT R/W 0h Defines SYSREF mode.\n0:Master mode. Inthismode, SYSREF pulses aregenerated continuously atthe\noutput.\n1:Repeater Mode. Inthismode, SYSREF pulses aregenerated inresponse tothe\nSysRefReq pin.\n1-0 R/W 0h Program 1htothisfield.\n7.6.73 Register R72 (offset =48h) [reset =0001h]\nFigure 110. Register R72\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 SYSREF_DIV\nR/W-0h R/W-1h\nTable 80.Register R72 Field Descriptions\nBit Field Type Reset Description\n15-11 R/W 0h Program 0htothisfield.\n10-0SYSREF_DIV R/W 1h This divider further divides theoutput frequency fortheSYSREF. See Application for\nSYSREF fordetails.\n7.6.74 Register R73 (offset =49h) [reset =003Fh]\nFigure 111. Register R73\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 JESD_DAC2_CTRL JESD_DAC1_CTRL\nR/W-0h R/W-0h R/W-3Fh\nTable 81.Register R73 Field Descriptions\nBit Field Type Reset Description\n15-12 R/W 0h Program 0htothisfield.\n11-6JESD_DAC2_CTRL R/W 0h Programmable delay adjustment forSYSREF mode.\n5-0 JESD_DAC1_CTRL R/W 3Fh Programmable delay adjustment forSYSREF mode.\n7.6.75 Register R74 (offset =4Ah) [reset =0000h]\nFigure 112. Register R74\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSYSREF_PULSE_CNT JESD_DAC4_CTRL JESD_DAC3_CTRL\nR/W-0h R/W-0h R/W-0h\n50LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 82.Register R74 Field Descriptions\nBit Field Type Reset Description\n15-12 SYSREF_PULSE_CNT R/W 0h Used inSYSREF_REPEAT mode todefine how many pulses aresent.\n11-6JESD_DAC4_CTRL R/W 0h Programmable delay adjustment forSYSREF mode.\n5-0 JESD_DAC3_CTRL R/W 0h Programmable delay adjustment forSYSREF mode.\n7.6.76 Register R75 (offset =4Bh) [reset =0800h]\nFigure 113. Register R75\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 1 CHDIV 0 0 0 0 0 0\nR/W-1h R/W-0h R/W-0h\nTable 83.Register R75 Field Descriptions\nBit Field Type Reset Description\n15-11 R/W 1h Program 1htothisfield.\n10-6CHDIV R/W 0h Channel divider.\n0:Divide by2\n1:Divide by4\n3:Divide by8\n5:Divide by16\n7:Divide by32\n9:Divide by64\n12:Divide by128\n14:Divide by256\nAllother values arenotused.\n5-0 R/W 0h Program 0htothisfield.\n7.6.77 Register R76 (offset =4Ch) [reset =000Ch]\nFigure 114. Register R76\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0\nR/W-Ch\nTable 84.Register R76 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W Ch Program Chtothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.78 Register R77 (offset =4Dh) [reset =0000h]\nFigure 115. Register R77\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 85.Register R77 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n51LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.79 Register R78 (offset =4Eh) [reset =0064h]\nFigure 116. Register R78\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 RAMP_T\nHRESH[\n32]0 QUICK_\nRECAL_\nENVCO_CAPCTRL_STRT 1\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-32h R/W-0h\nTable 86.Register R78 Field Descriptions\nBit Field Type Reset Description\n15-12 R/W 0h Program 0htothisfield.\n11 RAMP_THRESH[32] R/W 0h The 33rdbitofRAMP_THRESH.\nRAMP_THRESH sets how much theramp canchange theVCO frequency before a\nVCO calibration isrequired. Ifthefrequency ischosen tobeΔf,then RAMP_THRESH\n=(Δf/fPD)×224.\n10 R/W 0h Program 0htothisfield.\n9 QUICK_RECAL_EN R/W 0h This sets theinitial VCO starting calibration values. Especially useful ifthefrequency\nchange issmaller, say<50MHz orso.\n0:Calibration starts with VCO_SEL, VCO_CAPCTRL_START,\nVCO_DACISET_START\n1:Calibration starts with thecurrent value\n8-1 VCO_CAPCTRL_STRT R/W 32h This sets thestarting VCO_CAPCTRL value thatisused forVCO frequency\ncalibration. Smaller values yield ahigher frequency band within aVCO core. Valid\nnumber range is0to183.\n0 R/W 0h Program 1htothisfield.\n7.6.80 Register R79 (offset =4Fh) [reset =0000h]\nFigure 117. Register R79\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_THRESH[31:16]\nR/W-0h\nTable 87.Register R79 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP_THRESH[31:16] R/W 0h Upper 16bitsofRAMP_THRESH. See Table 86fordescription.\n7.6.81 Register R80 (offset =50h) [reset =0000h]\nFigure 118. Register R80\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_THRESH[15:0]\nR/W-0h\nTable 88.Register R80 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP_THRESH[15:0] R/W 0h Lower 16bitsofRAMP_THRESH. See Table 86fordescription.\n7.6.82 Register R81 (offset =51h) [reset =0000h]\nFigure 119. Register R81\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAMP_L\nIMIT_HI\nGH[32]\nR/W-0h R/W-0h\n52LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 89.Register R81 Field Descriptions\nBit Field Type Reset Description\n15-1 R/W 0h Program 0htothisfield.\n0 RAMP_LIMIT_HIGH[32] R/W 0h The 33rdbitofRAMP_LIMIT_HIGH.\nRAMP_LIMIT_HIGH sets amaximum frequency thattheramp cannot exceed sothat\ntheVCO does notgetsetbeyond avalid frequency range.\nSuppose fHIGH isthisfrequency andfVCOisthestarting VCO frequency, then:\nfHIGH≥fVCO;\nRAMP_LIMIT_HIGH =224×(fHIGH –fVCO)/fPD\n7.6.83 Register R82 (offset =52h) [reset =0000h]\nFigure 120. Register R82\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_LIMIT_HIGH[31:16]\nR/W-0h\nTable 90.Register R82 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP_LIMIT_HIGH\n[31:16]R/W 0h Upper 16bitsofRAMP_LIMIT_HIGH. See Table 89fordescription.\n7.6.84 Register R83 (offset =53h) [reset =0000h]\nFigure 121. Register R83\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_LIMIT_HIGH[15:0]\nR/W-0h\nTable 91.Register R83 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP_LIMIT_HIGH[15:0] R/W 0h Lower 16bitsofRAMP_LIMIT_HIGH. See Table 89fordescription.\n7.6.85 Register R84 (offset =54h) [reset =0000h]\nFigure 122. Register R84\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAMP_L\nIMIT_LO\nW[32]\nR/W-0h R/W-0h\nTable 92.Register R84 Field Descriptions\nBit Field Type Reset Description\n15-1 R/W 0h Program 0htothisfield.\n0 RAMP_LIMIT_LOW[32] R/W 0h The 33rdbitofRAMP_LIMIT_LOW.\nRAMP_LIMIT_LOW sets aminimum frequency thattheramp cannot exceed sothat\ntheVCO does notgetsetbeyond avalid frequency range.\nSuppose fLOW isthisfrequency andfVCOisthestarting VCO frequency, then:\nfLOW≤fVCO;\nRAMP_LIMIT_LOW =233–224×(fVCO–fLOW)/fPD\n53LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.86 Register R85 (offset =55h) [reset =0000h]\nFigure 123. Register R85\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_LIMIT_LOW[31:16]\nR/W-0h\nTable 93.Register R85 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP_LIMIT_LOW\n[31:16]R/W 0h Upper 16bitsofRAMP_LIMIT_LOW. See Table 92fordescription.\n7.6.87 Register R86 (offset =56h) [reset =0000h]\nFigure 124. Register R86\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_LIMIT_LOW[15:0]\nR/W-0h\nTable 94.Register R86 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP_LIMIT_LOW[15:0] R/W 0h Lower 16bitsofRAMP_LIMIT_LOW. See Table 92fordescription.\n7.6.88 Register R87 (offset =57h) [reset =0000h]\nFigure 125. Register R87\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 95.Register R87 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.89 Register R88 (offset =58h) [reset =0000h]\nFigure 126. Register R88\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 96.Register R88 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.90 Register R89 (offset =59h) [reset =0000h]\nFigure 127. Register R89\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\n54LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 97.Register R89 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.91 Register R90 (offset =5Ah) [reset =0000h]\nFigure 128. Register R90\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 98.Register R90 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.92 Register R91 (offset =5Bh) [reset =0000h]\nFigure 129. Register R91\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 99.Register R91 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.93 Register R92 (offset =5Ch) [reset =0000h]\nFigure 130. Register R92\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 100. Register R92 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.94 Register R93 (offset =5Dh) [reset =0000h]\nFigure 131. Register R93\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 101. Register R93 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n55LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.95 Register R94 (offset =5Eh) [reset =0000h]\nFigure 132. Register R94\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 102. Register R94 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.96 Register R95 (offset =5Fh) [reset =0000h]\nFigure 133. Register R95\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-0h\nTable 103. Register R95 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 0h Program 0htothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\n7.6.97 Register R96 (offset =60h) [reset =0000h]\nFigure 134. Register R96\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_B\nURST_E\nNRAMP_BURST_COUNT 0 0\nR/W-0h R/W-0h R/W-0h\nTable 104. Register R96 Field Descriptions\nBit Field Type Reset Description\n15 RAMP_BURST_EN R/W 0h This enables ramp burst mode. Inthismode, anumber oframps equal to\nRAMP_BURST_COUNT issent outwhenever RAMP_EN issetto1.This isintended\ntoproduce afinite pattern oframps, instead ofacontinuous pattern.\n0:Disabled\n1:Enabled\n14-2RAMP_BURST_COUNT R/W 0h When RAMP_BURST_EN =1,thissets thenumber oframps thatissent out.\n1-0 R/W 0h Program 0htothisfield.\n7.6.98 Register R97 (offset =61h) [reset =0000h]\nFigure 135. Register R97\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP0_\nRST0 0 0 0 RAMP_TRIGB RAMP_TRIGA 0 RAMP_BURST_TRI\nG\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\n56LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 105. Register R97 Field Descriptions\nBit Field Type Reset Description\n15 RAMP0_RST R/W 0h Resets RAMP0 atstart oframp toeliminate round-off errors. Applies toautomatic\nramping mode only.\n0:Disabled\n1:Reset\n14-11 R/W 0h Program 0htothisfield.\n10-7RAMP_TRIGB R/W 0h Definition oframp trigger B.\n0:Disabled\n1:RampClk pinrising edge\n2:RampDir pinrising edge\n4:Always triggered\n9:RampClk pinfalling edge\n10:RampDir pinfalling edge\nAllother values arenotused.\n6-3 RAMP_TRIGA R/W 0h Definition oframp trigger A.Options aresame asRAMP_TRIGB.\n2 R/W 0h Program 0htothisfield.\n1-0 RAMP_BURST_TRIG R/W 0h Sets what triggers thenext ramp inburst mode.\n0:Ramp transition\n1:Trigger A\n2:Trigger B\n3:Notused\n7.6.99 Register R98 (offset =62h) [reset =0000h]\nFigure 136. Register R98\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP0_INC[29:16] 0 RAMP0_\nDLY\nR/W-0h R/W-0h R/W-0h\nTable 106. Register R98 Field Descriptions\nBit Field Type Reset Description\n15-2RAMP0_INC[29:16] R/W 0h Upper 14bitsofRAMP0_INC.\nRAMP0_INC sets the2\'scompliment ofthenumber added tothefractional numerator\nonevery ramp cycle.\n1 R/W 0h Program 0htothisfield.\n0 RAMP0_DLY R/W 0h When enabled, increases RAMP0 length bybasing theramp clock ontwophase\ndetector cycles instead ofone.\n0:Ramp clock =1fPDcycle\n1:Ramp clock =2fPDcycles\n7.6.100 Register R99 (offset =63h) [reset =0000h]\nFigure 137. Register R99\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP0_INC[15:0]\nR/W-0h\nTable 107. Register R99 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP0_INC[15:0] R/W 0h Lower 16bitsofRAMP0_INC. See Table 106fordescription.\n57LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.101 Register R100 (offset =64h) [reset =0000h]\nFigure 138. Register R100\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP0_LEN\nR/W-0h\nTable 108. Register R100 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP0_LEN R/W 0h Length oftheramp inphase detector cycles.\n7.6.102 Register R101 (offset =65h) [reset =0000h]\nFigure 139. Register R101\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 RAMP1_\nDLYRAMP1_\nRSTRAMP0_\nNEXT0 0 RAMP0_NEXT_TRI\nG\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nTable 109. Register R101 Field Descriptions\nBit Field Type Reset Description\n15-7 R/W 0h Program 0htothisfield.\n6 RAMP1_DLY R/W 0h When enabled, increases RAMP1 length bybasing theramp clock ontwophase\ndetector cycles instead ofone.\n0:Ramp clock =1fPDcycle\n1:Ramp clock =2fPDcycles\n5 RAMP1_RST R/W 0h Resets RAMP1 atstart oframp toeliminate round-off errors. Applies toautomatic\nramping mode only.\n0:Disabled\n1:Reset\n4 RAMP0_NEXT R/W 0h Defines what ramp comes after RAMP0.\n0:RAMP0\n1:RAMP1\n3-2 R/W 0h Program 0htothisfield.\n1-0 RAMP0_NEXT_TRIG R/W 0h Defines what triggers thenext ramp.\n0:RAMP0_LEN timeout counter\n1:Trigger A\n2:Trigger B\n3:Notused\n7.6.103 Register R102 (offset =66h) [reset =0000h]\nFigure 140. Register R102\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 RAMP1_INC[29:16]\nR/W-0h R/W-0h\nTable 110. Register R102 Field Descriptions\nBit Field Type Reset Description\n15-14 R/W 0h Program 0htothisfield.\n13-0RAMP1_INC[29:16] R/W 0h Upper 14bitsofRAMP1_INC.\nRAMP1_INC sets the2\'scompliment ofthenumber added tothefractional numerator\nonevery ramp cycle.\n58LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.104 Register R103 (offset =67h) [reset =0000h]\nFigure 141. Register R103\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP1_INC[15:0]\nR/W-0h\nTable 111. Register R103 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP1_INC[15:0] R/W 0h Lower 16bitsofRAMP1_INC. See Table 110fordescription.\n7.6.105 Register R104 (offset =68h) [reset =0000h]\nFigure 142. Register R104\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP1_LEN\nR/W-0h\nTable 112. Register R104 Field Descriptions\nBit Field Type Reset Description\n15-0RAMP1_LEN R/W 0h Length oftheramp inphase detector cycles.\n7.6.106 Register R105 (offset =69h) [reset =4440h]\nFigure 143. Register R105\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRAMP_DLY_CNT RAMP_\nMANUALRAMP1_\nNEXT0 0 RAMP1_NEXT_TRI\nG\nR/W-111h R/W-0h R/W-0h R/W-0h R/W-0h\nTable 113. Register R105 Field Descriptions\nBit Field Type Reset Description\n15-6RAMP_DLY_CNT R/W 111h Forramping mode, RAMP_DLY_CNT andRAMP_SCALE_COUNT determine the\nminimum necessary time taken forVCO calibration during theramp.\nMin. VCOCal time =(1/fsmc)/(RAMP_DLY_CNT ×2RAMP_SCALE_COUNT),where fsmc=\nfOSCin /2CAL_CLK_DIV.\n5 RAMP_MANUAL R/W 0h Selects theramping mode.\n0:Automatic ramping mode\n1:Manual (Pin) ramping mode\n4 RAMP1_NEXT R/W 0h Defines what ramp comes after RAMP1.\n0:RAMP0\n1:RAMP1\n3-2 R/W 0h Program 0htothisfield.\n1-0 RAMP1_NEXT_TRIG R/W 0h Defines what triggers thenext ramp.\n0:RAMP1_LEN timeout counter\n1:Trigger A\n2:Trigger B\n3:Notused\n7.6.107 Register R106 (offset =6Ah) [reset =0007h]\nFigure 144. Register R106\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 RAMP_T\nRIG_CA\nL0 RAMP_SCALE_COUNT\nR/W-0h R/W-0h R/W-0h R/W-7h\n59LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 114. Register R106 Field Descriptions\nBit Field Type Reset Description\n15-5 R/W 0h Program 0htothisfield.\n4 RAMP_TRIG_CAL R/W 0h Enabling thisbitcauses VCO calibration tooccur inautomatic ramping mode atthe\nbeginning ofeach ramp.\n0:Disabled\n1:Enabled\n3 R/W 0h Program 0htothisfield.\n2-0 RAMP_SCALE_COUNT R/W 7h Forramping mode, RAMP_DLY_CNT andRAMP_SCALE_COUNT determine the\nminimum necessary time taken forVCO calibration during theramp.\nMin. VCOCal time =(1/fsmc)/(RAMP_DLY_CNT ×2RAMP_SCALE_COUNT),where fsmc=\nfOSCin /2CAL_CLK_DIV.\n7.6.108 Register R107 (offset =6Bh) [reset =0000h]\nFigure 145. Register R107\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR-0h\nTable 115. Register R107 Field Descriptions\nBit Field Type Reset Description\n15-0 R 0h Notused. (Read back only)\n7.6.109 Register R108 (offset =6Ch) [reset =0000h]\nFigure 146. Register R108\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR-0h\nTable 116. Register R108 Field Descriptions\nBit Field Type Reset Description\n15-0 R 0h Notused. (Read back only)\n7.6.110 Register R109 (offset =6Dh) [reset =0000h]\nFigure 147. Register R109\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR-0h\nTable 117. Register R109 Field Descriptions\nBit Field Type Reset Description\n15-0 R 0h Notused. (Read back only)\n7.6.111 Register R110 (offset =6Eh) [reset =0000h]\nFigure 148. Register R110\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 rb_LD_VTUNE 0 rb_VCO_SEL 0 0 0 0 0\nR-0h\n60LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 118. Register R110 Field Descriptions\nBit Field Type Reset Description\n10-9rb_LD_VTUNE R 0h Readback ofVtune lock detect.\n0:Unlocked\n1:Unlocked\n2:Locked\n3:Invalid\n7-5 rb_VCO_SEL R 0h Reads back theactual VCO thatthecalibration hasselected.\n1:VCO1\n2:VCO2\n·····\n6:VCO6\nAllother values arenotused.\n7.6.112 Register R111 (offset =6Fh) [reset =0000h]\nFigure 149. Register R111\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 rb_VCO_CAPCTRL\nR-0h\nTable 119. Register R111 Field Descriptions\nBit Field Type Reset Description\n7-0 rb_VCO_CAPCTRL R 0h Reads back theactual CAPCTRL value thattheVCO calibration haschosen.\n7.6.113 Register R112 (offset =70h) [reset =0000h]\nFigure 150. Register R112\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 rb_VCO_DACISET\nR-0h\nTable 120. Register R112 Field Descriptions\nBit Field Type Reset Description\n8-0 rb_VCO_DACISET R 0h Reads back theactual DACISET value thattheVCO calibration haschosen.\n7.6.114 Register R113 (offset =71h) [reset =0000h]\nFigure 151. Register R113\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR-0h\nTable 121. Register R113 Field Descriptions\nBit Field Type Reset Description\n15-0 R 0h Notused. (Read back only)\n7.6.115 Register R114 (offset =72h) [reset =7800h]\nFigure 152. Register R114\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 1 1 1 1 FSK_EN 0 FSK_SPI_LEVEL FSK_SPI_DEV_SEL FSK_MODE_SEL\nR/W-Fh R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\n61LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 122. Register R114 Field Descriptions\nBit Field Type Reset Description\n15-11 R/W Fh Program Fhtothisfield.\n10 FSK_EN R/W 0h Enables allFSK modes.\n0:Disabled\n1:Enabled\n9-7 R/W 0h Program 0htothisfield.\n6-5 FSK_SPI_LEVEL R/W 0h Defines thedesired FSK level inFSK SPImode. When thisbitiszero, FSK operation\ninthismode isdisabled even ifFSK_EN =1.\n0:Disabled\n1:2FSK\n2:4FSK\n3:8FSK\n4-2 FSK_SPI_DEV_SEL R/W 0h InFSK SPImode, these bitsselect oneoftheFSK deviations asdefined inregisters\nR116 -R123.\n0:FSK_DEV0\n1:FSK_DEV1\n·····\n7:FSK_DEV7\n1-0 FSK_MODE_SEL R/W 0h Defines FSK mode.\n0:Notused\n1:Notused\n2:FSK SPI\n3:FSK SPIFAST\n7.6.116 Register R115 (offset =73h) [reset =0000h]\nFigure 153. Register R115\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 FSK_DEV_SCALE 0 0 0\nR/W-0h R/W-0h R/W-0h\nTable 123. Register R115 Field Descriptions\nBit Field Type Reset Description\n15-8 R/W 0h Program 0htothisfield.\n7-3 FSK_DEV_SCALE R/W 0h The FSK deviation willbescaled by2FSK_DEV_SCALE.\n2-0 R/W 0h Program 0htothisfield.\n7.6.117 Register R116 (offset =74h) [reset =0000h]\nFigure 154. Register R116\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV0\nR/W-0h\nTable 124. Register R116 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV0 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.118 Register R117 (offset =75h) [reset =0000h]\nFigure 155. Register R117\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV1\nR/W-0h\n62LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 125. Register R117 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV1 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.119 Register R118 (offset =76h) [reset =0000h]\nFigure 156. Register R118\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV2\nR/W-0h\nTable 126. Register R118 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV2 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.120 Register R119 (offset =77h) [reset =0000h]\nFigure 157. Register R119\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV3\nR/W-0h\nTable 127. Register R119 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV3 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.121 Register R120 (offset =78h) [reset =0000h]\nFigure 158. Register R120\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV4\nR/W-0h\nTable 128. Register R120 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV4 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.122 Register R121 (offset =79h) [reset =0000h]\nFigure 159. Register R121\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV5\nR/W-0h\nTable 129. Register R121 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV5 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n63LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.123 Register R122 (offset =7Ah) [reset =0000h]\nFigure 160. Register R122\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV6\nR/W-0h\nTable 130. Register R122 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV6 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.124 Register R123 (offset =7Bh) [reset =0000h]\nFigure 161. Register R123\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV7\nR/W-0h\nTable 131. Register R123 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_DEV7 R/W 0h Defines thedesired frequency deviation inFSK SPImode.\n7.6.125 Register R124 (offset =7Ch) [reset =0000h]\nFigure 162. Register R124\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_SPI_FAST_DEV\nR/W-0h\nTable 132. Register R124 Field Descriptions\nBit Field Type Reset Description\n15-0FSK_SPI_FAST_DEV R/W 0h Defines thedesired frequency deviation inFSK SPIFAST mode.\n7.6.126 Register R125 (offset =7Dh) [reset =2288h]\nFigure 163. Register R125\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 1 0 0 0 1 0 1 0 0 0 1 0 0 0\nR/W-2288h\nTable 133. Register R125 Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 2288h Program 2288h tothisfield.\nAfter programming R0with RESET =1,noneed toprogram thisregister.\nVOSCin\nCMOSVOSCin\nSine wave DifferentialVOSCin\nOSCin\nOSCin*\nOSCin\nOSCin*VT\n50\x9f\x0350\x9f\x03VT\n64LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 OSCin Configuration\nOSCin supports single-ended anddifferential clock. Register R5defines OSCin configuration.\nTable 134. OSCin Configuration\nOSCin TYPE SINGLE-ENDED CLOCK DIFFERENTIAL CLOCK\nConfiguration Diagram\nRegister Setting IPBUF_TYPE =1IPBUF_TYPE =0\nIPBUF_TERM =1\nSingle-ended anddifferential input clock definitions areshown inFigure 164.\nFigure 164. Input Clock Definition\n8.1.2 OSCin Slew Rate\nThe slew rate oftheOSCin signal canhave animpact onthespurs and phase noise oftheLMX2572 ifitistoo\nlow. Ingeneral, thebest performance isforahigh slew rate butalower amplitude signal, such asLVDS.\n8.1.3 VCO Gain\nThe VCO gain varies between thesixVCO cores andisthelowest atthelowest endoftheband andhighest at\nthehighest endofeach band. The typical VCO gain over each VCO core islisted inTable 135.\nTable 135. VCO Gain\nVCO CORE fMin(MHz) fMax(MHz) KVCOMin(MHz/V) KVCOMax (MHz/V)\nVCO1 3200 3650 32 47\nVCO2 3650 4200 35 54\nVCO3 4200 4650 47 64\nVCO4 4650 5200 50 73\nVCO5 5200 5750 61 82\nVCO6 5750 6400 57 79\n65LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedForanarbitrary VCO frequency, theVCO gain canbeestimated asEquation 4:\nKVCO=KVCOMin+(KVCOMax –KVCOMin) ×(fVCO–fMin)/(fMax–fMin) (4)\n8.1.4 VCO Calibration\nThe purpose ofVCO calibration istofindout:(1)thecorrect VCO core, (2)thebest band within thecore, and(3)\nthebest VCO amplitude setting. The LMX2572 allows theuser toassist theVCO calibration. Ingeneral, there\narethree kinds ofassistance.\n8.1.4.1 Partial Assist\nUpon every frequency change, before theFCAL_EN bitischecked, theuser provides agood estimate ofthe\ninitial starting point for the VCO core (VCO_SEL), band (VCO_CAPCTRL_STRT), and amplitude\n(VCO_DACISET_STRT). Todothepartial assist fortheVCO calibration, follow thisprocedure:\n1.Pick aVCO core thatincludes thedesired VCO frequency. Ifattheboundary oftwocores, choose based on\nphase noise orperformance.\n2.Use Equation 5tofindtheapproximate band:\nVCO_CAPCTRL_STRT =Round[C Min–(fVCO–fMin)×(CMin–CMax)/(fMax–fMin)] (5)\n3.Use Equation 6tofindtheapproximate amplitude setting.\nVCO_DACISET_STRT =Round[AMin–(fVCO–fMin)×(AMin–AMax)/(fMax–fMin)] (6)\nTable 136. VCO Core Parametric\nVCO CORE fMin(MHz) fMax(MHz) CMin CMax AMin AMax\nVCO1 3200 3650 131 19 138 137\nVCO2 3650 4200 143 25 162 142\nVCO3 4200 4650 135 34 126 114\nVCO4 4650 5200 136 25 195 172\nVCO5 5200 5750 133 20 190 163\nVCO6 5750 6400 151 27 256 204\n8.1.4.2 Close Frequency Assist\nUpon initialization ofthedevice, theuser enables theQUICK_RECAL_EN bit.The next VCO calibration willuse\nthecurrent VCO core, band, and amplitude settings astheinitial starting point. This approach isuseful ifthe\nfrequency change issmall, say50MHz orso.\n8.1.4.3 FullAssist\nThe user forces theVCO core (VCO_SEL), band (VCO_CAPCTRL), and amplitude (VCO_DACISET) and\nmanually sets thevalue. NoVCO calibration willbeperformed. Toforce thesetvalues, setVCO_SEL_FORCE,\nVCO_CAPCTRL_FORCE, and VCO_DACISET_FORCE equal 1.First doaVCO calibration and then read back\nthevalues toobtain thesetvalues.\n8.1.5 Output Buffer Control\n8.1.5.1 Output Power\nThe OUTA_PWR and OUTB_PWR registers canbeused tocontrol theoutput power oftheoutput buffers. The\nchange inoutput power becomes notobvious when these registers values areover 35.\nRFoutSystem device\nOUTx_PWRPOUT (dBm)\n08162432404856 64-50-40-30-20-10010\nD002fOUT\n3200 MHz\n4000 MHz\n4800 MHz\n5600 MHz\n6400 MHz\nfOUT (MHz)POUT (dBm)\n0800160024003200400048005600 6400-8-6-4-20246810\nD001OUTx_PWR = 15\nOUTx_PWR = 31\nOUTx_PWR = 63\n66LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 165. Output Power vsFrequency Figure 166. Output Power vsPower Control Bits\n8.1.5.2 Power-Up Response\nUse theOUTx_PD bitstopower uporpower down theoutput buffers. The RFoutput willvanish immediately\nwhen thebuffer ispowered down. However, ittakes some tinyamount oftime forittopower up.The response\ntime isshorter iftheoutput frequency islower.\nFigure 167. Buffer Power Upat400-MHz Output Figure 168. Buffer Power Upat6400-MHz Output\n8.1.5.3 Unused Output Pin\nEach output buffer has twodifferential pair pins. The buffer can beused asasingle differential output ortwo\nsingle-ended outputs. Ifonly one single-ended output isnecessary, theunused pincannot beleftopen. The pin\nshould beterminated properly asshown inFigure 169.\nFigure 169. Unused Output Buffer Differential Pin\nM = 1 &+\',9\x03\x94\x03 2\nNoCategory 4Yes\nfOUT is an\ninteger multiple of \nM x fOSCin x\x03M = 2 when Doubler is ON\nx\x03M = 08/7\x03ZKHQ\x0308/7\x03\x95\x03 3\nNoYes\nPLL_NUM = 0Yes\nfOUT is an\ninteger multiple of \nfOSCin Category 3\nNo\nYes\n&+\',9\x03\x94\x03 2Category 2\nNoDetermine SYNC \ncategory\nCategory 1aYes YesSYNC required\nSYNC timing not critical\nNo limitation on f OSCin\nSYNC not required\nSYNC mode not \nrequiredSYNC required\nSYNC timing critical\nfOSCin \x94\x03\x03100 MHzDevice cannot be \nreliably used in SYNC \nmodeNo No\nCHDIV = 1Category 1b\nNoSYNC not required\nSYNC mode required\n(VCO_PHASE_SYNC_EN = 1)\nYes\n67LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.1.6 Application forSYNC\nThe requirements forSYNC depend oncertain setup conditions. Incases where theSYNC isnottiming critical,\nthesetup can bedone through software bytoggling theVCO_PHASE_SYNC_EN bitfrom 0to1.When the\nSYNC istiming critical, then setup must bedone through theSYNC pinand thesetup and hold times forthe\nOSCin pinarecritical.\nFigure 170. SYNC Category\nSYNC\nLMX2572100\r\nCopyright © 2017, Texas Instruments Incorporated\n68LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedThe procedure forusing SYNC indifferent SYNC categories isshown inTable 137.\nTable 137. Procedure forUsing SYNC\nCATEGORY CHARACTERISTIC SETUP PROCEDURE\n1a•SYNC notrequired.\n•SYNC mode notrequired.1.Setup asusual.\n2.Program alltheregisters asusual. The phase relationship between OSCin\nandfOUTwillalways bedeterministic.\n1b•SYNC notrequired.\n•SYNC mode required.1.SetN=N\'/2,where N\'isthenormal Ndivider value.\n2.Program alltheregisters with R0VCO_PHASE_SYNC_EN =1.\n2•SYNC required.\n•SYNC timing notcritical.\n•Nolimitation onfOSCin .1.Setup asusual.\n2.Program alltheregisters asusual. The device isnow locked.\n3.Program N=N\'/2,where N\'isthenormal (original) Ndivider value.\n4.Program R0with VCO_PHASE_SYNC_EN =1.\n5.Program N=N\'.\n6.Program R0with VCO_PHASE_SYNC_EN =0.\n7.Alternatively, step 3to6canbereplaced byapplying aSYNC signal (0→1\ntransition) totheSYNC pinandthetiming onthisinnotcritical.\n3•SYNC required.\n•SYNC timing critical.\n•fOSCin≤100MHz1.Ensure that themaximum fOSCin forSYNC isnotviolated and there are\nhardware accommodations tousetheSYNC pin.\n2.Ifneither OUTA_MUX norOUTB_MUX isequal to0(Channel divider output),\nprogram Ndivider asusual.\n3.Ifone oftheOUTA_MUX orOUTB_MUX isequal to1,setN=N\'/2,where\nN\'isthenormal Ndivider (integer +fraction) value.\n4.Program alltheregisters with R0VCO_PHASE_SYNC_EN =1.\n5.Apply aSYNC signal (0→1transition) totheSYNC pin. The timing ofthe\nSYNC signal asshown inTiming Requirements must beobey.\nSetthese bitstodrive theSYNC pinwith aLVDS signal:\n•SetINPIN_FMT to1or3toenable LVDS input\n•SetINPIN_LVL tooneoftheoptions\n•SetINPIN_HYST, ifnecessary\nThe LVDS driver thatisdriving theSYNC pinshould beconfigured asshown inFigure 171:\nFigure 171. Driving SYNC PinWith Differential Signal\nRAMPx_INCOutput frequency RampClk RampDir\n69LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.1.7 Application forRamp\n8.1.7.1 Manual Ramping Mode\nManual ramping isenabled when theuser sets RAMP_EN =1andRAMP_MANUAL =1.Inthismode, theramp\nisclocked bytherising edges applied totheRampClk pin. The size ofthefrequency change isdefined by\nRAMP0_INC and RAMP1_INC. IfaLOW isseen attheRampDir pinontherising edge ofRampClk, theoutput\nfrequency willbeincremented byRAMP0_INC. Onthecontrary, theoutput frequency willbeincremented by\nRAMP1_INC ifaHIGH iscaptured. Ifarising edge isseen ontheRampClk pinwhile theVCO iscalibrating, then\nthisrising edge isignored. The frequency fortheRampClk must belimited toafrequency of250kHz orless, and\ntherising edge oftheRampDir signal must betargeted tothefalling edge oftheRampClk pin.The necessary\nregister fields foruseinmanual ramping mode areshown inTable 138.\nTable 138. Manual Ramping Mode Programming\nREGISTER FIELD VALUE DESCRIPTION\nRAMP_EN 1=Enable ramp Setthisbitto1toenable frequency ramping.\nRAMP_MANUAL1=Manual ramping\nmodeToselect manual ramping mode, setthisbitto1.\nRAMP_LIMIT_HIGHGreater than the\nhighest VCO ramp\nfrequencyThis sets theupper ramp limit thattheramp cannot goabove. Suppose fHighisthis\nfrequency andfStartisthestarting VCO ramp frequency, then, forfHigh>fStart,\nRAMP_LIMIT_HIGH =224×(fHigh–fStart)/fPD\nRAMP_LIMIT_LOWSmaller than the\nlowest VCO ramp\nfrequencyThis sets thelower ramp limit thattheramp cannot gobelow. Suppose fLowisthisfrequency\nandfStartisthestarting VCO ramp frequency, then, forfStart>fLow,\nRAMP_LIMIT_LOW =233–224×(fStart–fLow)/fPD\nRAMP0_INC\nRAMP1_INCEqual totheramp\nsizeSuppose theramp size isΔf,then\nRAMPx_INC =(Δf/fPD)×224or=230–(Δf/fPD)×224ifΔfisanegative number.\nRAMP_THRESHSuggest less than 50\nMHzIftheamount offrequency ramp exceeds thisthreshold, aVCO calibration willbeinitiated.\nForexample, iftheramp size is50MHz while thisthreshold is30MHz, then VCO\ncalibration willbeexecuted every time itramps. Suppose thethreshold frequency isfTH,\nthen\nRAMP_THRESH =(fTH/fPD)×224\nRAMP_TRIGA\nRAMP_TRIGB1=RampClk rising\nedge triggerInmanual ramping mode, theramp istriggered bytherising edges applied totheRampClk\npin.\nEither RAMP_TRIGA orRAMP_TRIGB canbeselected asthetrigger source forthenext\nramp.\nRAMP0_NEXT_TRIG\nRAMP1_NEXT_TRIGEqual totheselected\nRAMP_TRIGxThese fields define what triggers thenext ramp. They must besettothesame trigger\nsource selected above.\nFigure 172. Manual Ramp Waveform\n70LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.1.7.2 Automatic Ramping Mode\nAutomatic ramping mode isenabled when RAMP_EN =1with RAMP_MANUAL =0.Inthismode, there aretwo\nramps profiles thatonecanusetosetthelength andfrequency change. Inaddition tothis, there areramp limits\nthat can beused tocreate more complicated waveforms. The output frequency willramp once oneach phase\ndetector cycle.\nAutomatic ramping canreally bedivided intotwoclasses depending onwhether theVCO must calibrate inthe\nmiddle oftheramping ornot. IftheVCO can gotheentire range without calibrating, this iscalibration-free\nramping. Note that thisrange isless athottemperatures and less forlower frequency VCOs. This range isnot\nensured, somargin must bebuilt intothedesign.\nForramping thatarenotcalibration free, theramp waveform ismore likeastaircase ramp.\nTable 139. Automatic Ramping Mode Programming\nREGISTER FIELD VALUE DESCRIPTION\nRAMP_EN 1=Enable ramp Setthisbitto1toenable frequency ramping.\nRAMP_MANUAL0=Automatic\nramping modeToselect automatic ramping mode, setthisbitto0.\nRAMP_LIMIT_HIGHGreater than the\nhighest VCO ramp\nfrequencyThis sets theupper ramp limit thattheramp cannot goabove. Suppose fHighisthis\nfrequency andfStartisthestarting VCO ramp frequency, then, forfHigh>fStart,\nRAMP_LIMIT_HIGH =224×(fHigh–fStart)/fPD\nRAMP_LIMIT_LOWSmaller than the\nlowest VCO ramp\nfrequencyThis sets thelower ramp limit thattheramp cannot gobelow. Suppose fLowisthisfrequency\nandfStartisthelowest VCO ramp frequency, then, forfStart>fLow,\nRAMP_LIMIT_LOW =233–224×(fStart–fLow)/fPD\nRAMP0_INC\nRAMP1_INCEqual totheramp\nsizeSuppose theramp size isΔf,then\nRAMPx_INC =(Δf/fPD)×224or=230–(Δf/fPD)x224ifΔfisanegative number.\nRAMP_THRESHSuggest less than 50\nMHzIftheamount offrequency ramp exceed thisthreshold, aVCO calibration willbeinitiated.\nForexample, iftheramp size is15MHz while thisthreshold is20MHz, then VCO\ncalibration willbeexecuted every tworamps. Suppose thethreshold frequency isfTH,then\nRAMP_THRESH =(fTH/fPD)×224\nRAMP0_LEN\nRAMP1_LEN0to216Setthenumber oframp required ineach ramp profile. Maximum value is216.Ifthisnumber\nisexceeded, enable theRAMPx_DLY bitorreduce thephase detector frequency.\nRAMPx_LEN =Ramp duration ofaramp profile ×fPD\nRAMP0_DLY\nRAMP1_DLY0or1 Ifthisbitissetto1,theoutput frequency willramp every twofPDcycles.\nRAMP0_NEXT\nRAMP1_NEXTEqual tothenext\nrampSetthenext ramping profile when thepresent profile isfinished.\nRAMP0_NEXT_TRIG\nRAMP1_NEXT_TRIG0=RAMP_LENx time\noutcounterSetthese bitsto0inorder tostart thenext ramp immediately after theprevious ramp.\nRAMP0_RST\nRAMP1_RST0or1Ifthestop frequency ofthepresent ramp profile isdifferent from thestart frequency ofthe\nnext ramp profile, setthisbitto1.\nRAMP_SCALE_COU\nNT\nRAMP_DLY_CNTSuggest aminimum\npause time of50µsThese tworegister fields settheminimum pause time when RAMP_THRESH ishit.This\npause time must besufficient toallow theVCO tocomplete acalibration, otherwise itwillbe\noverwritten bytheactual VCO calibration time.\nMinimum pause time =RAMP_DLY_CNT ×2RAMP_SCALE_COUNT×2CAL_CLK_DIV/fOSCin\nVCO ÷2Pre-SR \nDividerDelayPost-SR \nDividerRFoutB \n(SYSREF)÷2\n1 / fPDConfigurable \npause time\nAccumulated \nramp frequency.\nRAMP_THRESH\nTotal ramp time = Desired ramp duration + sum of all pause time.RAMP_THRESHRAMPx_INC\n71LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 173. Auto Ramp Waveform\n8.1.8 Application forSYSREF\nSYSREF consists ofmultiple dividers and adelay circuitry. The dividers include twofixed value dividers, aPre-\nSRdivider (SYSREF_DIV_PRE), andaPost-SR divider (SYSREF_DIV).\nFigure 174. SYSREF\nSYSREF output frequency, fSYSREF ,iscalculated byEquation 7:\nfSYSREF =fVCO/(4×SYSREF_DIV_PRE ×SYSREF_DIV) (7)\nThe delay circuitry isconsist of4counters (JESD_DAC1_CTRL, JESD_DAC2_CTRL, JESD_DAC3_CTRL, and\nJESD_DAC4_CTRL). Altogether, there are200 useful programmable steps and each step isapproximately a5\nps(Pre-SR divider =2)or10ps(Pre-SR divider =4)delay. The values ofthecounters must besetin\naccordance toTable 140.\nTable 140. SYSREF Delay Step\nDELAY STEP NUMBER JESD_DAC1_CTRL JESD_DAC2_CTRL JESD_DAC3_CTRL JESD_DAC4_CTRL\n0 36 27 0 0\n…\n36 0 63 0 0\n37 0 62 1 0\n…\n99 0 0 63 0\n100 0 0 62 1\n…\n162 0 0 0 63\n163 1 0 0 62\n…\n200 38 0 0 25\n>200 Invalid Invalid Invalid Invalid\nSysRefReq\nLMX2572100\r\nCopyright © 2017, Texas Instruments Incorporated\n72LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 141summarizes theusage boundaries ofallfunctional blocks inSYSREF.\nTable 141. SYSREF Boundaries\nPARAMETER VALUE NOTES\nPre-SR divider 1(Bypassed), 2,4\nPost-SR divider 4,6,8,10,…,4096, 4098 Input frequency range: 400to2300 MHz\nNumber ofSYSREF pulse inPulsed mode 1,2,3,…,14,15\nNumber ofdelay step 0(Noadditional delay), 1,2,3,…,199, 200\nSince SYSREF operation requires enabling theVCO_PHASE_SYNC_EN bit,during programming, setN=N\'/2,\nwhere N\'isthenormal Ndivider value.\n8.1.8.1 Driving SysRefReq PinWith Differential Signal\nBydefault, theSysRefReq pinisconfigured asCMOS type input. VIOand VIHasshown intheElectrical\nSpecifications apply. InRepeater mode (SYSREF_REPEAT =1),there isanoption toprogram this pinto\nsupport LVDS input signal.\n•SetINPIN_FMT to2or3toenable LVDS input\n•SetINPIN_LVL tooneoftheoptions\n•SetINPIN_HYST ifnecessary\nThe LVDS driver thatisdriving theSysRefReq pinshould beconfigured likeFigure 175:\nFigure 175. Driving SysRefReq PinWith Differential Signal\n8.1.8.2 SYSREF Output\nThe SYSREF output comes indifferential format through RFoutB. The common mode output voltage ofthis\ndriver isbetween 1.9Vto2.3V.IfDC-coupling tothereceiving device isnotpossible, there aretwostrategies\nforAC-coupling.\n1.Send aseries ofpulses toestablish aDC-bias level across theAC-coupling capacitor.\n2.Establish abias voltage atthereceiving device that isbelow thethreshold voltage byusing aresistive\ndivider.\n8.1.9 Application forFSK\nInfractional mode, thefinest delta frequency difference between twoprogrammable output frequencies isequal\ntoEquation 8:\nf1–f2=Δfmin=fPD×{[(PLL_N +1)/PLL_DEN] –(PLL_N /PLL_DEN)} =fPD/PLL_DEN (8)\nInother words, when thefractional numerator isincremented by1(one step), theoutput frequency willchange\nbyΔfmin.Atwosteps increment willtherefore change thefrequency by2×Δfmin.\nInFSK operation, theinstantaneous carrier frequency iskept changing among some pre-defined frequencies. In\ngeneral, theinstantaneous carrier frequency isdefined asacertain frequency deviation from thenominal carrier\nfrequency. The frequency deviation could bepositive andnegative.\nFrequencyFSK_DEV30001FSK_DEV2FSK_DEV0FSK_DEV14FSK symbol: 1011\nfDEV0\nfDEV1Negative \ndeviationPostivie \ndeviationNominal \ncarrier \nfrequencyInstantaneous \ncarrier \nfrequencies\n73LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 176. General FSK Definition\nEquation 9andEquation 10define thenumber ofsteps required forthedesired frequency deviation with respect\ntothenominal carrier frequency output. Assume ΔfDEVisthefrequency deviation,\nForpositive deviation, FSK step =Round[(ΔfDEV×PLL_DEN xCHDIV) /(fPD×2FSK_DEV_SCALE)] (9)\nFornegative deviation, FSK step =216–thepositive deviation, FSK step answer (10)\nInFSK SPImode, registers R116 –R123 areused tostore thedesired FSK steps asdefined inEquation 9and\nEquation 10.The order oftheregisters, 0to7,depends ontheapplication system. Atypical 4FSK definition is\nshown inFigure 177.Inthiscase, theFSK_DEV0 and FSK_DEV1 arecalculated using Equation 9,while the\nFSK_DEV2 andFSK_DEV3 arecalculated using Equation 10.\nFigure 177. Typical 4FSK Definition\nFSK SPI mode assumes the user knows which symbol tosend. The user can directly write to\nFSK_SPI_DEV_SEL toselect thedesired frequency deviation. Forexample, toenable thedevice tosupport\n4FSK modulation inFSK SPImode, set:\n•FSK_MODE_SEL =2(FSK SPI)\n•FSK_SPI_LEVEL =2(4FSK)\n•FSK_EN =1\nTable 142. FSK SPIMode Example\nDESIRED SYMBOL WRITE REGISTER FSK_SPI_DEV_SEL REGISTER SELECTED\n10 2 FSK_DEV2\n11 3 FSK_DEV3\n10 2 FSK_DEV2\n11 3 FSK_DEV3\n01 1 FSK_DEV1\n00 0 FSK_DEV0\n… … …\nTimeFrequency deviationt0t1t2t3t4t5t6t7t8t9+2 kHz\ní2 kHz\n74LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) fVCO=3840 MHz, fOUT=480MHz, fPD=100MHz, CHDIV =8,PLL_DEN =8000000, FSK_DEV_SCALE =0.FSK SPImode supports uptoeight levels ofFSK. Tosupport anarbitrary-level FSK, useFSK SPIFAST mode.\nConstructing pulse-shaping FSK modulation byover-sampling theFSK modulation waveform isone oftheused\ncases ofthismode.\nAnalog-FM modulation can also beproduced inthis mode. Forexample, with a1-kHz sine wave modulation\nsignal with peak frequency deviation of±2kHz, thesignal canbeoversampled, say10times. Each sample point\ncorresponding toascaled frequency deviation.\nFigure 178. Oversampling Modulation Signal\nInFSK SPIFAST mode, write thedesired FSK steps directly toFSK_SPI_FAST_DEV. Toenable thismode, set:\n•FSK_MODE_SEL =3(FSK SPIFAST)\n•FSK_EN =1\nTable 143. FSK SPIFAST Mode Example\nTIME FREQUENCY DEVIATION (Hz) CORRESPONDING FSK STEPS(1)WRITE TOFSK_SPI_FAST_DEV\nt0 618.034 396 396\nt1 1618.034 1036 1036\nt2 2000 1280 1280\n… … … …\nt6 –1618.034 64500 64500\nt7 –2000 64256 64256\n… … … …\nBlock Programming ispossible with FSK SPIFAST mode programming aslong asADD_HOLD =1,which will\nfreeze theregister address after thefirstregister write. The same programming sequent asshown inFigure 37\napplies.\n8.1.10 Unused Pins\nTIrecommends topullthese pins lowifthey arenotused:\n•Pin5,SYNC\n•Pin28,SysRefReq\n•Pin30,RampClk\n•Pin32,RampDir\nCPout\nVtune1\n2\n3\n4\n5\n6\n7\n8\n9\n1\n0\n11\n12\n13\n14\n15\n16\n17\n1836\n35\n34\n33\n32\n31\n3\n0\n2\n9\n2\n8\n2\n7\n2\n6\n2\n5\n2\n4\n2\n3\n2\n2\n2\n1201937383940\nC1\nC2R2R3C3\n75LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.1.11 External Loop Filter\nThe LMX2572 requires anexternal loop filter that isapplication-specific and can beconfigured byPLLatinum\nSim.FortheLMX2572, itmatters what impedance isseen from theVtune pinlooking outwards. This impedance\nisdominated bythecomponent C3forathird order filter orC1forasecond order filter. Ifthere isatleast 1.5nF\nforthecapacitance thatisshunt with thispin,theVCO phase noise willbeclose tothebest itcanbe.Ifthere is\nless, theVCO phase noise inthe100-kHz to1-MHz region willdegrade. This capacitor should beplaced close to\ntheVtune pin.\nFigure 179. External Loop Filter\n8.1.12 Power-Up, Wake-Up Time\nWhen thedevice comes outofthepowered-down state, either byresuming thePOWERDOWN bittozero orby\npulling back CEpinHIGH (ifitwas powered down byCEpin), ittakes time forthedevice toacquire lock again.\nThis wake-up time depends onLDO_DLY setting, loop bandwidth, and thestate machine clock frequency (=\nfOSCin /2CAL_CLK_DIV).Iftheloop bandwidth isgreater than 20kHz, thewake-up time could beadjusted toless\nthan 1.5mswith theLDO_DLY setting listed inTable 144.\nTable 144. LDO_DLY Setting\nSTATE MACHINE CLOCK\nFREQUENCYLDO_DLY\n130MHz≤f≤200MHz 8\n80MHz≤f<130MHz 5\n50MHz≤f<80MHz 3\n30MHz≤f<50MHz 2\nf<30MHz 1\nOSCin\n100Doubler\n1Pre-R\n1MULT\n1Post-R\n1PDF\n100VCO\n3920CHDIV\n8Output\n490\nN\n39.2\nOSCin\nOSCin*RFoutAP\nRFoutAM\nSCK\nSDI\nCSBCPout100pF\nLMX2572XO \n100MHz\n15nF\n2.2nF330\x9f100pF\n50\r\nVtune\nFSK data \nstream\nCopyright © 2017, Texas Instruments Incorporated\n76LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.2 Typical Application\nThis application example demonstrates how tosetuptheLMX2572 inFSK SPIFAST mode tosynthesize 4-level\nGFSK modulation.\nFigure 180. Application Example Schematic\n8.2.1 Design Requirements\nTable 145lists thedesign parameters forthisexample.\nTable 145. Design Parameters\nPARAMETER EXAMPLE VALUE\nOSCin frequency 100MHz\nRFout frequency 490MHz\n4FSK modulation baud rate 125kSps\nBTofGaussian filter 0.4\nFSK frequency deviation ±17kHz and±51kHz\nFractional denominator 8000000\n8.2.2 Detailed Design Procedure\nFirst, determine alltheelementary blocks ofasynthesizer.\nFigure 181. Application Example Frequency Plan\nMathlab\nCreates and \ngenerates \ncodesDG2020\nGenerates \nthe electrical \nsignalsLMX2572\nSCK\nSDI\nCSBCLK\nDATA\nLESignal \nAnalyzer\n77LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedThen, program these registers tomake LMX2572 locks tothetarget output frequency:\n•OSC_2X =0\n•PLL_R_PRE =1\n•MULT =1\n•PLL_R =1\n•PLL_N[18:16] =0;PLL_N[15:0] =39\n•PLL_NUM[31:16] =24;PLL_NUM[15:0] =27136\n•PLL_DEN[31:16] =122; PLL_DEN[15:0] =4680\n•CHDIV =8\nThen program these registers toenable FSK SPIFAST mode:\n•FSK_MODE_SEL =3\n•FSK_DEV_SCALE =1\n•FSK_EN =1\nAMathlab script isthen developed togenerate thenecessary codes that willbeused tocontinuously bit-stream\ntheLMX2572. These codes areuploaded tothedata generator DG2020, which willgenerate theSPI data to\nmodulate theLMX2572.\nFigure 182. Application Example Test Setup\n8.2.3 Application Curves\nFigure 183. Gaussian 4FSK Modulated SpectrumFigure 184. Gaussian 4FSK Modulation Quality\nCPout\nVtune1\n2\n3\n4\n5\n6\n7\n8\n9\n1\n0\n11\n12\n13\n14\n15\n16\n17\n1836\n35\n34\n33\n32\n31\n3\n0\n2\n9\n2\n8\n2\n7\n2\n6\n2\n5\n2\n4\n2\n3\n2\n2\n2\n1201937383940\nCPout\nVtune1\n2\n3\n4\n5\n6\n7\n8\n9\n1\n0\n11\n12\n13\n14\n15\n16\n17\n1836\n35\n34\n33\n32\n31\n3\n0\n2\n9\n2\n8\n2\n7\n2\n6\n2\n5\n2\n4\n2\n3\n2\n2\n2\n1201937383940RFout RFoutVCC\nX\nX\n78LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.3 Do\'sandDon\'ts\n•RFout output buffers donotneed anexternal pullup. AnAC-couple totheload isgood enough.\n•The lastshunt capacitor oftheloop filter should beplaced close totheVtune pin.\nFigure 185. Do\'sandDon\'ts\n79LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nTIrecommends placing a100-nF capacitor close toeach ofthepower supply pins. Iffractional spurs arealarge\nconcern, useaferrite bead toeach ofthese power supply pins toreduce spurs toasmall degree. This device\nhas integrated LDOs, which improves theresistance topower supply noise. Figure 186 isatypical application\nexample.\nThis device canbepowered byanexternal DC/DC buck converter, such astheTPS62150. Note that although\nRtps1 and Rtps2 are1.5Ωintheschematic, they could bepotentially replaced with alarger resistor value or\ninductor value forbetter power supply filtering. Alternatively, theuseofalarger capacitance value forC2andC4\ncould also result inbetter power supply filtering.\nFigure 186. Power Supply With aDC/DC Converter\nLDO output =3.3V;Current =80mA\nFigure 187. Phase Noise With LDO Power SupplyDC/DC input =5V;DC/DC output =3.3V;Current =56mA\nFigure 188. Phase Noise With DC/DC Power Supply\nThe power consumption ofLMX2572 depends onitsconfiguration. The data asshown inthe Electrical\nCharacteristics table represent thecurrent consumption atsome specific conditions. Itispossible togetasmaller\norhigher current consumption than what isspecified inthedata sheet. Togetarough estimation oncurrent\nconsumption ataparticular configuration, useTICS Pro.\n80LMX2572\nSNAS740B –OCTOBER 2017 –REVISED JANUARY 2019 www.ti.com\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nIngeneral, thelayout guidelines aresimilar tomost other PLL devices. Here aresome specific guidelines:\n•GND pins may berouted onthepackage back totheDAP.\n•The OSCin pins areinternally biased andmust beAC-coupled.\n•The RampClk, RampDir, andSysRefReq canbegrounded totheDAP ifnotused.\n•Getaloop filter capacitor asclose totheVtune pinaspossible tothis. This may mean separating itfrom the\nrestoftheloop filter.\n•Ifasingle-ended output isnecessary, theother side must have thesame loading. However, therouting for\ntheused side can beoptimized byrouting thecomplementary side through aviatotheother side ofthe\nboard. Onthisside, make theload look equivalent totheside thatisused.\n•Ensure theDAP onthedevice iswell-grounded with many vias, preferably copper filled.\n•Have athermal pad that isaslarge astheexposed pad. Add vias tothethermal pad tomaximize thermal\nperformance.\n•Use alowloss dielectric material, such asRogers 4003, foroptimal output power.\n10.2 Layout Example\nFigure 189. Layout Example\n81LMX2572\nwww.ti.com SNAS740B –OCTOBER 2017 –REVISED JANUARY 2019\nProduct Folder Links: LMX2572Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\nTexas Instruments hasseveral software tools toaidinthedevelopment atwww.ti.com. Among these tools are:\n•PLLatinum Sim program fordesigning loop filters, simulating phase noise andspurs.\n•TICS Prosoftware tounderstand how toprogram thedevice andforprogramming theEVM board.\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•TPS62150 3–17V 1AStep-down converter with dcs-control (SLVSAL5)\n•AN-1879 Fractional Nfrequency synthesis (SNAA062)\n•Frequency shift keying with LMX2571 (SNAA309)\n•PLL performance, simulation, anddesign handbook (SNAA106)\n•LMX2572EVM User \'sguide (SNAU217)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMX2572RHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 LMX2572\nLMX2572RHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 LMX2572\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMX2572RHAR VQFN RHA 402500 330.0 16.4 6.36.31.512.016.0 Q1\nLMX2572RHAT VQFN RHA 40250 178.0 16.4 6.36.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMX2572RHAR VQFN RHA 402500 356.0 356.0 35.0\nLMX2572RHAT VQFN RHA 40250 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHA 40\nPLASTIC QUAD FLATPACK - NO LEAD 6 x 6, 0.5 mm pitch\n4225870/A\nwww.ti.comPACKAGE OUTLINE\nC\n40X 0.3\n0.24.5 0.1\n40X 0.50.31 MAX\n(0.2) TYP0.050.00\n36X 0.5\n2X\n4.52X 4.5A6.15.9 B\n6.15.90.30.20.50.3\n(0.1)VQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n110 21\n3011 20\n40 31\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nDETAILSEE TERMINAL\nSYMMSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.41SEE SIDE WALL\nDETAILSCALE  2.200\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nSIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND40X (0.25)40X (0.6)\n(0.2) TYP\nVIA\n36X (0.5)(5.8)\n(5.8)(4.5)\n(R0.05)\nTYP4X\n(1.46)4X\n(1.27)\n(0.73) TYP\n4X (1.27)(0.73)\nTYP\n4X (1.46)VQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019SYMM\n1\n10\n11 20213031 40\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X41\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n40X (0.6)\n40X (0.25)\n36X (0.5)\n(5.8)(5.8)9X ( 1.26)\n(1.46)\nTYP(1.46) TYP\n(R0.05) TYPVQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 41:\n70% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMM1\n10\n11 20213031 40\n41\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMX2572RHAR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 3.0V to 3.5V
- **Current Ratings**: 
  - Supply Current (ICC): 75 mA at 3.3V supply
- **Power Consumption**: 
  - 75 mA typical at 3.3V
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - VQFN (40 pins), 6.00 mm x 6.00 mm
- **Special Features**: 
  - Low power consumption, phase synchronization, JESD204B support, FSK modulation, fast VCO calibration (<20 µs), programmable output power levels.
- **Moisture Sensitive Level (MSL)**: 
  - Level 3 per JEDEC J-STD-020E

#### Description:
The **LMX2572** is a low-power, high-performance wideband RF synthesizer designed for generating frequencies from 12.5 MHz to 6.4 GHz. It integrates a voltage-controlled oscillator (VCO) and a fractional-N phase-locked loop (PLL) that provides excellent phase noise performance and low power consumption. The device supports various modulation schemes, including frequency shift keying (FSK), and allows for synchronization of output phases across multiple devices.

#### Typical Applications:
- **Test and Measurement Equipment**: Used in devices that require precise frequency generation and modulation.
- **Digital Two-Way Radios**: Ideal for communication systems that need reliable frequency synthesis.
- **Low Power Radio Communication Systems**: Suitable for applications where power efficiency is critical.
- **Satellite Communication**: Provides stable frequency outputs for satellite links.
- **Wireless Microphones**: Used in audio transmission systems requiring low latency and high fidelity.
- **Proprietary Wireless Connectivity**: Supports custom wireless communication protocols.
- **MIMO Systems**: Facilitates multiple input and output systems in wireless communications.
- **RADAR Systems**: Used in radar applications for frequency generation and modulation.
- **High-Speed Data Converter Clocking**: Serves as a clock source for high-speed data converters.

### Conclusion:
The LMX2572RHAR from Texas Instruments is a versatile RF synthesizer that combines low power consumption with high performance, making it suitable for a wide range of applications in communications, measurement, and data processing. Its ability to support various modulation schemes and synchronization features enhances its utility in complex electronic systems.