

================================================================
== Vitis HLS Report for 'decision_function_4'
================================================================
* Date:           Sun Jun 26 16:47:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  2.961 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     26|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    167|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mux_53_32_1_1_x_U49  |mux_53_32_1_1_x  |        0|   0|  0|  26|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0|  26|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |activation_26_fu_90_p2    |       and|   0|  0|   2|           1|           1|
    |activation_30_fu_102_p2   |       and|   0|  0|   2|           1|           1|
    |activation_31_fu_108_p2   |       and|   0|  0|   2|           1|           1|
    |comparison_17_fu_72_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_18_fu_60_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_19_fu_66_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_fu_54_p2       |      icmp|   0|  0|  20|          32|          17|
    |or_ln208_6_fu_124_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_7_fu_138_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_8_fu_156_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_fu_114_p2        |        or|   0|  0|   2|           1|           1|
    |ap_return                 |    select|   0|  0|  32|           1|          32|
    |select_ln208_7_fu_144_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln208_fu_130_p3    |    select|   0|  0|   3|           1|           2|
    |tmp_fu_170_p6             |    select|   0|  0|   4|           1|           3|
    |activation_fu_78_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_1_fu_96_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_84_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 141|         142|         121|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.4|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.4|  return value|
|p_read1    |   in|   32|     ap_none|              p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|              p_read2|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

