#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 06 18:52:08 2017
# Process ID: 972
# Current directory: C:/Users/Raynara Lima/Documents/cap1/or16_GATE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2668 C:\Users\Raynara Lima\Documents\cap1\or16_GATE\or16_GATE.xpr
# Log file: C:/Users/Raynara Lima/Documents/cap1/or16_GATE/vivado.log
# Journal file: C:/Users/Raynara Lima/Documents/cap1/or16_GATE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Raynara Lima/Documents/cap1/or16_GATE/or16_GATE.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 716.918 ; gain = 66.246
close_project
open_project {C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 802.281 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 19:18:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 807.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 807.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-47] i_s is already declared in this region [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-91] i_as is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-91] i_as is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-91] i_a is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-47] i_s is already declared in this region [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-91] i_as is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-91] i_as is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-91] i_a is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-91] i_as is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-91] i_as is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-1471] type error near i_a ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-1471] type error near i_s ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-1471] type error near i_a ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-1471] type error near i_s ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-1471] type error near i_a ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-1471] type error near i_s ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 19:49:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 826.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 19:50:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 826.406 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 20:04:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 829.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 829.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-1471] type error near i_a ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:49]
ERROR: [VRFC 10-1471] type error near i_s ; current type unsigned; expected type std_logic [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 2 [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_dmux1_2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:45]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:46]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:57]
ERROR: [VRFC 10-408] cannot convert type std_logic to type unsigned [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-53] unsigned is illegal in an expression [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1083] near std_logic ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 20:14:38 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 832.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 832.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 20:16:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 832.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
ERROR: [VRFC 10-460] cannot read from 'out' object x2 ; use 'buffer' or 'inout' [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd:44]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd:44]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 20:32:44 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 832.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 832.617 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {400ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sources_1/new/dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.srcs/sim_1/new/st_dmux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bb3f963fd4ca41a5afc228e5e4d407ba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_2_behav xil_defaultlib.st_dmux1_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_2 [dmux1_2_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_2
Built simulation snapshot st_dmux1_2_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 20:33:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_2/dmux1_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_2_behav -key {Behavioral:sim_1:Functional:st_dmux1_2} -tclbatch {st_dmux1_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 839.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 839.094 ; gain = 0.000
close_project
open_project {C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sources_1/new/dmux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_4
ERROR: [VRFC 10-91] i_ass is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd:52]
ERROR: [VRFC 10-91] i_ass is not declared [C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sources_1/new/dmux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 65d84d3b45aa444eb5948265d2c368ac --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_4_behav xil_defaultlib.st_dmux1_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_dmux1_4 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_dmux1_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_dmux1_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sources_1/new/dmux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmux1_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.srcs/sim_1/new/st_dmux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_dmux1_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 65d84d3b45aa444eb5948265d2c368ac --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_dmux1_4_behav xil_defaultlib.st_dmux1_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dmux1_4 [dmux1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.st_dmux1_4
Built simulation snapshot st_dmux1_4_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 20:46:47 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 839.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/dmux1_4/dmux1_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_dmux1_4_behav -key {Behavioral:sim_1:Functional:st_dmux1_4} -tclbatch {st_dmux1_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_dmux1_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_dmux1_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 839.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 839.094 ; gain = 0.000
close_project
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project mux16 {C:/Users/Raynara Lima/Documents/cap1/mux16} -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 851.078 ; gain = 11.984
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new
file mkdir {C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new}
close [ open {C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new/mux16.vhd} w ]
add_files {{C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new/mux16.vhd}}
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new
file mkdir {C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new}
close [ open {C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new/st_mux16.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new/st_mux16.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_mux16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_mux16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new/mux16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new/st_mux16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_mux16
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 36f782beccf744918ddd9bc346460580 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_mux16_behav xil_defaultlib.st_mux16 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux16 [mux16_default]
Compiling architecture behavioral of entity xil_defaultlib.st_mux16
Built simulation snapshot st_mux16_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 21:15:39 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 851.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_mux16_behav -key {Behavioral:sim_1:Functional:st_mux16} -tclbatch {st_mux16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_mux16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_mux16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 851.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_mux16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_mux16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sources_1/new/mux16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.srcs/sim_1/new/st_mux16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_mux16
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 36f782beccf744918ddd9bc346460580 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_mux16_behav xil_defaultlib.st_mux16 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux16 [mux16_default]
Compiling architecture behavioral of entity xil_defaultlib.st_mux16
Built simulation snapshot st_mux16_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 21:18:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux16/mux16.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_mux16_behav -key {Behavioral:sim_1:Functional:st_mux16} -tclbatch {st_mux16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_mux16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_mux16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 851.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 851.078 ; gain = 0.000
close_project
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project mux4_16 {C:/Users/Raynara Lima/Documents/cap1/mux4_16} -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 851.078 ; gain = 0.000
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new
file mkdir {C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new}
close [ open {C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new/mux4_16.vhd} w ]
add_files {{C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new/mux4_16.vhd}}
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new
file mkdir {C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new}
close [ open {C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_mux4_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_mux4_16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new/mux4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_mux4_16
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 613deb511f8c41b68019e79188920f48 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_mux4_16_behav xil_defaultlib.st_mux4_16 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux4_16 [mux4_16_default]
Compiling architecture behavioral of entity xil_defaultlib.st_mux4_16
Built simulation snapshot st_mux4_16_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 21:39:34 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 851.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_mux4_16_behav -key {Behavioral:sim_1:Functional:st_mux4_16} -tclbatch {st_mux4_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_mux4_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_mux4_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 853.094 ; gain = 2.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_mux4_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_mux4_16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new/mux4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_mux4_16
ERROR: [VRFC 10-91] i_abcd is not declared [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:61]
ERROR: [VRFC 10-1083] near unsigned ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:61]
ERROR: [VRFC 10-91] i_abcd is not declared [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:62]
ERROR: [VRFC 10-1083] near unsigned ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:62]
ERROR: [VRFC 10-91] i_abcd is not declared [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:63]
ERROR: [VRFC 10-1083] near unsigned ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:63]
ERROR: [VRFC 10-91] i_abcd is not declared [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:64]
ERROR: [VRFC 10-1083] near unsigned ; type conversion expression type cannot be determined uniquely [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:64]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_mux4_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_mux4_16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sources_1/new/mux4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.srcs/sim_1/new/st_mux4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_mux4_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 613deb511f8c41b68019e79188920f48 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot st_mux4_16_behav xil_defaultlib.st_mux4_16 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux4_16 [mux4_16_default]
Compiling architecture behavioral of entity xil_defaultlib.st_mux4_16
Built simulation snapshot st_mux4_16_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 06 21:46:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/cap1/mux4_16/mux4_16.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_mux4_16_behav -key {Behavioral:sim_1:Functional:st_mux4_16} -tclbatch {st_mux4_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_mux4_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_mux4_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 853.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 853.867 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 06 21:48:56 2017...
