#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Nov 28 15:06:39 2017
# Process ID: 12328
# Current directory: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13612 C:\Users\Guille\Documents\Universidad\Sexto\1er Cuatri\DSED\Entrega\DSED\Entrega\Entrega\Entrega.xpr
# Log file: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/vivado.log
# Journal file: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 766.797 ; gain = 95.672
set_property top FSMD_microphone_pse_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSMD_microphone_pse_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSMD_microphone_pse_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/FSMD_microphone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/FSMD_microphone_pse_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_pse_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 934ce40a663746aa82833165225fafba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSMD_microphone_pse_tb_behav xil_defaultlib.FSMD_microphone_pse_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.fsmd_microphone_pse_tb
Built simulation snapshot FSMD_microphone_pse_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guille/Documents/Universidad/Sexto/1er -notrace
couldn't read file "C:/Users/Guille/Documents/Universidad/Sexto/1er": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 15:10:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSMD_microphone_pse_tb_behav -key {Behavioral:sim_1:Functional:FSMD_microphone_pse_tb} -tclbatch {FSMD_microphone_pse_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source FSMD_microphone_pse_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSMD_microphone_pse_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 806.320 ; gain = 12.113
create_project edig C:/Users/Guille/Desktop/edig -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files -norecurse {C:/Users/Guille/Downloads/FA.vhd C:/Users/Guille/Downloads/HAMMING.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Guille/Downloads/HAMMING_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HAMMING_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HAMMING_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:60]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:61]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:62]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:63]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:65]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:66]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:68]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:69]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:71]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:72]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:73]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Guille/Downloads/HAMMING.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Guille/Downloads/HAMMING.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HAMMING_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HAMMING_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING
ERROR: [VRFC 10-1412] syntax error near Port [C:/Users/Guille/Downloads/HAMMING.vhd:40]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:67]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:68]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:69]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:70]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:72]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:73]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:75]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:76]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:78]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:79]
ERROR: [VRFC 10-91] fa is not declared [C:/Users/Guille/Downloads/HAMMING.vhd:80]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Guille/Downloads/HAMMING.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Guille/Downloads/HAMMING.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HAMMING_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HAMMING_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c394d193c0034cbd96178c67648834a7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HAMMING_tb_behav xil_defaultlib.HAMMING_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.HAMMING [hamming_default]
Compiling architecture behavior of entity xil_defaultlib.hamming_tb
Built simulation snapshot HAMMING_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 28 16:51:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 16:51:45 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 872.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "HAMMING_tb_behav -key {Behavioral:sim_1:Functional:HAMMING_tb} -tclbatch {HAMMING_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source HAMMING_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HAMMING_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 872.965 ; gain = 0.000
run 100000 us
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 872.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HAMMING_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HAMMING_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c394d193c0034cbd96178c67648834a7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HAMMING_tb_behav xil_defaultlib.HAMMING_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.HAMMING [hamming_default]
Compiling architecture behavior of entity xil_defaultlib.hamming_tb
Built simulation snapshot HAMMING_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 28 16:54:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 16:54:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "HAMMING_tb_behav -key {Behavioral:sim_1:Functional:HAMMING_tb} -tclbatch {HAMMING_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source HAMMING_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HAMMING_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 876.629 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
run 10000 us
run 10000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100000 us
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 878.824 ; gain = 1.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HAMMING_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HAMMING_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c394d193c0034cbd96178c67648834a7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HAMMING_tb_behav xil_defaultlib.HAMMING_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.HAMMING [hamming_default]
Compiling architecture behavior of entity xil_defaultlib.hamming_tb
Built simulation snapshot HAMMING_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 28 16:57:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 16:57:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "HAMMING_tb_behav -key {Behavioral:sim_1:Functional:HAMMING_tb} -tclbatch {HAMMING_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source HAMMING_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HAMMING_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 881.227 ; gain = 1.621
run 20000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HAMMING_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HAMMING_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Downloads/HAMMING_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAMMING_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c394d193c0034cbd96178c67648834a7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HAMMING_tb_behav xil_defaultlib.HAMMING_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.HAMMING [hamming_default]
Compiling architecture behavior of entity xil_defaultlib.hamming_tb
Built simulation snapshot HAMMING_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav/xsim.dir/HAMMING_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 28 17:00:50 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 17:00:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guille/Desktop/edig/edig.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "HAMMING_tb_behav -key {Behavioral:sim_1:Functional:HAMMING_tb} -tclbatch {HAMMING_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source HAMMING_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HAMMING_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 884.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 20:58:10 2017...
