0.7
2020.2
Nov  8 2024
22:36:57
D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;xilinx_vip,,,,,,
D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/sources_1/new/constgen.v,1751519713,verilog,,,,constgen,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;xilinx_vip,../../../../../../../nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ipshared/86fe/hdl;../../../../../../../nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
