#ifndef STM32F446XX_H
#define STM32F446XX_H

/******************** Various Memory Base Addresses *************************/

#define FLASH_BASE_ADDRESS   0X08000000UL
#define SRAM_BASE_ADDRESS    0X20000000UL
 
/******************   AHB1_BUS_PERIPHRAL_BASE_ADDRESSES *************************/


/******************        GPIO_BASE_ADDRESSES               **************************/

#define  GPIOA_BASE_ADDRESS  0x40020000UL
#define  GPIOB_BASE_ADDRESS  0x40020400UL
#define  GPIOC_BASE_ADDRESS  0x40020800UL
#define  GPIOD_BASE_ADDRESS  0x40020C00UL
#define  GPIOE_BASE_ADDRESS  0x40021000UL
#define  GPIOF_BASE_ADDRESS  0x40021400UL
#define  GPIOG_BASE_ADDRESS  0x40021800UL
#define  GPIOH_BASE_ADDRESS  0x40021C00UL

/******************        RCC_BASE_ADDRESSES               **************************/
#define  RCC_BASE_ADDRESS   0x40023800UL








/******************   AHB2_BUS_PERIPHRAL_BASE_ADDRESSES *************************/




/******************   APB1_BUS_PERIPHRAL_BASE_ADDRESSES *************************/






/******************   APB2_BUS_PERIPHRAL_BASE_ADDRESSES *************************/





/******************   APB3_BUS_PERIPHRAL_BASE_ADDRESSES *************************/

#endif
