

Implementation tool: Xilinx Vivado v.2019.1
Project:             block_matrix_32
Solution:            solution1
Device target:       xc7z010i-clg225-1L
Report date:         Tue Feb 25 21:20:58 CET 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4144
FF:            5952
DSP:             10
BRAM:             9
SRL:            128
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
Timing met
