<!DOCTYPE html>
<html>
<head>
    <meta charset="utf-8">
    <meta name="description" content="PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER - NtDoc, the native NT API online documentation">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <title>PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER - NtDoc</title>
    <link rel="apple-touch-icon" sizes="180x180" href="icons/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="icons/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="icons/favicon-16x16.png">
    <link rel="manifest" href="icons/site.webmanifest">
    <link rel="mask-icon" href="icons/safari-pinned-tab.svg" color="#5bbad5">
    <meta name="msapplication-TileColor" content="#da532c">
    <meta name="msapplication-config" content="icons/browserconfig.xml">
    <meta name="theme-color" content="#ffffff">
    <noscript id="dark-mode-toggle-stylesheets">
        <link rel="stylesheet" href="modules/water-2.1.1-light.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/water-2.1.1-dark.css" media="(prefers-color-scheme: dark)">
    </noscript>
    <script src="dark-mode-toggle-stylesheets-loader.min.js"></script>
    <link rel="stylesheet" href="modules/virtual-select/virtual-select.css">
    <link rel="stylesheet" href="modules/pygments-css.css">
    <link rel="stylesheet" href="ntdoc.css">
    <noscript>
        <link rel="stylesheet" href="ntdoc-noscript.css">
    </noscript>
</head>
<body>
    <header>
        <a href="."><img class="ntdoc-title-logo" src="logo.png" alt="logo"></a>
        <h1 class="ntdoc-title">
            PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER - NtDoc
        </h1>
        <div class="ntdoc-subtitle">
            Native API online documentation, based on the System Informer
            (formerly Process Hacker) <a target="_blank"
            href="https://github.com/winsiderss/systeminformer/tree/master/phnt">phnt
            headers</a>
        </div>
        <div id="ntdoc-search-select"></div>
    </header>
    <div class="ntdoc-code-elements">
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header">// miniport.h

</span><span class="ntdoc-code-intro"></span><span class="ntdoc-code-body">typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {
  <a href="ushort" title="typedef unsigned short USHORT;">USHORT</a> CapabilityID;
  <a href="ushort" title="typedef unsigned short USHORT;">USHORT</a> Version  :4;
  <a href="ushort" title="typedef unsigned short USHORT;">USHORT</a> Next  :12;
} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;</span><span class="ntdoc-code-footer"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_enhanced_capability_header">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header">// wdm.h

</span><span class="ntdoc-code-intro"></span><span class="ntdoc-code-body">typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {
  <a href="ushort" title="typedef unsigned short USHORT;">USHORT</a> CapabilityID;
  <a href="ushort" title="typedef unsigned short USHORT;">USHORT</a> Version  :4;
  <a href="ushort" title="typedef unsigned short USHORT;">USHORT</a> Next  :12;
} PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER, *PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;</span><span class="ntdoc-code-footer"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/wdm/ns-wdm-_pci_express_enhanced_capability_header">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
</div>
<div class="ntdoc-descriptions">
<div class="ntdoc-description-title">
<h1>NtDoc</h1>
</div>
<div class="ntdoc-description">
<div class="ntdoc-description-none">
<p>No description available.</p>
</div>
<div class="ntdoc-description-links">
<a target="_blank" href="https://github.com/m417z/ntdoc/blob/main/descriptions/pci_express_enhanced_capability_header.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-miniport-_pci_express_enhanced_capability_header)</h1>
</div>
<div class="ntdoc-description ntdoc-description-selected">
<h1>_PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER structure (miniport.h)</h1>

<h2>Description</h2>

<p>The PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER structure describes the header for a PCI Express (PCIe) extended capability structure.</p>

<h2>Members</h2>

<h3><code>CapabilityID</code></h3>

<p>The extended capability identifier. Possible values are:</p>

<h4>PCI_EXPRESS_ADVANCED_ERROR_REPORTING_CAP_ID</h4>

<p>Advanced error reporting capability</p>

<h4>PCI_EXPRESS_VIRTUAL_CHANNEL_CAP_ID</h4>

<p>Virtual channel capability</p>

<h4>PCI_EXPRESS_DEVICE_SERIAL_NUMBER_CAP_ID</h4>

<p>Device serial number capability</p>

<h4>PCI_EXPRESS_POWER_BUDGETING_CAP_ID</h4>

<p>Power budgeting capability</p>

<h4>PCI_EXPRESS_RC_LINK_DECLARATION_CAP_ID</h4>

<p>Root complex link declaration capability</p>

<h4>PCI_EXPRESS_RC_INTERNAL_LINK_CONTROL_CAP_ID</h4>

<p>Root complex internal link control capability</p>

<h4>PCI_EXPRESS_RC_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION_CAP_ID</h4>

<p>Root complex event collector endpoint association capability</p>

<h4>PCI_EXPRESS_MFVC_CAP_ID</h4>

<p>Multi-function virtual channel capability</p>

<h4>PCI_EXPRESS_VC_AND_MFVC_CAP_ID</h4>

<p>Virtual channel and multi-function virtual channel capability</p>

<h4>PCI_EXPRESS_RCRB_HEADER_CAP_ID</h4>

<p>Root complex register block header capability</p>

<h3><code>Version</code></h3>

<p>The version of the extended capability structure. This member should be set to one for extended capability structures that are based on version 1.1 of the <em>PCIe Specification</em>.</p>

<h3><code>Next</code></h3>

<p>The offset in PCIe device configuration space to the next PCIe capability structure in the linked list of capabilities. If this is the last PCIe capability structure in the list, this member is set to zero.</p>

<h2>Syntax</h2>

<div class="codehilite">
<pre><span></span><code><span class="k">typedef</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="nc">_PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="n"><a href="ushort" title="typedef unsigned short USHORT;">USHORT</a></span><span class="w"> </span><span class="n">CapabilityID</span><span class="p">;</span>
<span class="w">  </span><span class="n"><a href="ushort" title="typedef unsigned short USHORT;">USHORT</a></span><span class="w"> </span><span class="n">Version</span><span class="w">  </span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="w">  </span><span class="n"><a href="ushort" title="typedef unsigned short USHORT;">USHORT</a></span><span class="w"> </span><span class="n">Next</span><span class="w">  </span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
<span class="p">}</span><span class="w"> </span><span class="n">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</span><span class="p">,</span><span class="w"> </span><span class="o">*</span><span class="n">PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</span><span class="p">;</span>
</code></pre>
</div>

<h2>Remarks</h2>

<p>The PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER structure is available in Windows Server 2008 and later versions of Windows.</p>

<p>A PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER is included at the beginning of every extended capability structure. Microsoft defines structures for the advanced error reporting capability (<a href="pci_express_aer_capability" title="typedef struct _PCI_EXPRESS_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;">PCI_EXPRESS_AER_CAPABILITY</a>, <a href="pci_express_bridge_aer_capability" title="typedef struct _PCI_EXPRESS_BRIDGE_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_BRIDGE_AER_CAPABILITY, *PPCI_EXPRESS_BRIDGE_AER_CAPABILITY;">PCI_EXPRESS_BRIDGE_AER_CAPABILITY</a>, or <a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a>) and the serial number capability (<a href="pci_express_serial_number_capability" title="typedef struct _PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;&#10;  ULONG                                  LowSerialNumber;&#10;  ULONG                                  HighSerialNumber;&#10;} PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY, *PPCI_EXPRESS_SERIAL_NUMBER_CAPABILITY;">PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY</a>).</p>

<h2>See also</h2>

<p><a href="pci_express_aer_capability" title="typedef struct _PCI_EXPRESS_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;">PCI_EXPRESS_AER_CAPABILITY</a></p>

<p><a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a></p>

<p><a href="pci_express_serial_number_capability" title="typedef struct _PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;&#10;  ULONG                                  LowSerialNumber;&#10;  ULONG                                  HighSerialNumber;&#10;} PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY, *PPCI_EXPRESS_SERIAL_NUMBER_CAPABILITY;">PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY</a></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_enhanced_capability_header">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/miniport/ns-miniport-_pci_express_enhanced_capability_header.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-wdm-_pci_express_enhanced_capability_header)</h1>
</div>
<div class="ntdoc-description">
<h1>_PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER structure (wdm.h)</h1>

<h2>Description</h2>

<p>The PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER structure describes the header for a PCI Express (PCIe) extended capability structure.</p>

<h2>Members</h2>

<h3><code>CapabilityID</code></h3>

<p>The extended capability identifier. Possible values are:</p>

<h4>PCI_EXPRESS_ADVANCED_ERROR_REPORTING_CAP_ID</h4>

<p>Advanced error reporting capability</p>

<h4>PCI_EXPRESS_VIRTUAL_CHANNEL_CAP_ID</h4>

<p>Virtual channel capability</p>

<h4>PCI_EXPRESS_DEVICE_SERIAL_NUMBER_CAP_ID</h4>

<p>Device serial number capability</p>

<h4>PCI_EXPRESS_POWER_BUDGETING_CAP_ID</h4>

<p>Power budgeting capability</p>

<h4>PCI_EXPRESS_RC_LINK_DECLARATION_CAP_ID</h4>

<p>Root complex link declaration capability</p>

<h4>PCI_EXPRESS_RC_INTERNAL_LINK_CONTROL_CAP_ID</h4>

<p>Root complex internal link control capability</p>

<h4>PCI_EXPRESS_RC_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION_CAP_ID</h4>

<p>Root complex event collector endpoint association capability</p>

<h4>PCI_EXPRESS_MFVC_CAP_ID</h4>

<p>Multi-function virtual channel capability</p>

<h4>PCI_EXPRESS_VC_AND_MFVC_CAP_ID</h4>

<p>Virtual channel and multi-function virtual channel capability</p>

<h4>PCI_EXPRESS_RCRB_HEADER_CAP_ID</h4>

<p>Root complex register block header capability</p>

<h3><code>Version</code></h3>

<p>The version of the extended capability structure. This member should be set to one for extended capability structures that are based on version 1.1 of the <em>PCIe Specification</em>.</p>

<h3><code>Next</code></h3>

<p>The offset in PCIe device configuration space to the next PCIe capability structure in the linked list of capabilities. If this is the last PCIe capability structure in the list, this member is set to zero.</p>

<h2>Syntax</h2>

<div class="codehilite">
<pre><span></span><code><span class="k">typedef</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="nc">_PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="n"><a href="ushort" title="typedef unsigned short USHORT;">USHORT</a></span><span class="w"> </span><span class="n">CapabilityID</span><span class="p">;</span>
<span class="w">  </span><span class="n"><a href="ushort" title="typedef unsigned short USHORT;">USHORT</a></span><span class="w"> </span><span class="n">Version</span><span class="w">  </span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="w">  </span><span class="n"><a href="ushort" title="typedef unsigned short USHORT;">USHORT</a></span><span class="w"> </span><span class="n">Next</span><span class="w">  </span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
<span class="p">}</span><span class="w"> </span><span class="n">PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</span><span class="p">,</span><span class="w"> </span><span class="o">*</span><span class="n">PPCI_EXPRESS_ENHANCED_CAPABILITY_HEADER</span><span class="p">;</span>
</code></pre>
</div>

<h2>Remarks</h2>

<p>The PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER structure is available in Windows Server 2008 and later versions of Windows.</p>

<p>A PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER is included at the beginning of every extended capability structure. Microsoft defines structures for the advanced error reporting capability (<a href="pci_express_aer_capability" title="typedef struct _PCI_EXPRESS_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;">PCI_EXPRESS_AER_CAPABILITY</a>, <a href="pci_express_bridge_aer_capability" title="typedef struct _PCI_EXPRESS_BRIDGE_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_BRIDGE_AER_CAPABILITY, *PPCI_EXPRESS_BRIDGE_AER_CAPABILITY;">PCI_EXPRESS_BRIDGE_AER_CAPABILITY</a>, or <a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a>) and the serial number capability (<a href="pci_express_serial_number_capability" title="typedef struct _PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;&#10;  ULONG                                  LowSerialNumber;&#10;  ULONG                                  HighSerialNumber;&#10;} PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY, *PPCI_EXPRESS_SERIAL_NUMBER_CAPABILITY;">PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY</a>).</p>

<h2>See also</h2>

<p><a href="pci_express_aer_capability" title="typedef struct _PCI_EXPRESS_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER       Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS       UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK         UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY     UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS         CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK           CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES                 CapabilitiesAndControl;&#10;  ULONG                                        HeaderLog[4];&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS   SecUncorrectableErrorStatus;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK     SecUncorrectableErrorMask;&#10;  PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;&#10;  PCI_EXPRESS_SEC_AER_CAPABILITIES             SecCapabilitiesAndControl;&#10;  ULONG                                        SecHeaderLog[4];&#10;} PCI_EXPRESS_AER_CAPABILITY, *PPCI_EXPRESS_AER_CAPABILITY;">PCI_EXPRESS_AER_CAPABILITY</a></p>

<p><a href="pci_express_rootport_aer_capability" title="typedef struct _PCI_EXPRESS_ROOTPORT_AER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER   Header;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS   UncorrectableErrorStatus;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK     UncorrectableErrorMask;&#10;  PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_STATUS     CorrectableErrorStatus;&#10;  PCI_EXPRESS_CORRECTABLE_ERROR_MASK       CorrectableErrorMask;&#10;  PCI_EXPRESS_AER_CAPABILITIES             CapabilitiesAndControl;&#10;  ULONG                                    HeaderLog[4];&#10;  PCI_EXPRESS_ROOT_ERROR_COMMAND           RootErrorCommand;&#10;  PCI_EXPRESS_ROOT_ERROR_STATUS            RootErrorStatus;&#10;  PCI_EXPRESS_ERROR_SOURCE_ID              ErrorSourceId;&#10;} PCI_EXPRESS_ROOTPORT_AER_CAPABILITY, *PPCI_EXPRESS_ROOTPORT_AER_CAPABILITY;">PCI_EXPRESS_ROOTPORT_AER_CAPABILITY</a></p>

<p><a href="pci_express_serial_number_capability" title="typedef struct _PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY {&#10;  PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;&#10;  ULONG                                  LowSerialNumber;&#10;  ULONG                                  HighSerialNumber;&#10;} PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY, *PPCI_EXPRESS_SERIAL_NUMBER_CAPABILITY;">PCI_EXPRESS_SERIAL_NUMBER_CAPABILITY</a></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/wdm/ns-wdm-_pci_express_enhanced_capability_header">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/wdm/ns-wdm-_pci_express_enhanced_capability_header.md">Edit description on GitHub</a>
</div>
</div>
</div>

    <!-- For sticky footer: https://stackoverflow.com/a/34146411 -->
    <div class="spacer"></div>
    <footer>
        By <a href="https://m417z.com/" target="_blank" rel="noopener">m417z</a> &bull;
        content by <a href="https://github.com/diversenok" target="_blank" rel="noopener">diversenok</a> &bull;
        <a href="https://github.com/m417z/ntdoc" target="_blank" rel="noopener">GitHub repository</a> &bull;
        <dark-mode-toggle permanent></dark-mode-toggle>
    </footer>
    <!-- Google tag (gtag.js) -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-YWF4NP61SX"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());

        gtag('config', 'G-YWF4NP61SX');
    </script>
    <script src="modules/jquery-3.7.0.min.js"></script>
    <script src="modules/q-1.5.1.js"></script>
    <script src="modules/virtual-select/virtual-select-jquery.min.js"></script>
    <script src="modules/popper-2.11.8.min.js"></script>
    <script src="modules/tippy-6.3.7.min.js"></script>
    <script src="modules/anchor-5.0.0.min.js"></script>
    <script type="module" src="modules/dark-mode-toggle-0.14.6.min.mjs"></script>
    <script src="ntdoc.js"></script>
</body>
</html>
