Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul  5 09:17:43 2019
| Host         : travis-job-cf99cd83-9885-460e-8999-53a7d9b3b13d running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                12738        0.035        0.000                      0                12734        0.264        0.000                       0                  4517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.780        0.000                      0                   13        0.176        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            30.587        0.000                      0                  443        0.119        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.429        0.000                      0                  223        0.124        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.376        0.000                      0                12055        0.035        0.000                      0                12055        3.750        0.000                       0                  4162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.637        0.000                      0                    1                                                                        
              eth_rx_clk          2.430        0.000                      0                    1                                                                        
              eth_tx_clk          2.426        0.000                      0                    1                                                                        
              sys_clk             2.359        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.773ns (35.846%)  route 1.383ns (64.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.478     6.688 r  FDPE_3/Q
                         net (fo=5, routed)           1.383     8.071    clk200_rst
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.295     8.366 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.366    ic_reset_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y23         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.311    11.168    
                         clock uncertainty           -0.053    11.115    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    11.146    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.403    reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.296     7.699 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.078    reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.403    reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.296     7.699 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.078    reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.403    reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.296     7.699 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.078    reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.403    reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.296     7.699 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.078    reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.478ns (39.670%)  route 0.727ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.478     6.688 r  FDPE_3/Q
                         net (fo=5, routed)           0.727     7.415    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.311    11.168    
                         clock uncertainty           -0.053    11.115    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.420    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.478ns (39.670%)  route 0.727ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.478     6.688 r  FDPE_3/Q
                         net (fo=5, routed)           0.727     7.415    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.311    11.168    
                         clock uncertainty           -0.053    11.115    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.420    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.478ns (39.670%)  route 0.727ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.478     6.688 r  FDPE_3/Q
                         net (fo=5, routed)           0.727     7.415    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.311    11.168    
                         clock uncertainty           -0.053    11.115    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.420    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.478ns (39.670%)  route 0.727ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.478     6.688 r  FDPE_3/Q
                         net (fo=5, routed)           0.727     7.415    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.311    11.168    
                         clock uncertainty           -0.053    11.115    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.420    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.719     7.401    reset_counter[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.329     7.730 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.730    reset_counter[1]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_D)        0.118    11.269    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.072     2.095    reset_counter[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.140    ic_reset_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y23         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.092     1.963    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     2.145    reset_counter[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.103     2.248 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.248    reset_counter[3]_i_2_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.131     1.989    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     2.145    reset_counter[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.099     2.244 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.244    reset_counter[2]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.121     1.979    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     2.265    reset_counter[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.044     2.309 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.309    reset_counter[1]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.131     1.989    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     2.265    reset_counter[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.310 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.310    reset_counter0[0]
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.121     1.979    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.820%)  route 0.303ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.148     2.010 r  FDPE_3/Q
                         net (fo=5, routed)           0.303     2.313    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.892    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.848    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.820%)  route 0.303ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.148     2.010 r  FDPE_3/Q
                         net (fo=5, routed)           0.303     2.313    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.892    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.848    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.820%)  route 0.303ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.148     2.010 r  FDPE_3/Q
                         net (fo=5, routed)           0.303     2.313    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.892    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.848    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.820%)  route 0.303ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE (Prop_fdpe_C_Q)         0.148     2.010 r  FDPE_3/Q
                         net (fo=5, routed)           0.303     2.313    clk200_rst
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.892    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.848    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     2.136    reset_counter[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.099     2.235 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.351    reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y30     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y30     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y23     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y30     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y30     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y30     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y30     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.587ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.076ns (11.777%)  route 8.060ns (88.223%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.414     9.661    p_400_in
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.785 r  rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.922    10.707    rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X48Y0          FDRE                                         r  rx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y0          FDRE                                         r  rx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X48Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.294    rx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                 30.587    

Slack (MET) :             30.587ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.076ns (11.777%)  route 8.060ns (88.223%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.414     9.661    p_400_in
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.785 r  rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.922    10.707    rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X48Y0          FDRE                                         r  rx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y0          FDRE                                         r  rx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X48Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.294    rx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                 30.587    

Slack (MET) :             30.587ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.076ns (11.777%)  route 8.060ns (88.223%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.414     9.661    p_400_in
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.785 r  rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.922    10.707    rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X48Y0          FDRE                                         r  rx_converter_converter_source_payload_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y0          FDRE                                         r  rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X48Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.294    rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                 30.587    

Slack (MET) :             30.710ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 1.436ns (15.749%)  route 7.682ns (84.251%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 41.454 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X32Y29         FDSE                                         r  crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDSE (Prop_fdse_C_Q)         0.456     2.010 r  crc32_checker_crc_reg_reg[26]/Q
                         net (fo=13, routed)          0.993     3.003    p_8_in45_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.156 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.031     4.187    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.331     4.518 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.800     5.318    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.442 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.001     6.442    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.566 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.022     7.589    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.713 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.578     8.290    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.414 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.258    10.673    crc32_checker_source_source_payload_error
    SLICE_X48Y4          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.454    41.454    eth_rx_clk
    SLICE_X48Y4          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.461    
                         clock uncertainty           -0.035    41.426    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)       -0.043    41.383    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 30.710    

Slack (MET) :             30.970ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 1.076ns (12.276%)  route 7.689ns (87.724%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.414     9.661    p_400_in
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.785 r  rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.551    10.335    rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X44Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X44Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.093    41.545    
                         clock uncertainty           -0.035    41.510    
    SLICE_X44Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.305    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.305    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 30.970    

Slack (MET) :             30.978ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.436ns (16.250%)  route 7.401ns (83.750%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X32Y29         FDSE                                         r  crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDSE (Prop_fdse_C_Q)         0.456     2.010 r  crc32_checker_crc_reg_reg[26]/Q
                         net (fo=13, routed)          0.993     3.003    p_8_in45_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.156 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.031     4.187    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.331     4.518 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.800     5.318    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.442 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.001     6.442    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.566 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.022     7.589    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.713 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.578     8.290    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.414 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.977    10.391    crc32_checker_source_source_payload_error
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.462    
                         clock uncertainty           -0.035    41.427    
    SLICE_X48Y1          FDRE (Setup_fdre_C_D)       -0.058    41.369    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.369    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                 30.978    

Slack (MET) :             31.043ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 1.436ns (16.394%)  route 7.323ns (83.606%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X32Y29         FDSE                                         r  crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDSE (Prop_fdse_C_Q)         0.456     2.010 r  crc32_checker_crc_reg_reg[26]/Q
                         net (fo=13, routed)          0.993     3.003    p_8_in45_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.156 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.031     4.187    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.331     4.518 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.800     5.318    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.442 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.001     6.442    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.566 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.022     7.589    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.713 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.578     8.290    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.414 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.899    10.314    crc32_checker_source_source_payload_error
    SLICE_X44Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X44Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.459    
                         clock uncertainty           -0.035    41.424    
    SLICE_X44Y1          FDRE (Setup_fdre_C_D)       -0.067    41.357    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.357    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 31.043    

Slack (MET) :             31.099ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 1.076ns (12.476%)  route 7.549ns (87.524%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.011     9.258    p_400_in
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.382 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.813    10.195    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[20]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X48Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.294    rx_converter_converter_source_payload_data_reg[20]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 31.099    

Slack (MET) :             31.099ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 1.076ns (12.476%)  route 7.549ns (87.524%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.011     9.258    p_400_in
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.382 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.813    10.195    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[24]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X48Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.294    rx_converter_converter_source_payload_data_reg[24]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 31.099    

Slack (MET) :             31.099ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 1.076ns (12.476%)  route 7.549ns (87.524%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     1.570    eth_rx_clk
    SLICE_X45Y0          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.047     3.074    rx_cdc_graycounter0_q[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I1_O)        0.124     3.198 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.951     4.149    storage_13_reg_i_9_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.110     5.383    rx_cdc_asyncfifo_writable
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.616     7.123    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.247 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          2.011     9.258    p_400_in
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.382 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.813    10.195    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X48Y1          FDRE                                         r  rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X48Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.294    rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 31.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.919%)  route 0.315ns (71.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X45Y2          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.128     0.695 r  rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.315     1.009    rx_converter_converter_source_payload_data[39]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_13_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.647    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     0.890    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl8_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl8_regs0[6]
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    eth_rx_clk
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.076     0.641    xilinxmultiregimpl8_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl8_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl8_regs0[3]
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    eth_rx_clk
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[3]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl8_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X41Y1          FDRE                                         r  xilinxmultiregimpl8_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl8_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl8_regs0[4]
    SLICE_X41Y1          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    eth_rx_clk
    SLICE_X41Y1          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[4]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl8_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl8_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl8_regs0[5]
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    eth_rx_clk
    SLICE_X35Y0          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl8_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.623%)  route 0.304ns (70.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.568     0.568    eth_rx_clk
    SLICE_X48Y4          FDRE                                         r  rx_converter_converter_source_payload_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.128     0.696 r  rx_converter_converter_source_payload_data_reg[18]/Q
                         net (fo=1, routed)           0.304     1.000    rx_converter_converter_source_payload_data[18]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_13_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     0.870    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 liteethmacpreamblechecker_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_preamble_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y28         FDRE                                         r  liteethmacpreamblechecker_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  liteethmacpreamblechecker_state_reg/Q
                         net (fo=14, routed)          0.306     1.002    liteethmacpreamblechecker_state
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.045     1.047 r  ps_preamble_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     1.047    ps_preamble_error_toggle_i_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  ps_preamble_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    eth_rx_clk
    SLICE_X37Y29         FDRE                                         r  ps_preamble_error_toggle_i_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.091     0.909    ps_preamble_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.334%)  route 0.224ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.551     0.551    eth_rx_clk
    SLICE_X35Y25         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.903    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X34Y25         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.817     0.817    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.765    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.334%)  route 0.224ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.551     0.551    eth_rx_clk
    SLICE_X35Y25         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.903    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X34Y25         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.817     0.817    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.765    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.334%)  route 0.224ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.551     0.551    eth_rx_clk
    SLICE_X35Y25         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.903    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X34Y25         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.817     0.817    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.765    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y29  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y29  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y0   xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y0   xilinxmultiregimpl8_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y0   xilinxmultiregimpl8_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y1   xilinxmultiregimpl8_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y0   xilinxmultiregimpl8_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y0   xilinxmultiregimpl8_regs0_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y0   xilinxmultiregimpl8_regs1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y25  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.429ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 1.586ns (16.017%)  route 8.316ns (83.983%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.390     9.795    tx_converter_converter_mux__0
    SLICE_X14Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.919 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           1.539    11.458    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.482    41.482    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.035    41.454    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                 29.429    

Slack (MET) :             29.803ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 1.586ns (16.646%)  route 7.942ns (83.354%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.168     9.574    tx_converter_converter_mux__0
    SLICE_X15Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.698 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.387    11.084    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.482    41.482    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.035    41.454    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                 29.803    

Slack (MET) :             29.862ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 1.586ns (16.749%)  route 7.883ns (83.251%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.997     9.403    tx_converter_converter_mux__0
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.527 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           1.498    11.025    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.482    41.482    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.035    41.454    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 29.862    

Slack (MET) :             29.873ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 1.586ns (16.769%)  route 7.872ns (83.231%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.001     9.407    tx_converter_converter_mux__0
    SLICE_X14Y19         LUT4 (Prop_lut4_I0_O)        0.124     9.531 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           1.483    11.014    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.482    41.482    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.035    41.454    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                 29.873    

Slack (MET) :             30.443ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 1.586ns (17.843%)  route 7.302ns (82.157%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.838     9.244    tx_converter_converter_mux__0
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.124     9.368 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           1.077    10.445    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.482    41.482    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.035    41.454    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 30.443    

Slack (MET) :             30.519ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 1.586ns (17.998%)  route 7.226ns (82.002%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.337     7.810    tx_converter_converter_mux0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.934 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.782     8.717    storage_12_reg_i_46_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.841 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.528    10.368    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.482    41.482    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.035    41.454    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 30.519    

Slack (MET) :             30.971ns  (required time - arrival time)
  Source:                 storage_12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.745ns (42.233%)  route 5.122ns (57.767%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.597     1.597    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.051 r  storage_12_reg/DOADO[10]
                         net (fo=1, routed)           1.461     5.512    tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.636 r  crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.385     7.022    crc32_inserter_reg[9]_i_4_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I3_O)        0.152     7.174 r  crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           0.283     7.456    crc32_inserter_reg[9]_i_3_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.328     7.784 r  crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          1.202     8.986    crc32_inserter_reg[31]_i_4_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.355     9.341 r  crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.791    10.132    crc32_inserter_reg[12]_i_2_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.332    10.464 r  crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.464    crc32_inserter_next_reg[12]
    SLICE_X32Y22         FDSE                                         r  crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X32Y22         FDSE                                         r  crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.007    41.441    
                         clock uncertainty           -0.035    41.406    
    SLICE_X32Y22         FDSE (Setup_fdse_C_D)        0.029    41.435    crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.435    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                 30.971    

Slack (MET) :             31.143ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 1.586ns (18.114%)  route 7.169ns (81.886%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.390     9.795    tx_converter_converter_mux__0
    SLICE_X14Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.919 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.392    10.312    tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X14Y20         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)       -0.031    41.455    tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 31.143    

Slack (MET) :             31.305ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.586ns (18.454%)  route 7.008ns (81.546%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.851     2.827    xilinxmultiregimpl5_regs1[1]
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.126 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.808     3.934    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.058 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.750     4.807    tx_cdc_asyncfifo_readable
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.931 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.540     5.471    padding_inserter_source_valid
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.595 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.810     6.406    crc32_inserter_source_valid
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.530 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.820     7.350    preamble_inserter_sink_ready
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.808     8.282    tx_converter_converter_mux0
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.997     9.403    tx_converter_converter_mux__0
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.527 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.624    10.151    tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X14Y19         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X14Y19         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)       -0.030    41.456    tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 31.305    

Slack (MET) :             31.383ns  (required time - arrival time)
  Source:                 storage_12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.533ns (41.354%)  route 5.010ns (58.646%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.597     1.597    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.051 r  storage_12_reg/DOADO[10]
                         net (fo=1, routed)           1.461     5.512    tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.636 r  crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.385     7.022    crc32_inserter_reg[9]_i_4_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I3_O)        0.152     7.174 r  crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           0.283     7.456    crc32_inserter_reg[9]_i_3_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.328     7.784 r  crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          1.202     8.986    crc32_inserter_reg[31]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.327     9.313 r  crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.679     9.992    crc32_inserter_reg[13]_i_2_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I1_O)        0.148    10.140 r  crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.140    crc32_inserter_next_reg[5]
    SLICE_X34Y22         FDSE                                         r  crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.433    41.433    eth_tx_clk
    SLICE_X34Y22         FDSE                                         r  crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.007    41.440    
                         clock uncertainty           -0.035    41.405    
    SLICE_X34Y22         FDSE (Setup_fdse_C_D)        0.118    41.523    crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                 31.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.059     0.757    xilinxmultiregimpl5_regs0[4]
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.076     0.634    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.755    xilinxmultiregimpl5_regs0[2]
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.071     0.628    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.058     0.756    xilinxmultiregimpl5_regs0[3]
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.764    xilinxmultiregimpl5_regs0[0]
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X28Y18         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.763    xilinxmultiregimpl5_regs0[1]
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.075     0.632    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.839%)  route 0.125ns (40.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X33Y22         FDSE                                         r  crc32_inserter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  crc32_inserter_reg_reg[0]/Q
                         net (fo=2, routed)           0.125     0.820    crc32_inserter_reg_reg_n_0_[0]
    SLICE_X34Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.865 r  crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.865    crc32_inserter_next_reg[8]
    SLICE_X34Y22         FDSE                                         r  crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     0.820    eth_tx_clk
    SLICE_X34Y22         FDSE                                         r  crc32_inserter_reg_reg[8]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X34Y22         FDSE (Hold_fdse_C_D)         0.121     0.707    crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X14Y17         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[5]
    SLICE_X14Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X14Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X14Y17         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[6]
    SLICE_X14Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X14Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     0.554    eth_tx_clk
    SLICE_X34Y21         FDSE                                         r  crc32_inserter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDSE (Prop_fdse_C_Q)         0.164     0.718 r  crc32_inserter_reg_reg[13]/Q
                         net (fo=2, routed)           0.094     0.812    p_28_in
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.048     0.860 r  crc32_inserter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.860    crc32_inserter_next_reg[21]
    SLICE_X35Y21         FDSE                                         r  crc32_inserter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X35Y21         FDSE                                         r  crc32_inserter_reg_reg[21]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X35Y21         FDSE (Hold_fdse_C_D)         0.107     0.674    crc32_inserter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X33Y21         FDSE                                         r  crc32_inserter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  crc32_inserter_reg_reg[7]/Q
                         net (fo=2, routed)           0.108     0.803    p_22_in
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.848 r  crc32_inserter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.848    crc32_inserter_next_reg[15]
    SLICE_X32Y21         FDSE                                         r  crc32_inserter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X32Y21         FDSE                                         r  crc32_inserter_reg_reg[15]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X32Y21         FDSE (Hold_fdse_C_D)         0.091     0.659    crc32_inserter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y25  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y25  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y23  crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y23  crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y24  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y24  eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y24  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y23  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y25  eth_tx_en_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y24  eth_tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y24  eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y24  eth_tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  eth_tx_data_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X35Y22  crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y23  crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  crc32_inserter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y24  eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y24  eth_tx_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_116__reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 3.707ns (41.781%)  route 5.166ns (58.219%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.939     8.894    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_4/O
                         net (fo=10, routed)          0.645     9.663    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_4_n_0
    SLICE_X47Y9          LUT2 (Prop_lut2_I1_O)        0.118     9.781 r  VexRiscv/IBusCachedPlugin_cache/_zz_116__i_1/O
                         net (fo=1, routed)           0.701    10.482    VexRiscv/IBusCachedPlugin_injector_decodeRemoved
    SLICE_X49Y8          FDRE                                         r  VexRiscv/_zz_116__reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.453    11.453    VexRiscv/clk100
    SLICE_X49Y8          FDRE                                         r  VexRiscv/_zz_116__reg/C
                         clock pessimism              0.093    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X49Y8          FDRE (Setup_fdre_C_R)       -0.631    10.859    VexRiscv/_zz_116__reg
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.713ns (41.778%)  route 5.174ns (58.222%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.634     8.590    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.714 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.729     9.443    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X47Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_10/O
                         net (fo=1, routed)           0.931    10.497    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[2]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.492    11.492    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.096    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.965    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 3.713ns (41.883%)  route 5.152ns (58.117%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.634     8.590    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.714 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.890     9.604    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.728 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_6/O
                         net (fo=2, routed)           0.747    10.475    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[6]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.492    11.492    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.096    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.965    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.713ns (41.993%)  route 5.129ns (58.007%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.634     8.590    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.714 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.734     9.448    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X47Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.572 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_4/O
                         net (fo=2, routed)           0.880    10.452    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[8]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.492    11.492    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.096    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.965    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 3.713ns (42.052%)  route 5.117ns (57.948%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.634     8.590    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.714 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.720     9.434    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.558 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_7/O
                         net (fo=2, routed)           0.881    10.439    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[5]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.492    11.492    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.096    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.965    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.713ns (42.362%)  route 5.052ns (57.638%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.538     8.494    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.618 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39/O
                         net (fo=12, routed)          0.814     9.432    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39_n_0
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.124     9.556 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           0.819    10.375    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X1Y6          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.487    11.487    VexRiscv/clk100
    RAMB18_X1Y6          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.093    11.580    
                         clock uncertainty           -0.057    11.523    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.957    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 3.713ns (42.653%)  route 4.992ns (57.347%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.634     8.590    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.714 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.890     9.604    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.728 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_6/O
                         net (fo=2, routed)           0.587    10.315    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[6]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 3.713ns (41.226%)  route 5.293ns (58.774%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.956     8.911    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.035 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_1/O
                         net (fo=72, routed)          0.760     9.795    VexRiscv/IBusCachedPlugin_cache/p_66_in
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     9.919 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_1/O
                         net (fo=30, routed)          0.697    10.616    VexRiscv/IBusCachedPlugin_cache_n_291
    SLICE_X47Y4          FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.451    11.451    VexRiscv/clk100
    SLICE_X47Y4          FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[2]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X47Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.269    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 3.713ns (42.669%)  route 4.989ns (57.331%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.634     8.590    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.714 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.751     9.465    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.589 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_9/O
                         net (fo=1, routed)           0.723    10.312    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[3]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.492    11.492    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.096    11.588    
                         clock uncertainty           -0.057    11.531    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.965    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 3.713ns (41.139%)  route 5.312ns (58.861%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.307     5.371    VexRiscv/IBusCachedPlugin_cache/DOADO[11]
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.495    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.896 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.896    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.874     6.884    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.008 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.287     7.295    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.413     7.832    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.956     8.911    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.035 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_1/O
                         net (fo=72, routed)          0.760     9.795    VexRiscv/IBusCachedPlugin_cache/p_66_in
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     9.919 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_1/O
                         net (fo=30, routed)          0.716    10.635    VexRiscv/IBusCachedPlugin_cache_n_291
    SLICE_X42Y6          FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4162, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X42Y6          FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[11]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X42Y6          FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMS32                                       r  storage_3_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMS32                                       r  storage_3_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.595     0.595    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.953    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X60Y9          RAMS32                                       r  storage_3_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.865     0.865    storage_3_reg_0_7_0_5/WCLK
    SLICE_X60Y9          RAMS32                                       r  storage_3_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.608    
    SLICE_X60Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.918    storage_3_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_PC_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_PC_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.722%)  route 0.211ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.561     0.561    VexRiscv/clk100
    SLICE_X38Y14         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VexRiscv/decode_to_execute_PC_reg[23]/Q
                         net (fo=3, routed)           0.211     0.936    VexRiscv/decode_to_execute_PC[23]
    SLICE_X33Y14         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.829     0.829    VexRiscv/clk100
    SLICE_X33Y14         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[23]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.070     0.894    VexRiscv/execute_to_memory_PC_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_PC_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_PC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.872%)  route 0.231ns (62.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.564     0.564    VexRiscv/clk100
    SLICE_X36Y8          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  VexRiscv/decode_to_execute_PC_reg[18]/Q
                         net (fo=3, routed)           0.231     0.936    VexRiscv/decode_to_execute_PC[18]
    SLICE_X35Y9          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4162, routed)        0.832     0.832    VexRiscv/clk100
    SLICE_X35Y9          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[18]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.066     0.893    VexRiscv/execute_to_memory_PC_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0    XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7  storage_3_reg_0_7_18_21/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7  storage_3_reg_0_7_18_21/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y8  storage_3_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5  storage_4_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5  storage_4_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5  storage_4_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y30         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.862    clk200_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.125     3.738    
    SLICE_X64Y30         FDPE (Setup_fdpe_C_D)       -0.035     3.703    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.703    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.637    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X30Y29         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     2.556    eth_rx_clk
    SLICE_X30Y29         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty           -0.025     2.531    
    SLICE_X30Y29         FDPE (Setup_fdpe_C_D)       -0.035     2.496    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.430    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y25         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     2.552    eth_tx_clk
    SLICE_X30Y25         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty           -0.025     2.527    
    SLICE_X30Y25         FDPE (Setup_fdpe_C_D)       -0.035     2.492    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.492    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.426    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y31         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4162, routed)        0.590     2.590    sys_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty           -0.129     2.460    
    SLICE_X64Y31         FDPE (Setup_fdpe_C_D)       -0.035     2.425    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.425    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.359    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.059 (r) | FAST    |     2.210 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.041 (r) | SLOW    |    -0.658 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.877 (r) | SLOW    |    -0.550 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.806 (r) | SLOW    |    -0.579 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.665 (r) | SLOW    |    -0.446 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.163 (r) | SLOW    |    -0.655 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.446 (r) | SLOW    |    -0.675 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.679 (r) | SLOW    |    -0.452 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.019 (r) | SLOW    |    -1.097 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.325 (r) | SLOW    |    -0.491 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.504 (r) | SLOW    |    -1.783 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     5.999 (r) | SLOW    |    -1.646 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     7.061 (r) | SLOW    |    -1.887 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.676 (r) | SLOW    |    -1.816 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.237 (r) | SLOW    |    -1.516 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     5.313 (r) | SLOW    |    -1.494 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     5.149 (r) | SLOW    |    -1.492 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.951 (r) | SLOW    |    -1.418 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.079 (r) | SLOW    |      3.144 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.083 (r) | SLOW    |      3.165 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.098 (r) | SLOW    |      3.161 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.176 (r) | SLOW    |      3.205 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.569 (r) | SLOW    |      2.842 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.466 (r) | SLOW    |      1.562 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.068 (r) | SLOW    |      1.832 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.369 (r) | SLOW    |      1.955 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.765 (r) | SLOW    |      1.682 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.766 (r) | SLOW    |      1.695 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.220 (r) | SLOW    |      1.916 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.625 (r) | SLOW    |      1.631 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.616 (r) | SLOW    |      1.630 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.298 (r) | SLOW    |      1.528 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.298 (r) | SLOW    |      1.508 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.257 (r) | SLOW    |      1.529 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.438 (r) | SLOW    |      1.578 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.397 (r) | SLOW    |      1.571 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.288 (r) | SLOW    |      1.489 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.245 (r) | SLOW    |      1.514 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.579 (r) | SLOW    |      1.615 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.917 (r) | SLOW    |      1.747 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.104 (r) | SLOW    |      1.415 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.918 (r) | SLOW    |      1.754 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.105 (r) | SLOW    |      1.411 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      9.565 (r) | SLOW    |      3.125 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      9.501 (r) | SLOW    |      2.872 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.482 (r) | SLOW    |      3.345 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.170 (r) | SLOW    |      3.382 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.765 (r) | SLOW    |      2.965 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.060 (r) | SLOW    |      3.213 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.450 (r) | SLOW    |      2.692 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.432 (r) | SLOW    |      2.660 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.270 (r) | SLOW    |      3.123 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.525 (r) | SLOW    |      3.208 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.220 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.413 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.714 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.571 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.002 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.895 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.872 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.624 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.596 ns
Ideal Clock Offset to Actual Clock: -1.744 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.041 (r) | SLOW    | -0.658 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.877 (r) | SLOW    | -0.550 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.806 (r) | SLOW    | -0.579 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.665 (r) | SLOW    | -0.446 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.041 (r) | SLOW    | -0.446 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.124 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.466 (r) | SLOW    |   1.562 (r) | FAST    |    0.221 |
ddram_dq[1]        |   7.068 (r) | SLOW    |   1.832 (r) | FAST    |    0.823 |
ddram_dq[2]        |   7.369 (r) | SLOW    |   1.955 (r) | FAST    |    1.124 |
ddram_dq[3]        |   6.765 (r) | SLOW    |   1.682 (r) | FAST    |    0.520 |
ddram_dq[4]        |   6.766 (r) | SLOW    |   1.695 (r) | FAST    |    0.521 |
ddram_dq[5]        |   7.220 (r) | SLOW    |   1.916 (r) | FAST    |    0.975 |
ddram_dq[6]        |   6.625 (r) | SLOW    |   1.631 (r) | FAST    |    0.380 |
ddram_dq[7]        |   6.616 (r) | SLOW    |   1.630 (r) | FAST    |    0.371 |
ddram_dq[8]        |   6.298 (r) | SLOW    |   1.528 (r) | FAST    |    0.053 |
ddram_dq[9]        |   6.298 (r) | SLOW    |   1.508 (r) | FAST    |    0.054 |
ddram_dq[10]       |   6.257 (r) | SLOW    |   1.529 (r) | FAST    |    0.040 |
ddram_dq[11]       |   6.438 (r) | SLOW    |   1.578 (r) | FAST    |    0.193 |
ddram_dq[12]       |   6.397 (r) | SLOW    |   1.571 (r) | FAST    |    0.152 |
ddram_dq[13]       |   6.288 (r) | SLOW    |   1.489 (r) | FAST    |    0.043 |
ddram_dq[14]       |   6.245 (r) | SLOW    |   1.514 (r) | FAST    |    0.025 |
ddram_dq[15]       |   6.579 (r) | SLOW    |   1.615 (r) | FAST    |    0.334 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.369 (r) | SLOW    |   1.489 (r) | FAST    |    1.124 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.814 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.917 (r) | SLOW    |   1.747 (r) | FAST    |    0.813 |
ddram_dqs_n[1]     |   6.104 (r) | SLOW    |   1.415 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   6.918 (r) | SLOW    |   1.754 (r) | FAST    |    0.814 |
ddram_dqs_p[1]     |   6.105 (r) | SLOW    |   1.411 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.918 (r) | SLOW    |   1.411 (r) | FAST    |    0.814 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.097 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.079 (r) | SLOW    |   3.144 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   9.083 (r) | SLOW    |   3.165 (r) | FAST    |    0.021 |
eth_tx_data[2]     |   9.098 (r) | SLOW    |   3.161 (r) | FAST    |    0.019 |
eth_tx_data[3]     |   9.176 (r) | SLOW    |   3.205 (r) | FAST    |    0.097 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.176 (r) | SLOW    |   3.144 (r) | FAST    |    0.097 |
-------------------+-------------+---------+-------------+---------+----------+




