--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Toplevel.twx Toplevel.ncd -o Toplevel.twr Toplevel.pcf
-ucf LAB8_spartan3E_UCF.ucf

Design file:              Toplevel.ncd
Physical constraint file: Toplevel.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_in_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;

 109 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.404ns.
--------------------------------------------------------------------------------

Paths for end point u1/clk_int (SLICE_X42Y72.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_2 (FF)
  Destination:          u1/clk_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_2 to u1/clk_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.YQ      Tcko                  0.652   u1/count_1<3>
                                                       u1/count_1_2
    SLICE_X44Y71.G4      net (fanout=2)        0.490   u1/count_1<2>
    SLICE_X44Y71.Y       Tilo                  0.759   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X43Y72.F1      net (fanout=9)        0.664   u1/count_1_cmp_eq000015
    SLICE_X43Y72.X       Tilo                  0.704   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X42Y72.CE      net (fanout=1)        0.580   u1/count_1_cmp_eq0000
    SLICE_X42Y72.CLK     Tceck                 0.555   u1/clk_int
                                                       u1/clk_int
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (2.670ns logic, 1.734ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_0 (FF)
  Destination:          u1/clk_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_0 to u1/clk_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.XQ      Tcko                  0.592   u1/count_1<0>
                                                       u1/count_1_0
    SLICE_X44Y71.G2      net (fanout=2)        0.533   u1/count_1<0>
    SLICE_X44Y71.Y       Tilo                  0.759   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X43Y72.F1      net (fanout=9)        0.664   u1/count_1_cmp_eq000015
    SLICE_X43Y72.X       Tilo                  0.704   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X42Y72.CE      net (fanout=1)        0.580   u1/count_1_cmp_eq0000
    SLICE_X42Y72.CLK     Tceck                 0.555   u1/clk_int
                                                       u1/clk_int
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (2.610ns logic, 1.777ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_3 (FF)
  Destination:          u1/clk_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_3 to u1/clk_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.XQ      Tcko                  0.592   u1/count_1<3>
                                                       u1/count_1_3
    SLICE_X44Y71.G1      net (fanout=2)        0.521   u1/count_1<3>
    SLICE_X44Y71.Y       Tilo                  0.759   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X43Y72.F1      net (fanout=9)        0.664   u1/count_1_cmp_eq000015
    SLICE_X43Y72.X       Tilo                  0.704   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X42Y72.CE      net (fanout=1)        0.580   u1/count_1_cmp_eq0000
    SLICE_X42Y72.CLK     Tceck                 0.555   u1/clk_int
                                                       u1/clk_int
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (2.610ns logic, 1.765ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_7 (SLICE_X44Y72.F1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_2 (FF)
  Destination:          u1/count_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_2 to u1/count_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.YQ      Tcko                  0.652   u1/count_1<3>
                                                       u1/count_1_2
    SLICE_X45Y71.F1      net (fanout=2)        0.558   u1/count_1<2>
    SLICE_X45Y71.COUT    Topcyf                1.162   Result<2>
                                                       u1/count_1<2>_rt
                                                       u1/Mcount_count_1_cy<2>
                                                       u1/Mcount_count_1_cy<3>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   u1/Mcount_count_1_cy<3>
    SLICE_X45Y72.COUT    Tbyp                  0.118   Result<4>
                                                       u1/Mcount_count_1_cy<4>
                                                       u1/Mcount_count_1_cy<5>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   u1/Mcount_count_1_cy<5>
    SLICE_X45Y73.Y       Tciny                 0.869   Result<6>
                                                       u1/Mcount_count_1_cy<6>
                                                       u1/Mcount_count_1_xor<7>
    SLICE_X44Y72.F1      net (fanout=1)        0.119   Result<7>
    SLICE_X44Y72.CLK     Tfck                  0.892   u1/count_1<7>
                                                       u1/Mcount_count_1_eqn_71
                                                       u1/count_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (3.693ns logic, 0.677ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_0 (FF)
  Destination:          u1/count_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_0 to u1/count_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.XQ      Tcko                  0.592   u1/count_1<0>
                                                       u1/count_1_0
    SLICE_X45Y70.F3      net (fanout=2)        0.444   u1/count_1<0>
    SLICE_X45Y70.COUT    Topcyf                1.162   Result<0>
                                                       u1/Mcount_count_1_lut<0>_INV_0
                                                       u1/Mcount_count_1_cy<0>
                                                       u1/Mcount_count_1_cy<1>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   u1/Mcount_count_1_cy<1>
    SLICE_X45Y71.COUT    Tbyp                  0.118   Result<2>
                                                       u1/Mcount_count_1_cy<2>
                                                       u1/Mcount_count_1_cy<3>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   u1/Mcount_count_1_cy<3>
    SLICE_X45Y72.COUT    Tbyp                  0.118   Result<4>
                                                       u1/Mcount_count_1_cy<4>
                                                       u1/Mcount_count_1_cy<5>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   u1/Mcount_count_1_cy<5>
    SLICE_X45Y73.Y       Tciny                 0.869   Result<6>
                                                       u1/Mcount_count_1_cy<6>
                                                       u1/Mcount_count_1_xor<7>
    SLICE_X44Y72.F1      net (fanout=1)        0.119   Result<7>
    SLICE_X44Y72.CLK     Tfck                  0.892   u1/count_1<7>
                                                       u1/Mcount_count_1_eqn_71
                                                       u1/count_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (3.751ns logic, 0.563ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_4 (FF)
  Destination:          u1/count_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_4 to u1/count_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.YQ      Tcko                  0.652   u1/count_1<5>
                                                       u1/count_1_4
    SLICE_X45Y72.F1      net (fanout=2)        0.552   u1/count_1<4>
    SLICE_X45Y72.COUT    Topcyf                1.162   Result<4>
                                                       u1/count_1<4>_rt
                                                       u1/Mcount_count_1_cy<4>
                                                       u1/Mcount_count_1_cy<5>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   u1/Mcount_count_1_cy<5>
    SLICE_X45Y73.Y       Tciny                 0.869   Result<6>
                                                       u1/Mcount_count_1_cy<6>
                                                       u1/Mcount_count_1_xor<7>
    SLICE_X44Y72.F1      net (fanout=1)        0.119   Result<7>
    SLICE_X44Y72.CLK     Tfck                  0.892   u1/count_1<7>
                                                       u1/Mcount_count_1_eqn_71
                                                       u1/count_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (3.575ns logic, 0.671ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_3 (SLICE_X44Y70.F2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_5 (FF)
  Destination:          u1/count_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_5 to u1/count_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.XQ      Tcko                  0.592   u1/count_1<5>
                                                       u1/count_1_5
    SLICE_X43Y72.G3      net (fanout=2)        0.692   u1/count_1<5>
    SLICE_X43Y72.Y       Tilo                  0.704   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq00004
    SLICE_X44Y70.F2      net (fanout=9)        1.435   u1/count_1_cmp_eq00004
    SLICE_X44Y70.CLK     Tfck                  0.892   u1/count_1<3>
                                                       u1/Mcount_count_1_eqn_31
                                                       u1/count_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (2.188ns logic, 2.127ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_7 (FF)
  Destination:          u1/count_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_7 to u1/count_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.XQ      Tcko                  0.592   u1/count_1<7>
                                                       u1/count_1_7
    SLICE_X43Y72.G1      net (fanout=2)        0.605   u1/count_1<7>
    SLICE_X43Y72.Y       Tilo                  0.704   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq00004
    SLICE_X44Y70.F2      net (fanout=9)        1.435   u1/count_1_cmp_eq00004
    SLICE_X44Y70.CLK     Tfck                  0.892   u1/count_1<3>
                                                       u1/Mcount_count_1_eqn_31
                                                       u1/count_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (2.188ns logic, 2.040ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_4 (FF)
  Destination:          u1/count_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_4 to u1/count_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.YQ      Tcko                  0.652   u1/count_1<5>
                                                       u1/count_1_4
    SLICE_X43Y72.G2      net (fanout=2)        0.467   u1/count_1<4>
    SLICE_X43Y72.Y       Tilo                  0.704   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq00004
    SLICE_X44Y70.F2      net (fanout=9)        1.435   u1/count_1_cmp_eq00004
    SLICE_X44Y70.CLK     Tfck                  0.892   u1/count_1<3>
                                                       u1/Mcount_count_1_eqn_31
                                                       u1/count_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (2.248ns logic, 1.902ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_in_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/clk_int (SLICE_X42Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/clk_int (FF)
  Destination:          u1/clk_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/clk_int to u1/clk_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y72.YQ      Tcko                  0.522   u1/clk_int
                                                       u1/clk_int
    SLICE_X42Y72.BY      net (fanout=8)        0.430   u1/clk_int
    SLICE_X42Y72.CLK     Tckdi       (-Th)    -0.152   u1/clk_int
                                                       u1/clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.674ns logic, 0.430ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_0 (SLICE_X44Y71.F3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_1 (FF)
  Destination:          u1/count_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.023 - 0.030)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_1 to u1/count_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.YQ      Tcko                  0.470   u1/count_1<1>
                                                       u1/count_1_1
    SLICE_X44Y71.G3      net (fanout=2)        0.340   u1/count_1<1>
    SLICE_X44Y71.Y       Tilo                  0.607   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X44Y71.F3      net (fanout=9)        0.084   u1/count_1_cmp_eq000015
    SLICE_X44Y71.CLK     Tckf        (-Th)    -0.560   u1/count_1<0>
                                                       u1/Mcount_count_1_eqn_01
                                                       u1/count_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (1.637ns logic, 0.424ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_3 (FF)
  Destination:          u1/count_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_3 to u1/count_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.XQ      Tcko                  0.474   u1/count_1<3>
                                                       u1/count_1_3
    SLICE_X44Y71.G1      net (fanout=2)        0.416   u1/count_1<3>
    SLICE_X44Y71.Y       Tilo                  0.607   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X44Y71.F3      net (fanout=9)        0.084   u1/count_1_cmp_eq000015
    SLICE_X44Y71.CLK     Tckf        (-Th)    -0.560   u1/count_1<0>
                                                       u1/Mcount_count_1_eqn_01
                                                       u1/count_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (1.641ns logic, 0.500ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_0 (FF)
  Destination:          u1/count_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_0 to u1/count_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.XQ      Tcko                  0.474   u1/count_1<0>
                                                       u1/count_1_0
    SLICE_X44Y71.G2      net (fanout=2)        0.426   u1/count_1<0>
    SLICE_X44Y71.Y       Tilo                  0.607   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X44Y71.F3      net (fanout=9)        0.084   u1/count_1_cmp_eq000015
    SLICE_X44Y71.CLK     Tckf        (-Th)    -0.560   u1/count_1<0>
                                                       u1/Mcount_count_1_eqn_01
                                                       u1/count_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.641ns logic, 0.510ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_3 (SLICE_X44Y70.F3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_1 (FF)
  Destination:          u1/count_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.023 - 0.030)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_1 to u1/count_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.YQ      Tcko                  0.470   u1/count_1<1>
                                                       u1/count_1_1
    SLICE_X44Y71.G3      net (fanout=2)        0.340   u1/count_1<1>
    SLICE_X44Y71.Y       Tilo                  0.607   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X44Y70.F3      net (fanout=9)        0.084   u1/count_1_cmp_eq000015
    SLICE_X44Y70.CLK     Tckf        (-Th)    -0.560   u1/count_1<3>
                                                       u1/Mcount_count_1_eqn_31
                                                       u1/count_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (1.637ns logic, 0.424ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_3 (FF)
  Destination:          u1/count_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_3 to u1/count_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.XQ      Tcko                  0.474   u1/count_1<3>
                                                       u1/count_1_3
    SLICE_X44Y71.G1      net (fanout=2)        0.416   u1/count_1<3>
    SLICE_X44Y71.Y       Tilo                  0.607   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X44Y70.F3      net (fanout=9)        0.084   u1/count_1_cmp_eq000015
    SLICE_X44Y70.CLK     Tckf        (-Th)    -0.560   u1/count_1<3>
                                                       u1/Mcount_count_1_eqn_31
                                                       u1/count_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (1.641ns logic, 0.500ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_0 (FF)
  Destination:          u1/count_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_0 to u1/count_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.XQ      Tcko                  0.474   u1/count_1<0>
                                                       u1/count_1_0
    SLICE_X44Y71.G2      net (fanout=2)        0.426   u1/count_1<0>
    SLICE_X44Y71.Y       Tilo                  0.607   u1/count_1<0>
                                                       u1/count_1_cmp_eq000015
    SLICE_X44Y70.F3      net (fanout=9)        0.084   u1/count_1_cmp_eq000015
    SLICE_X44Y70.CLK     Tckf        (-Th)    -0.560   u1/count_1<3>
                                                       u1/Mcount_count_1_eqn_31
                                                       u1/count_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.641ns logic, 0.510ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_in_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/count_1<0>/CLK
  Logical resource: u1/count_1_0/CK
  Location pin: SLICE_X44Y71.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: u1/count_1<0>/CLK
  Logical resource: u1/count_1_0/CK
  Location pin: SLICE_X44Y71.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: u1/count_1<0>/CLK
  Logical resource: u1/count_1_0/CK
  Location pin: SLICE_X44Y71.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.404|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 109 paths, 0 nets, and 54 connections

Design statistics:
   Minimum period:   4.404ns{1}   (Maximum frequency: 227.066MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 23 17:09:51 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



