INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/ipEnvelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipEnvelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_3/project_3.srcs/sources_1/new/ipEnvelope_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipEnvelope_tb
