{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681085618286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681085618302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  9 18:13:38 2023 " "Processing started: Sun Apr  9 18:13:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681085618302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085618302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085618316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681085620499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681085620499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data Rx_Data RISC_V_Single_Cycle.sv(31) " "Verilog HDL Declaration information at RISC_V_Single_Cycle.sv(31): object \"rx_data\" differs only in case from object \"Rx_Data\" in the same scope" {  } { { "../src/RISC_V_Single_Cycle.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JalrMux JALRMUX RISC_V_Core_Mul.sv(34) " "Verilog HDL Declaration information at RISC_V_Core_Mul.sv(34): object \"JalrMux\" differs only in case from object \"JALRMUX\" in the same scope" {  } { { "../src/RISC_V_Core_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core_Mul.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AMux AMUX RISC_V_Core_Mul.sv(48) " "Verilog HDL Declaration information at RISC_V_Core_Mul.sv(48): object \"AMux\" differs only in case from object \"AMUX\" in the same scope" {  } { { "../src/RISC_V_Core_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core_Mul.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_core_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_core_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Core_Mul " "Found entity 1: RISC_V_Core_Mul" {  } { { "../src/RISC_V_Core_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core_Mul.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629291 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(105) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(105): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 105 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629317 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(106) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(106): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 106 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629317 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(107) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(107): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 107 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629317 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(108) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(108): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 108 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629317 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(109) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(109): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 109 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629317 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(110) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(110): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 110 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629318 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(111) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(111): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 111 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629318 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_Single_Cycle_UART_tb.sv(112) " "Verilog HDL Event Control warning at RISC_V_Single_Cycle_UART_tb.sv(112): Event Control contains a complex event expression" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 112 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_single_cycle_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_single_cycle_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_UART_tb " "Found entity 1: RISC_V_Single_Cycle_UART_tb" {  } { { "../src/RISC_V_Single_Cycle_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle_UART_tb.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx_Data rx_data Mem_Map_Controler_Mul.sv(19) " "Verilog HDL Declaration information at Mem_Map_Controler_Mul.sv(19): object \"Rx_Data\" differs only in case from object \"rx_data\" in the same scope" {  } { { "../src/Mem_Map_Controler_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Map_Controler_Mul " "Found entity 1: Mem_Map_Controler_Mul" {  } { { "../src/Mem_Map_Controler_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Mul " "Found entity 1: Control_Unit_Mul" {  } { { "../src/Control_Unit_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_Mul.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../src/Adder.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data Rx_Data RISC_V_Multi_Cycle.sv(32) " "Verilog HDL Declaration information at RISC_V_Multi_Cycle.sv(32): object \"rx_data\" differs only in case from object \"Rx_Data\" in the same scope" {  } { { "../src/RISC_V_Multi_Cycle.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_multi_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_multi_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle " "Found entity 1: RISC_V_Multi_Cycle" {  } { { "../src/RISC_V_Multi_Cycle.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_multi_cycle_1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_multi_cycle_1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle_1Hz " "Found entity 1: RISC_V_Multi_Cycle_1Hz" {  } { { "../src/RISC_V_Multi_Cycle_1Hz.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle_1Hz.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629471 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(106) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(106): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 106 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629516 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(107) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(107): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 107 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629516 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(108) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(108): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 108 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629516 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(109) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(109): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 109 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629516 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(110) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(110): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 110 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629517 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(111) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(111): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 111 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629517 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(112) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(112): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 112 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629517 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_UART_tb.sv(113) " "Verilog HDL Event Control warning at RISC_V_UART_tb.sv(113): Event Control contains a complex event expression" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 113 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_UART_tb " "Found entity 1: RISC_V_UART_tb" {  } { { "../src/RISC_V_UART_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCp4 PCP4 RISC_V_Core.sv(39) " "Verilog HDL Declaration information at RISC_V_Core.sv(39): object \"PCp4\" differs only in case from object \"PCP4\" in the same scope" {  } { { "../src/RISC_V_Core.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JalrMux JALRMUX RISC_V_Core.sv(31) " "Verilog HDL Declaration information at RISC_V_Core.sv(31): object \"JalrMux\" differs only in case from object \"JALRMUX\" in the same scope" {  } { { "../src/RISC_V_Core.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Core " "Found entity 1: RISC_V_Core" {  } { { "../src/RISC_V_Core.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629561 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_tb.sv(53) " "Verilog HDL Event Control warning at RISC_V_tb.sv(53): Event Control contains a complex event expression" {  } { { "../src/RISC_V_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_tb.sv" 53 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629577 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "RISC_V_tb.sv(54) " "Verilog HDL Event Control warning at RISC_V_tb.sv(54): Event Control contains a complex event expression" {  } { { "../src/RISC_V_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_tb.sv" 54 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1681085629578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_tb " "Found entity 1: RISC_V_tb" {  } { { "../src/RISC_V_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Word_FSM " "Found entity 1: UART_Word_FSM" {  } { { "../src/UART_Word_FSM.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Word_FSM.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "../src/UART_Tx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_pkg (SystemVerilog) " "Found design unit 1: UART_pkg (SystemVerilog)" {  } { { "../src/UART_pkg.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Full_Duplex_tb " "Found entity 1: UART_Full_Duplex_tb" {  } { { "../src/UART_Full_Duplex_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex_tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx RX UART_Full_Duplex.sv(13) " "Verilog HDL Declaration information at UART_Full_Duplex.sv(13): object \"rx\" differs only in case from object \"RX\" in the same scope" {  } { { "../src/UART_Full_Duplex.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX UART_Full_Duplex.sv(23) " "Verilog HDL Declaration information at UART_Full_Duplex.sv(23): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "../src/UART_Full_Duplex.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085629681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Full_Duplex " "Found entity 1: UART_Full_Duplex" {  } { { "../src/UART_Full_Duplex.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_PISO_Param " "Found entity 1: Shift_Register_PISO_Param" {  } { { "../src/Shift_Register_PISO_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Tx " "Found entity 1: FSM_UART_Tx" {  } { { "../src/FSM_UART_Tx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext_Unit " "Found entity 1: Sign_Ext_Unit" {  } { { "../src/Sign_Ext_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "../src/Sign_Ext.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shifts.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shifts.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Unit " "Found entity 1: Shift_Unit" {  } { { "../src/Shift_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Single_Port " "Found entity 1: ROM_Single_Port" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/regs.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/regs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_PC " "Found entity 1: Reg_PC" {  } { { "../src/Reg_PC.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "../src/Reg_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_tb " "Found entity 1: Reg_File_tb" {  } { { "../src/Reg_File_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "../src/Reg_File.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Single_Port " "Found entity 1: RAM_Single_Port" {  } { { "../src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Enable " "Found entity 1: PC_Enable" {  } { { "../src/PC_Enable.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_1 " "Found entity 1: Mux_4_1" {  } { { "../src/Mux_4_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "../src/Mux_2_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085629990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085629990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx_Data rx_data Mem_Map_Controler.sv(19) " "Verilog HDL Declaration information at Mem_Map_Controler.sv(19): object \"Rx_Data\" differs only in case from object \"rx_data\" in the same scope" {  } { { "../src/Mem_Map_Controler.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681085630006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Map_Controler " "Found entity 1: Mem_Map_Controler" {  } { { "../src/Mem_Map_Controler.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630007 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "GPIO.sv(24) " "Verilog HDL Event Control warning at GPIO.sv(24): event expression is a constant" {  } { { "../src/GPIO.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv" 24 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "Analysis & Synthesis" 0 -1 1681085630021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/gpio.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/gpio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../src/GPIO.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv 1 0 " "Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit_enum (SystemVerilog) " "Found design unit 1: Control_Unit_enum (SystemVerilog)" {  } { { "../src/Control_Unit_enum.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Div " "Found entity 1: Clk_Div" {  } { { "../src/Clk_Div.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Clk_Div.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../src/ALU_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085630123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085630123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_count_enable_w UART_Tx.sv(44) " "Verilog HDL Implicit Net warning at UART_Tx.sv(44): created implicit net for \"bit_count_enable_w\"" {  } { { "../src/UART_Tx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085630125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "GPIO.sv(24) " "Verilog HDL or VHDL warning at GPIO.sv(24): conditional expression evaluates to a constant" {  } { { "../src/GPIO.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681085630132 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Multi_Cycle_1Hz.sv(46) " "Verilog HDL Instantiation warning at RISC_V_Multi_Cycle_1Hz.sv(46): instance has no name" {  } { { "../src/RISC_V_Multi_Cycle_1Hz.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle_1Hz.sv" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1681085630135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681085630581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V_Core RISC_V_Core:CORE " "Elaborating entity \"RISC_V_Core\" for hierarchy \"RISC_V_Core:CORE\"" {  } { { "../src/RISC_V_Single_Cycle.sv" "CORE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISC_V_Core:CORE\|Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"RISC_V_Core:CORE\|Control_Unit:CU\"" {  } { { "../src/RISC_V_Core.sv" "CU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Enable RISC_V_Core:CORE\|PC_Enable:PCE " "Elaborating entity \"PC_Enable\" for hierarchy \"RISC_V_Core:CORE\|PC_Enable:PCE\"" {  } { { "../src/RISC_V_Core.sv" "PCE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_PC RISC_V_Core:CORE\|Reg_PC:PCREG " "Elaborating entity \"Reg_PC\" for hierarchy \"RISC_V_Core:CORE\|Reg_PC:PCREG\"" {  } { { "../src/RISC_V_Core.sv" "PCREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder RISC_V_Core:CORE\|Adder:PCP4 " "Elaborating entity \"Adder\" for hierarchy \"RISC_V_Core:CORE\|Adder:PCP4\"" {  } { { "../src/RISC_V_Core.sv" "PCP4" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Mux_2_1:JALRMUX " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Mux_2_1:JALRMUX\"" {  } { { "../src/RISC_V_Core.sv" "JALRMUX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File RISC_V_Core:CORE\|Reg_File:REGFILE " "Elaborating entity \"Reg_File\" for hierarchy \"RISC_V_Core:CORE\|Reg_File:REGFILE\"" {  } { { "../src/RISC_V_Core.sv" "REGFILE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext_Unit RISC_V_Core:CORE\|Sign_Ext_Unit:SEU " "Elaborating entity \"Sign_Ext_Unit\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\"" {  } { { "../src/RISC_V_Core.sv" "SEU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1 RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12 " "Elaborating entity \"Mux_4_1\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\"" {  } { { "../src/Sign_Ext_Unit.sv" "MUX12" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\|Mux_2_1:M0 " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\|Mux_2_1:M0\"" {  } { { "../src/Mux_4_1.sv" "M0" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_2_1:MUX20 " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_2_1:MUX20\"" {  } { { "../src/Sign_Ext_Unit.sv" "MUX20" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE12 " "Elaborating entity \"Sign_Ext\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE12\"" {  } { { "../src/Sign_Ext_Unit.sv" "SE12" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE20 " "Elaborating entity \"Sign_Ext\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE20\"" {  } { { "../src/Sign_Ext_Unit.sv" "SE20" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Unit RISC_V_Core:CORE\|Shift_Unit:SU " "Elaborating entity \"Shift_Unit\" for hierarchy \"RISC_V_Core:CORE\|Shift_Unit:SU\"" {  } { { "../src/RISC_V_Core.sv" "SU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1 RISC_V_Core:CORE\|Shift_Unit:SU\|Mux_4_1:MUX " "Elaborating entity \"Mux_4_1\" for hierarchy \"RISC_V_Core:CORE\|Shift_Unit:SU\|Mux_4_1:MUX\"" {  } { { "../src/Shift_Unit.sv" "MUX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISC_V_Core:CORE\|ALU:ALURISCV " "Elaborating entity \"ALU\" for hierarchy \"RISC_V_Core:CORE\|ALU:ALURISCV\"" {  } { { "../src/RISC_V_Core.sv" "ALURISCV" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Map_Controler Mem_Map_Controler:MM " "Elaborating entity \"Mem_Map_Controler\" for hierarchy \"Mem_Map_Controler:MM\"" {  } { { "../src/RISC_V_Single_Cycle.sv" "MM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Single_Port ROM_Single_Port:ROM " "Elaborating entity \"ROM_Single_Port\" for hierarchy \"ROM_Single_Port:ROM\"" {  } { { "../src/RISC_V_Single_Cycle.sv" "ROM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631282 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "49 0 63 ROM_Single_Port.sv(19) " "Verilog HDL warning at ROM_Single_Port.sv(19): number of words (49) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681085631285 "|RISC_V_Single_Cycle|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM_Single_Port.sv(15) " "Net \"rom.data_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681085631302 "|RISC_V_Single_Cycle|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM_Single_Port.sv(15) " "Net \"rom.waddr_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681085631302 "|RISC_V_Single_Cycle|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM_Single_Port.sv(15) " "Net \"rom.we_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681085631302 "|RISC_V_Single_Cycle|ROM_Single_Port:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Single_Port RAM_Single_Port:RAM " "Elaborating entity \"RAM_Single_Port\" for hierarchy \"RAM_Single_Port:RAM\"" {  } { { "../src/RISC_V_Single_Cycle.sv" "RAM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631319 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 63 RAM_Single_Port.sv(22) " "Verilog HDL warning at RAM_Single_Port.sv(22): number of words (36) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681085631322 "|RISC_V_Single_Cycle|RAM_Single_Port:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:IO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:IO\"" {  } { { "../src/RISC_V_Single_Cycle.sv" "IO" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Full_Duplex UART_Full_Duplex:UART " "Elaborating entity \"UART_Full_Duplex\" for hierarchy \"UART_Full_Duplex:UART\"" {  } { { "../src/RISC_V_Single_Cycle.sv" "UART" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Single_Cycle.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Full_Duplex:UART\|Reg_Param:RXREG " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Full_Duplex:UART\|Reg_Param:RXREG\"" {  } { { "../src/UART_Full_Duplex.sv" "RXREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Full_Duplex:UART\|Reg_Param:RXRREG " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Full_Duplex:UART\|Reg_Param:RXRREG\"" {  } { { "../src/UART_Full_Duplex.sv" "RXRREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Full_Duplex:UART\|UART_Rx:RX " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\"" {  } { { "../src/UART_Full_Duplex.sv" "RX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_Full_Duplex:UART\|UART_Rx:RX\|FSM_UART_Rx:FSM " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|FSM_UART_Rx:FSM\"" {  } { { "../src/UART_Rx.sv" "FSM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_Full_Duplex:UART\|UART_Rx:RX\|Shift_Register_R_Param:SHIFT_REG " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|Shift_Register_R_Param:SHIFT_REG\"" {  } { { "../src/UART_Rx.sv" "SHIFT_REG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_Full_Duplex:UART\|UART_Rx:RX\|Bit_Rate_Pulse:BR_PULSE " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|Bit_Rate_Pulse:BR_PULSE\"" {  } { { "../src/UART_Rx.sv" "BR_PULSE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_Full_Duplex:UART\|UART_Rx:RX\|Counter_Param:COUNT_BITS " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|Counter_Param:COUNT_BITS\"" {  } { { "../src/UART_Rx.sv" "COUNT_BITS" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Full_Duplex:UART\|UART_Tx:TX " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:TX\"" {  } { { "../src/UART_Full_Duplex.sv" "TX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Tx UART_Full_Duplex:UART\|UART_Tx:TX\|FSM_UART_Tx:FSM_Tx " "Elaborating entity \"FSM_UART_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:TX\|FSM_UART_Tx:FSM_Tx\"" {  } { { "../src/UART_Tx.sv" "FSM_Tx" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_PISO_Param UART_Full_Duplex:UART\|UART_Tx:TX\|Shift_Register_PISO_Param:PISO " "Elaborating entity \"Shift_Register_PISO_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:TX\|Shift_Register_PISO_Param:PISO\"" {  } { { "../src/UART_Tx.sv" "PISO" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085631477 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[31\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[31\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[31\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[30\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[30\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[30\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[29\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[29\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[29\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[28\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[28\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[28\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[27\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[27\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[27\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[26\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[26\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[26\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[25\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[25\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[25\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[24\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[24\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[24\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[23\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[23\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[23\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[22\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[22\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[22\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[21\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[21\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[21\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[20\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[20\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[20\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[19\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[19\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[19\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[18\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[18\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[18\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[17\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[17\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[17\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[16\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[16\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[16\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[15\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[15\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[15\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[14\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[14\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[14\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[13\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[13\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[13\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[12\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[12\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[12\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[31\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[31\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[31\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[30\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[30\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[30\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[29\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[29\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[29\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[28\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[28\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[28\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[27\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[27\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[27\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[26\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[26\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[26\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[25\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[25\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[25\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[24\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[24\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[24\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[23\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[23\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[23\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[22\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[22\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[22\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[21\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[21\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[21\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[20\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[20\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[20\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681085631602 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1681085631602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac84 " "Found entity 1: altsyncram_ac84" {  } { { "db/altsyncram_ac84.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_ac84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085636822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085636822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085638001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085638001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085638180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085638180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_c9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085638453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085638453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085638941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085638941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_7vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085639213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085639213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085639405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085639405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085639460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085639460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085639539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085639539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085639627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085639627 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085640145 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681085640401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.09.19:14:03 Progress: Loading sld89fdeded/alt_sld_fab_wrapper_hw.tcl " "2023.04.09.19:14:03 Progress: Loading sld89fdeded/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085643846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085647159 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085647340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085650396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085650478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085650572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085650682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085650727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085650727 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681085651535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89fdeded/alt_sld_fab.v" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085651794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085651794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085651868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085651868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085651881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085651881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085651935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085651935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085652013 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085652013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085652013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681085652071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085652071 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_Single_Port:RAM\|ram " "RAM logic \"RAM_Single_Port:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/RAM_Single_Port.sv" "ram" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681085654582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_Single_Port:ROM\|rom " "RAM logic \"ROM_Single_Port:ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../src/ROM_Single_Port.sv" "rom" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1681085654582 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RISC_V_Core:CORE\|Reg_File:REGFILE\|registers " "RAM logic \"RISC_V_Core:CORE\|Reg_File:REGFILE\|registers\" is uninferred due to asynchronous read logic" {  } { { "../src/Reg_File.sv" "registers" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681085654582 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681085654582 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a96e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a96e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1681085654619 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1681085655252 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1681085655261 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681085657415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085660982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681085665962 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[3\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[3\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[3\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[2\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[2\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[2\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[1\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[1\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[1\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[8\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[8\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[8\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[0\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[0\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[0\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[7\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[7\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[7\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[6\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[6\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[6\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[5\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[5\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[5\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[4\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[4\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[4\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681085666177 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1681085666177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg " "Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085666708 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 189 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1681085668207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681085668366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681085668366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7356 " "Implemented 7356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681085670570 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681085670570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7243 " "Implemented 7243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681085670570 ""} { "Info" "ICUT_CUT_TM_RAMS" "78 " "Implemented 78 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681085670570 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1681085670570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681085670570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681085670610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  9 18:14:30 2023 " "Processing ended: Sun Apr  9 18:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681085670610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681085670610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681085670610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681085670610 ""}
