INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.srcs/sources_1/imports/new/decoder_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.srcs/sources_1/new/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab4_new/lab4/lab4.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
