// Seed: 3069460519
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri0 id_2
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    output logic id_12
);
  always @* begin : LABEL_0
    id_12 <= id_5;
    id_12 = -1;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
endmodule
