$comment
	File created using the following command:
		vcd file FSM_sequence_detactor.msim.vcd -direction
$end
$date
	Sat Mar 15 09:58:04 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FSM_sequence_detactor_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " letstart $end
$var wire 1 # y $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + y~output_o $end
$var wire 1 , clk~input_o $end
$var wire 1 - clk~inputclkctrl_outclk $end
$var wire 1 . letstart~input_o $end
$var wire 1 / Mux4~0_combout $end
$var wire 1 0 Mux4~1_combout $end
$var wire 1 1 Mux5~3_combout $end
$var wire 1 2 Mux5~4_combout $end
$var wire 1 3 Mux5~7_combout $end
$var wire 1 4 Mux1~0_combout $end
$var wire 1 5 Mux1~1_combout $end
$var wire 1 6 Mux3~0_combout $end
$var wire 1 7 Mux3~1_combout $end
$var wire 1 8 Mux2~0_combout $end
$var wire 1 9 Mux0~6_combout $end
$var wire 1 : Mux0~7_combout $end
$var wire 1 ; y~reg0_q $end
$var wire 1 < mystate [4] $end
$var wire 1 = mystate [3] $end
$var wire 1 > mystate [2] $end
$var wire 1 ? mystate [1] $end
$var wire 1 @ mystate [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
1/
00
11
02
03
04
05
06
07
08
09
0:
0;
0@
0?
0>
0=
0<
$end
#70000
1"
1.
0$
13
10
#100000
1!
1,
1-
1$
1@
1?
16
01
#180000
0"
0.
0$
17
00
#200000
0!
0,
0-
1$
#290000
1"
1.
0$
07
10
#300000
1!
1,
1-
1$
#400000
0!
0,
0-
0$
#500000
1!
1,
1-
1$
#560000
0"
0.
0$
17
00
#600000
0!
0,
0-
1$
#700000
1!
1,
1-
0$
1>
0?
06
11
0/
07
03
#800000
0!
0,
0-
1$
#900000
1!
1,
1-
0$
0>
0@
1/
#1000000
