#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 08 17:39:22 2017
# Process ID: 1752
# Log file: V:/EECS 700-FPGA/prj1/project_2/vivado.log
# Journal file: V:/EECS 700-FPGA/prj1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/prj1/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 729.176 ; gain = 157.148
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_awg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_awg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_awg
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_awg_behav xil_defaultlib.tb_awg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture tb of entity xil_defaultlib.tb_awg
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_awg_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 19:45:26 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_awg_behav -key {Behavioral:sim_1:Functional:tb_awg} -tclbatch {tb_awg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_awg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_awg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 753.117 ; gain = 0.531
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd} w ]
add_files {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:11:11 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:15:11 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:23:50 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:25:07 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:30:46 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:31:31 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:33:00 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:36:39 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ce'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ce'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step1'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step1'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step2'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step2'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step3'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step3'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step4'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'step4'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.375 ; gain = 347.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_awg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_awg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_awg
ERROR: [VRFC 10-1471] type error near led ; current type std_logic; expected type std_logic_vector [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:49]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:7]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:44:22 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
clear
invalid command name "clear"
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_awg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_awg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_awg
ERROR: [VRFC 10-1471] type error near led ; current type std_logic; expected type std_logic_vector [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:49]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:7]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_awg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_awg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_awg
ERROR: [VRFC 10-1471] type error near led ; current type std_logic; expected type std_logic_vector [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:49]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:7]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 20:53:07 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1514.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
ERROR: [VRFC 10-91] clk is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:50]
ERROR: [VRFC 10-91] clk is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:52]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:9]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 20:56:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.344 ; gain = 6.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 20:57:34 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 20:58:33 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:03:31 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.719 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:05:26 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:06:24 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
ERROR: [VRFC 10-1253] positional association cannot follow named association [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:46]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:9]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:10:05 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.719 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:12:10 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:14:41 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:18:10 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:21:19 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:26:54 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/awg_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:27:27 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:38:03 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:40:10 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
ERROR: [VRFC 10-91] reset is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:66]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:9]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:45:39 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:48:07 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 21:51:08 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 21:53:28 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.094 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/volsim.vhd} w ]
add_files -fileset sim_1 {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/volsim.vhd}}
update_compile_order -fileset sim_1
set_property top voltestbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 22:08:07 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 22:10:46 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 22:16:57 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 22:19:23 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.094 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 22:32:41 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 22:34:48 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
run 1us
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 22:46:56 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 22:49:03 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 22:51:01 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 23:08:07 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 23:15:25 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'awg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj awg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pdm
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot awg_tb_behav xil_defaultlib.awg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.pdm [pdm_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture bench of entity xil_defaultlib.awg_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot awg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 23:17:29 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "awg_tb_behav -key {Behavioral:sim_1:Functional:awg_tb} -tclbatch {awg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source awg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'awg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.094 ; gain = 0.000
