
Baremetal_RTC_Alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000099c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08000b24  08000b24  00001b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c00  08000c00  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000c00  08000c00  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000c00  08000c00  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c00  08000c00  00001c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c04  08000c04  00001c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000c08  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001c61  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005dc  00000000  00000000  00003c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000260  00000000  00000000  00004278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001b5  00000000  00000000  000044d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016a93  00000000  00000000  0000468d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000020f8  00000000  00000000  0001b120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1118  00000000  00000000  0001d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ce330  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000007bc  00000000  00000000  000ce374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  000ceb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b0c 	.word	0x08000b0c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000b0c 	.word	0x08000b0c

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <delay_ms>:
#define GPIOBEN   (1U<<1)
#define clock     16000000U
#define baud_rate 115200U

void delay_ms(uint32_t ms)
{
 8000204:	b480      	push	{r7}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    // crude delay loop, ~1ms per 16000 cycles @ 16MHz
    for(uint32_t i=0; i < (ms * 16000); i++)
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
 8000210:	e003      	b.n	800021a <delay_ms+0x16>
    {
        __NOP();
 8000212:	bf00      	nop
    for(uint32_t i=0; i < (ms * 16000); i++)
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	3301      	adds	r3, #1
 8000218:	60fb      	str	r3, [r7, #12]
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000220:	fb02 f303 	mul.w	r3, r2, r3
 8000224:	68fa      	ldr	r2, [r7, #12]
 8000226:	429a      	cmp	r2, r3
 8000228:	d3f3      	bcc.n	8000212 <delay_ms+0xe>
    }
}
 800022a:	bf00      	nop
 800022c:	bf00      	nop
 800022e:	3714      	adds	r7, #20
 8000230:	46bd      	mov	sp, r7
 8000232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000236:	4770      	bx	lr

08000238 <Buzzer_function>:


void Buzzer_function(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
    // Enable GPIOC clock
    RCC->AHB1ENR |= (1<<2);
 800023c:	4b11      	ldr	r3, [pc, #68]	@ (8000284 <Buzzer_function+0x4c>)
 800023e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000240:	4a10      	ldr	r2, [pc, #64]	@ (8000284 <Buzzer_function+0x4c>)
 8000242:	f043 0304 	orr.w	r3, r3, #4
 8000246:	6313      	str	r3, [r2, #48]	@ 0x30
    // GPIOC9 = output
    GPIOC->MODER |=  (1<<18);
 8000248:	4b0f      	ldr	r3, [pc, #60]	@ (8000288 <Buzzer_function+0x50>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a0e      	ldr	r2, [pc, #56]	@ (8000288 <Buzzer_function+0x50>)
 800024e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000252:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(1<<19);
 8000254:	4b0c      	ldr	r3, [pc, #48]	@ (8000288 <Buzzer_function+0x50>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a0b      	ldr	r2, [pc, #44]	@ (8000288 <Buzzer_function+0x50>)
 800025a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800025e:	6013      	str	r3, [r2, #0]

    // Toggle PC9
    GPIOC->ODR |= (1<<9);
 8000260:	4b09      	ldr	r3, [pc, #36]	@ (8000288 <Buzzer_function+0x50>)
 8000262:	695b      	ldr	r3, [r3, #20]
 8000264:	4a08      	ldr	r2, [pc, #32]	@ (8000288 <Buzzer_function+0x50>)
 8000266:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800026a:	6153      	str	r3, [r2, #20]
    delay_ms(1000);
 800026c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000270:	f7ff ffc8 	bl	8000204 <delay_ms>
    GPIOC->ODR &= ~(1<<9);
 8000274:	4b04      	ldr	r3, [pc, #16]	@ (8000288 <Buzzer_function+0x50>)
 8000276:	695b      	ldr	r3, [r3, #20]
 8000278:	4a03      	ldr	r2, [pc, #12]	@ (8000288 <Buzzer_function+0x50>)
 800027a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800027e:	6153      	str	r3, [r2, #20]
}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	40023800 	.word	0x40023800
 8000288:	40020800 	.word	0x40020800

0800028c <uart_tx_init>:

void uart_tx_init(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= GPIOAEN;
 8000290:	4b1b      	ldr	r3, [pc, #108]	@ (8000300 <uart_tx_init+0x74>)
 8000292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000294:	4a1a      	ldr	r2, [pc, #104]	@ (8000300 <uart_tx_init+0x74>)
 8000296:	f043 0301 	orr.w	r3, r3, #1
 800029a:	6313      	str	r3, [r2, #48]	@ 0x30

    // PA2 alternate function AF7
    GPIOA->MODER &= ~(3U << (2*2));
 800029c:	4b19      	ldr	r3, [pc, #100]	@ (8000304 <uart_tx_init+0x78>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a18      	ldr	r2, [pc, #96]	@ (8000304 <uart_tx_init+0x78>)
 80002a2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80002a6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2U << (2*2));
 80002a8:	4b16      	ldr	r3, [pc, #88]	@ (8000304 <uart_tx_init+0x78>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a15      	ldr	r2, [pc, #84]	@ (8000304 <uart_tx_init+0x78>)
 80002ae:	f043 0320 	orr.w	r3, r3, #32
 80002b2:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~(0xF << (4*2));
 80002b4:	4b13      	ldr	r3, [pc, #76]	@ (8000304 <uart_tx_init+0x78>)
 80002b6:	6a1b      	ldr	r3, [r3, #32]
 80002b8:	4a12      	ldr	r2, [pc, #72]	@ (8000304 <uart_tx_init+0x78>)
 80002ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80002be:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  (7   << (4*2));
 80002c0:	4b10      	ldr	r3, [pc, #64]	@ (8000304 <uart_tx_init+0x78>)
 80002c2:	6a1b      	ldr	r3, [r3, #32]
 80002c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000304 <uart_tx_init+0x78>)
 80002c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80002ca:	6213      	str	r3, [r2, #32]

    RCC->APB1ENR |= (1U<<17);
 80002cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000300 <uart_tx_init+0x74>)
 80002ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000300 <uart_tx_init+0x74>)
 80002d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002d6:	6413      	str	r3, [r2, #64]	@ 0x40

    USART2->BRR = (clock + (baud_rate/2U))/baud_rate;
 80002d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <uart_tx_init+0x7c>)
 80002da:	228b      	movs	r2, #139	@ 0x8b
 80002dc:	609a      	str	r2, [r3, #8]
    USART2->CR1 |= (1U<<3);   // TE
 80002de:	4b0a      	ldr	r3, [pc, #40]	@ (8000308 <uart_tx_init+0x7c>)
 80002e0:	68db      	ldr	r3, [r3, #12]
 80002e2:	4a09      	ldr	r2, [pc, #36]	@ (8000308 <uart_tx_init+0x7c>)
 80002e4:	f043 0308 	orr.w	r3, r3, #8
 80002e8:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= (1U<<13);  // UE
 80002ea:	4b07      	ldr	r3, [pc, #28]	@ (8000308 <uart_tx_init+0x7c>)
 80002ec:	68db      	ldr	r3, [r3, #12]
 80002ee:	4a06      	ldr	r2, [pc, #24]	@ (8000308 <uart_tx_init+0x7c>)
 80002f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002f4:	60d3      	str	r3, [r2, #12]
}
 80002f6:	bf00      	nop
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr
 8000300:	40023800 	.word	0x40023800
 8000304:	40020000 	.word	0x40020000
 8000308:	40004400 	.word	0x40004400

0800030c <uart_write>:

void uart_write(const char *ch)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
    int i=0;
 8000314:	2300      	movs	r3, #0
 8000316:	60fb      	str	r3, [r7, #12]
    while(ch[i] != '\0')
 8000318:	e00f      	b.n	800033a <uart_write+0x2e>
    {
        while(!(USART2->SR & (1U<<7))){};
 800031a:	bf00      	nop
 800031c:	4b0d      	ldr	r3, [pc, #52]	@ (8000354 <uart_write+0x48>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000324:	2b00      	cmp	r3, #0
 8000326:	d0f9      	beq.n	800031c <uart_write+0x10>
        USART2->DR = (ch[i] & 0xFF);
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	687a      	ldr	r2, [r7, #4]
 800032c:	4413      	add	r3, r2
 800032e:	781a      	ldrb	r2, [r3, #0]
 8000330:	4b08      	ldr	r3, [pc, #32]	@ (8000354 <uart_write+0x48>)
 8000332:	605a      	str	r2, [r3, #4]
        i++;
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	3301      	adds	r3, #1
 8000338:	60fb      	str	r3, [r7, #12]
    while(ch[i] != '\0')
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	687a      	ldr	r2, [r7, #4]
 800033e:	4413      	add	r3, r2
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d1e9      	bne.n	800031a <uart_write+0xe>
    }
}
 8000346:	bf00      	nop
 8000348:	bf00      	nop
 800034a:	3714      	adds	r7, #20
 800034c:	46bd      	mov	sp, r7
 800034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000352:	4770      	bx	lr
 8000354:	40004400 	.word	0x40004400

08000358 <uart_write_char>:

void uart_write_char(char c)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	4603      	mov	r3, r0
 8000360:	71fb      	strb	r3, [r7, #7]
    while(!(USART2->SR & (1U<<7))){};
 8000362:	bf00      	nop
 8000364:	4b07      	ldr	r3, [pc, #28]	@ (8000384 <uart_write_char+0x2c>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800036c:	2b00      	cmp	r3, #0
 800036e:	d0f9      	beq.n	8000364 <uart_write_char+0xc>
    USART2->DR = (c & 0xFF);
 8000370:	4a04      	ldr	r2, [pc, #16]	@ (8000384 <uart_write_char+0x2c>)
 8000372:	79fb      	ldrb	r3, [r7, #7]
 8000374:	6053      	str	r3, [r2, #4]
}
 8000376:	bf00      	nop
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	40004400 	.word	0x40004400

08000388 <uart_write_int>:

void uart_write_int(uint32_t num)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b088      	sub	sp, #32
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
    char buf[12];
    int i=0, j;
 8000390:	2300      	movs	r3, #0
 8000392:	61fb      	str	r3, [r7, #28]
    if(num == 0){ uart_write("0"); return; }
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d11d      	bne.n	80003d6 <uart_write_int+0x4e>
 800039a:	481e      	ldr	r0, [pc, #120]	@ (8000414 <uart_write_int+0x8c>)
 800039c:	f7ff ffb6 	bl	800030c <uart_write>
 80003a0:	e034      	b.n	800040c <uart_write_int+0x84>
    while(num > 0)
    {
        buf[i++] = (num % 10) + '0';
 80003a2:	6879      	ldr	r1, [r7, #4]
 80003a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000418 <uart_write_int+0x90>)
 80003a6:	fba3 2301 	umull	r2, r3, r3, r1
 80003aa:	08da      	lsrs	r2, r3, #3
 80003ac:	4613      	mov	r3, r2
 80003ae:	009b      	lsls	r3, r3, #2
 80003b0:	4413      	add	r3, r2
 80003b2:	005b      	lsls	r3, r3, #1
 80003b4:	1aca      	subs	r2, r1, r3
 80003b6:	b2d2      	uxtb	r2, r2
 80003b8:	69fb      	ldr	r3, [r7, #28]
 80003ba:	1c59      	adds	r1, r3, #1
 80003bc:	61f9      	str	r1, [r7, #28]
 80003be:	3230      	adds	r2, #48	@ 0x30
 80003c0:	b2d2      	uxtb	r2, r2
 80003c2:	3320      	adds	r3, #32
 80003c4:	443b      	add	r3, r7
 80003c6:	f803 2c14 	strb.w	r2, [r3, #-20]
        num /= 10;
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4a12      	ldr	r2, [pc, #72]	@ (8000418 <uart_write_int+0x90>)
 80003ce:	fba2 2303 	umull	r2, r3, r2, r3
 80003d2:	08db      	lsrs	r3, r3, #3
 80003d4:	607b      	str	r3, [r7, #4]
    while(num > 0)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d1e2      	bne.n	80003a2 <uart_write_int+0x1a>
    }
    for(j=i-1; j>=0; j--)
 80003dc:	69fb      	ldr	r3, [r7, #28]
 80003de:	3b01      	subs	r3, #1
 80003e0:	61bb      	str	r3, [r7, #24]
 80003e2:	e010      	b.n	8000406 <uart_write_int+0x7e>
    {
        while(!(USART2->SR & (1U<<7))){};
 80003e4:	bf00      	nop
 80003e6:	4b0d      	ldr	r3, [pc, #52]	@ (800041c <uart_write_int+0x94>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d0f9      	beq.n	80003e6 <uart_write_int+0x5e>
        USART2->DR = buf[j];
 80003f2:	f107 020c 	add.w	r2, r7, #12
 80003f6:	69bb      	ldr	r3, [r7, #24]
 80003f8:	4413      	add	r3, r2
 80003fa:	781a      	ldrb	r2, [r3, #0]
 80003fc:	4b07      	ldr	r3, [pc, #28]	@ (800041c <uart_write_int+0x94>)
 80003fe:	605a      	str	r2, [r3, #4]
    for(j=i-1; j>=0; j--)
 8000400:	69bb      	ldr	r3, [r7, #24]
 8000402:	3b01      	subs	r3, #1
 8000404:	61bb      	str	r3, [r7, #24]
 8000406:	69bb      	ldr	r3, [r7, #24]
 8000408:	2b00      	cmp	r3, #0
 800040a:	daeb      	bge.n	80003e4 <uart_write_int+0x5c>
    }
}
 800040c:	3720      	adds	r7, #32
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	08000b24 	.word	0x08000b24
 8000418:	cccccccd 	.word	0xcccccccd
 800041c:	40004400 	.word	0x40004400

08000420 <uart_write_2d>:

void uart_write_2d(uint8_t v)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	4603      	mov	r3, r0
 8000428:	71fb      	strb	r3, [r7, #7]
    uart_write_char((v/10) + '0');
 800042a:	79fb      	ldrb	r3, [r7, #7]
 800042c:	4a0e      	ldr	r2, [pc, #56]	@ (8000468 <uart_write_2d+0x48>)
 800042e:	fba2 2303 	umull	r2, r3, r2, r3
 8000432:	08db      	lsrs	r3, r3, #3
 8000434:	b2db      	uxtb	r3, r3
 8000436:	3330      	adds	r3, #48	@ 0x30
 8000438:	b2db      	uxtb	r3, r3
 800043a:	4618      	mov	r0, r3
 800043c:	f7ff ff8c 	bl	8000358 <uart_write_char>
    uart_write_char((v%10) + '0');
 8000440:	79fa      	ldrb	r2, [r7, #7]
 8000442:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <uart_write_2d+0x48>)
 8000444:	fba3 1302 	umull	r1, r3, r3, r2
 8000448:	08d9      	lsrs	r1, r3, #3
 800044a:	460b      	mov	r3, r1
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	440b      	add	r3, r1
 8000450:	005b      	lsls	r3, r3, #1
 8000452:	1ad3      	subs	r3, r2, r3
 8000454:	b2db      	uxtb	r3, r3
 8000456:	3330      	adds	r3, #48	@ 0x30
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4618      	mov	r0, r3
 800045c:	f7ff ff7c 	bl	8000358 <uart_write_char>
}
 8000460:	bf00      	nop
 8000462:	3708      	adds	r7, #8
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	cccccccd 	.word	0xcccccccd

0800046c <RTC_DisableWriteProtection>:


void RTC_DisableWriteProtection(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
    RTC->WPR = 0xCA;
 8000470:	4b05      	ldr	r3, [pc, #20]	@ (8000488 <RTC_DisableWriteProtection+0x1c>)
 8000472:	22ca      	movs	r2, #202	@ 0xca
 8000474:	625a      	str	r2, [r3, #36]	@ 0x24
    RTC->WPR = 0x53;
 8000476:	4b04      	ldr	r3, [pc, #16]	@ (8000488 <RTC_DisableWriteProtection+0x1c>)
 8000478:	2253      	movs	r2, #83	@ 0x53
 800047a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	40002800 	.word	0x40002800

0800048c <RTC_EnableWriteProtection>:
void RTC_EnableWriteProtection(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
    RTC->WPR = 0xFF;
 8000490:	4b03      	ldr	r3, [pc, #12]	@ (80004a0 <RTC_EnableWriteProtection+0x14>)
 8000492:	22ff      	movs	r2, #255	@ 0xff
 8000494:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000496:	bf00      	nop
 8000498:	46bd      	mov	sp, r7
 800049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049e:	4770      	bx	lr
 80004a0:	40002800 	.word	0x40002800

080004a4 <RTC_Clock_Init>:

void RTC_Clock_Init(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= (1U<<28);  // PWREN
 80004a8:	4b17      	ldr	r3, [pc, #92]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004ac:	4a16      	ldr	r2, [pc, #88]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b2:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= (1U<<8);        // DBP = 1
 80004b4:	4b15      	ldr	r3, [pc, #84]	@ (800050c <RTC_Clock_Init+0x68>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a14      	ldr	r2, [pc, #80]	@ (800050c <RTC_Clock_Init+0x68>)
 80004ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80004be:	6013      	str	r3, [r2, #0]

    RCC->BDCR |= (1U<<0);      // LSEON
 80004c0:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80004c4:	4a10      	ldr	r2, [pc, #64]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004c6:	f043 0301 	orr.w	r3, r3, #1
 80004ca:	6713      	str	r3, [r2, #112]	@ 0x70
    while(!(RCC->BDCR & (1U<<1))); // wait LSERDY
 80004cc:	bf00      	nop
 80004ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80004d2:	f003 0302 	and.w	r3, r3, #2
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d0f9      	beq.n	80004ce <RTC_Clock_Init+0x2a>

    RCC->BDCR &= ~((1U<<9)|(1U<<8));
 80004da:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80004de:	4a0a      	ldr	r2, [pc, #40]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80004e4:	6713      	str	r3, [r2, #112]	@ 0x70
    RCC->BDCR |= (1U<<8);      // RTCSEL = LSE
 80004e6:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80004ea:	4a07      	ldr	r2, [pc, #28]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80004f0:	6713      	str	r3, [r2, #112]	@ 0x70
    RCC->BDCR |= (1U<<15);     // RTCEN
 80004f2:	4b05      	ldr	r3, [pc, #20]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80004f6:	4a04      	ldr	r2, [pc, #16]	@ (8000508 <RTC_Clock_Init+0x64>)
 80004f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80004fc:	6713      	str	r3, [r2, #112]	@ 0x70
}
 80004fe:	bf00      	nop
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	40023800 	.word	0x40023800
 800050c:	40007000 	.word	0x40007000

08000510 <RTC_Init>:

void RTC_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
    RTC_DisableWriteProtection();
 8000514:	f7ff ffaa 	bl	800046c <RTC_DisableWriteProtection>
    RTC->ISR |= (1<<7);
 8000518:	4b13      	ldr	r3, [pc, #76]	@ (8000568 <RTC_Init+0x58>)
 800051a:	68db      	ldr	r3, [r3, #12]
 800051c:	4a12      	ldr	r2, [pc, #72]	@ (8000568 <RTC_Init+0x58>)
 800051e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000522:	60d3      	str	r3, [r2, #12]
    while(!(RTC->ISR & (1<<6)));
 8000524:	bf00      	nop
 8000526:	4b10      	ldr	r3, [pc, #64]	@ (8000568 <RTC_Init+0x58>)
 8000528:	68db      	ldr	r3, [r3, #12]
 800052a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800052e:	2b00      	cmp	r3, #0
 8000530:	d0f9      	beq.n	8000526 <RTC_Init+0x16>

    RTC->PRER = (127U<<16) | (255U<<0);  // 1Hz
 8000532:	4b0d      	ldr	r3, [pc, #52]	@ (8000568 <RTC_Init+0x58>)
 8000534:	4a0d      	ldr	r2, [pc, #52]	@ (800056c <RTC_Init+0x5c>)
 8000536:	611a      	str	r2, [r3, #16]
    RTC->CR  |= (1<<6); // 12h mode
 8000538:	4b0b      	ldr	r3, [pc, #44]	@ (8000568 <RTC_Init+0x58>)
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	4a0a      	ldr	r2, [pc, #40]	@ (8000568 <RTC_Init+0x58>)
 800053e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000542:	6093      	str	r3, [r2, #8]

    RTC->ISR &= ~(1<<7);
 8000544:	4b08      	ldr	r3, [pc, #32]	@ (8000568 <RTC_Init+0x58>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	4a07      	ldr	r2, [pc, #28]	@ (8000568 <RTC_Init+0x58>)
 800054a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800054e:	60d3      	str	r3, [r2, #12]
    while(RTC->ISR & (1<<6));
 8000550:	bf00      	nop
 8000552:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <RTC_Init+0x58>)
 8000554:	68db      	ldr	r3, [r3, #12]
 8000556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800055a:	2b00      	cmp	r3, #0
 800055c:	d1f9      	bne.n	8000552 <RTC_Init+0x42>
    RTC_EnableWriteProtection();
 800055e:	f7ff ff95 	bl	800048c <RTC_EnableWriteProtection>
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40002800 	.word	0x40002800
 800056c:	007f00ff 	.word	0x007f00ff

08000570 <RTC_Set_Time>:

void RTC_Set_Time(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    RTC_DisableWriteProtection();
 8000574:	f7ff ff7a 	bl	800046c <RTC_DisableWriteProtection>
    RTC->ISR |= (1<<7);
 8000578:	4b10      	ldr	r3, [pc, #64]	@ (80005bc <RTC_Set_Time+0x4c>)
 800057a:	68db      	ldr	r3, [r3, #12]
 800057c:	4a0f      	ldr	r2, [pc, #60]	@ (80005bc <RTC_Set_Time+0x4c>)
 800057e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000582:	60d3      	str	r3, [r2, #12]
    while(!(RTC->ISR & (1<<6)));
 8000584:	bf00      	nop
 8000586:	4b0d      	ldr	r3, [pc, #52]	@ (80005bc <RTC_Set_Time+0x4c>)
 8000588:	68db      	ldr	r3, [r3, #12]
 800058a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800058e:	2b00      	cmp	r3, #0
 8000590:	d0f9      	beq.n	8000586 <RTC_Set_Time+0x16>

    // 12:40:00 PM
    RTC->TR = (0x12<<16) | (0x40<<8) | (0x00<<0) | (1<<22);
 8000592:	4b0a      	ldr	r3, [pc, #40]	@ (80005bc <RTC_Set_Time+0x4c>)
 8000594:	4a0a      	ldr	r2, [pc, #40]	@ (80005c0 <RTC_Set_Time+0x50>)
 8000596:	601a      	str	r2, [r3, #0]

    RTC->ISR &= ~(1<<7);
 8000598:	4b08      	ldr	r3, [pc, #32]	@ (80005bc <RTC_Set_Time+0x4c>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	4a07      	ldr	r2, [pc, #28]	@ (80005bc <RTC_Set_Time+0x4c>)
 800059e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80005a2:	60d3      	str	r3, [r2, #12]
    while(RTC->ISR & (1<<6));
 80005a4:	bf00      	nop
 80005a6:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <RTC_Set_Time+0x4c>)
 80005a8:	68db      	ldr	r3, [r3, #12]
 80005aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d1f9      	bne.n	80005a6 <RTC_Set_Time+0x36>
    RTC_EnableWriteProtection();
 80005b2:	f7ff ff6b 	bl	800048c <RTC_EnableWriteProtection>
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40002800 	.word	0x40002800
 80005c0:	00524000 	.word	0x00524000

080005c4 <RTC_Set_Date>:

void RTC_Set_Date(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
    RTC_DisableWriteProtection();
 80005c8:	f7ff ff50 	bl	800046c <RTC_DisableWriteProtection>
    RTC->ISR |= (1<<7);
 80005cc:	4b10      	ldr	r3, [pc, #64]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	4a0f      	ldr	r2, [pc, #60]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d6:	60d3      	str	r3, [r2, #12]
    while(!(RTC->ISR & (1<<6)));
 80005d8:	bf00      	nop
 80005da:	4b0d      	ldr	r3, [pc, #52]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005dc:	68db      	ldr	r3, [r3, #12]
 80005de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0f9      	beq.n	80005da <RTC_Set_Date+0x16>

    // Saturday, 13/09/25
    RTC->DR = (0x25<<16) | (6<<13) | (0x09<<8) | (0x13<<0);
 80005e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <RTC_Set_Date+0x50>)
 80005ea:	605a      	str	r2, [r3, #4]

    RTC->ISR &= ~(1<<7);
 80005ec:	4b08      	ldr	r3, [pc, #32]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	4a07      	ldr	r2, [pc, #28]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80005f6:	60d3      	str	r3, [r2, #12]
    while(RTC->ISR & (1<<6));
 80005f8:	bf00      	nop
 80005fa:	4b05      	ldr	r3, [pc, #20]	@ (8000610 <RTC_Set_Date+0x4c>)
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1f9      	bne.n	80005fa <RTC_Set_Date+0x36>
    RTC_EnableWriteProtection();
 8000606:	f7ff ff41 	bl	800048c <RTC_EnableWriteProtection>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40002800 	.word	0x40002800
 8000614:	0025c913 	.word	0x0025c913

08000618 <BCD2DEC>:

static uint8_t BCD2DEC(uint8_t bcd)
{
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4)*10) + (bcd & 0xF);
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	091b      	lsrs	r3, r3, #4
 8000626:	b2db      	uxtb	r3, r3
 8000628:	461a      	mov	r2, r3
 800062a:	0092      	lsls	r2, r2, #2
 800062c:	4413      	add	r3, r2
 800062e:	005b      	lsls	r3, r3, #1
 8000630:	b2da      	uxtb	r2, r3
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	f003 030f 	and.w	r3, r3, #15
 8000638:	b2db      	uxtb	r3, r3
 800063a:	4413      	add	r3, r2
 800063c:	b2db      	uxtb	r3, r3
}
 800063e:	4618      	mov	r0, r3
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
	...

0800064c <RTC_Read_Print>:

void RTC_Read_Print(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
    uint32_t tr = RTC->TR;
 8000652:	4b4b      	ldr	r3, [pc, #300]	@ (8000780 <RTC_Read_Print+0x134>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	60fb      	str	r3, [r7, #12]
    uint32_t dr = RTC->DR;
 8000658:	4b49      	ldr	r3, [pc, #292]	@ (8000780 <RTC_Read_Print+0x134>)
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	60bb      	str	r3, [r7, #8]

    uint8_t sec  = BCD2DEC(tr & 0x7F);
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	b2db      	uxtb	r3, r3
 8000662:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000666:	b2db      	uxtb	r3, r3
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffd5 	bl	8000618 <BCD2DEC>
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
    uint8_t min  = BCD2DEC((tr >> 8) & 0x7F);
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	0a1b      	lsrs	r3, r3, #8
 8000676:	b2db      	uxtb	r3, r3
 8000678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800067c:	b2db      	uxtb	r3, r3
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff ffca 	bl	8000618 <BCD2DEC>
 8000684:	4603      	mov	r3, r0
 8000686:	71bb      	strb	r3, [r7, #6]
    uint8_t hour = BCD2DEC((tr >> 16) & 0x3F);
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	0c1b      	lsrs	r3, r3, #16
 800068c:	b2db      	uxtb	r3, r3
 800068e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000692:	b2db      	uxtb	r3, r3
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff ffbf 	bl	8000618 <BCD2DEC>
 800069a:	4603      	mov	r3, r0
 800069c:	717b      	strb	r3, [r7, #5]
    uint8_t pm   = (tr >> 22) & 1;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	0d9b      	lsrs	r3, r3, #22
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	f003 0301 	and.w	r3, r3, #1
 80006a8:	713b      	strb	r3, [r7, #4]
    uint8_t date = BCD2DEC(dr & 0x3F);
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ffaf 	bl	8000618 <BCD2DEC>
 80006ba:	4603      	mov	r3, r0
 80006bc:	70fb      	strb	r3, [r7, #3]
    uint8_t mon  = BCD2DEC((dr >> 8) & 0x1F);
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	0a1b      	lsrs	r3, r3, #8
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	f003 031f 	and.w	r3, r3, #31
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ffa4 	bl	8000618 <BCD2DEC>
 80006d0:	4603      	mov	r3, r0
 80006d2:	70bb      	strb	r3, [r7, #2]
    uint8_t year = BCD2DEC((dr >> 16) & 0xFF);
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	0c1b      	lsrs	r3, r3, #16
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff ff9c 	bl	8000618 <BCD2DEC>
 80006e0:	4603      	mov	r3, r0
 80006e2:	707b      	strb	r3, [r7, #1]
    uint8_t wday = (dr >> 13) & 0x7;
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	0b5b      	lsrs	r3, r3, #13
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f003 0307 	and.w	r3, r3, #7
 80006ee:	703b      	strb	r3, [r7, #0]

    uart_write("Time: ");
 80006f0:	4824      	ldr	r0, [pc, #144]	@ (8000784 <RTC_Read_Print+0x138>)
 80006f2:	f7ff fe0b 	bl	800030c <uart_write>
    uart_write_2d(hour); uart_write(":");
 80006f6:	797b      	ldrb	r3, [r7, #5]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff fe91 	bl	8000420 <uart_write_2d>
 80006fe:	4822      	ldr	r0, [pc, #136]	@ (8000788 <RTC_Read_Print+0x13c>)
 8000700:	f7ff fe04 	bl	800030c <uart_write>
    uart_write_2d(min);  uart_write(":");
 8000704:	79bb      	ldrb	r3, [r7, #6]
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff fe8a 	bl	8000420 <uart_write_2d>
 800070c:	481e      	ldr	r0, [pc, #120]	@ (8000788 <RTC_Read_Print+0x13c>)
 800070e:	f7ff fdfd 	bl	800030c <uart_write>
    uart_write_2d(sec);
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff fe83 	bl	8000420 <uart_write_2d>
    if(pm) uart_write(" PM"); else uart_write(" AM");
 800071a:	793b      	ldrb	r3, [r7, #4]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d003      	beq.n	8000728 <RTC_Read_Print+0xdc>
 8000720:	481a      	ldr	r0, [pc, #104]	@ (800078c <RTC_Read_Print+0x140>)
 8000722:	f7ff fdf3 	bl	800030c <uart_write>
 8000726:	e002      	b.n	800072e <RTC_Read_Print+0xe2>
 8000728:	4819      	ldr	r0, [pc, #100]	@ (8000790 <RTC_Read_Print+0x144>)
 800072a:	f7ff fdef 	bl	800030c <uart_write>
    uart_write("\r\n");
 800072e:	4819      	ldr	r0, [pc, #100]	@ (8000794 <RTC_Read_Print+0x148>)
 8000730:	f7ff fdec 	bl	800030c <uart_write>

    uart_write("Date: ");
 8000734:	4818      	ldr	r0, [pc, #96]	@ (8000798 <RTC_Read_Print+0x14c>)
 8000736:	f7ff fde9 	bl	800030c <uart_write>
    uart_write_2d(date); uart_write("/");
 800073a:	78fb      	ldrb	r3, [r7, #3]
 800073c:	4618      	mov	r0, r3
 800073e:	f7ff fe6f 	bl	8000420 <uart_write_2d>
 8000742:	4816      	ldr	r0, [pc, #88]	@ (800079c <RTC_Read_Print+0x150>)
 8000744:	f7ff fde2 	bl	800030c <uart_write>
    uart_write_2d(mon); uart_write("/");
 8000748:	78bb      	ldrb	r3, [r7, #2]
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff fe68 	bl	8000420 <uart_write_2d>
 8000750:	4812      	ldr	r0, [pc, #72]	@ (800079c <RTC_Read_Print+0x150>)
 8000752:	f7ff fddb 	bl	800030c <uart_write>
    uart_write("20"); uart_write_2d(year);
 8000756:	4812      	ldr	r0, [pc, #72]	@ (80007a0 <RTC_Read_Print+0x154>)
 8000758:	f7ff fdd8 	bl	800030c <uart_write>
 800075c:	787b      	ldrb	r3, [r7, #1]
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe5e 	bl	8000420 <uart_write_2d>
    uart_write("  WDay=");
 8000764:	480f      	ldr	r0, [pc, #60]	@ (80007a4 <RTC_Read_Print+0x158>)
 8000766:	f7ff fdd1 	bl	800030c <uart_write>
    uart_write_int(wday);
 800076a:	783b      	ldrb	r3, [r7, #0]
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff fe0b 	bl	8000388 <uart_write_int>
    uart_write("\r\n");
 8000772:	4808      	ldr	r0, [pc, #32]	@ (8000794 <RTC_Read_Print+0x148>)
 8000774:	f7ff fdca 	bl	800030c <uart_write>
}
 8000778:	bf00      	nop
 800077a:	3710      	adds	r7, #16
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40002800 	.word	0x40002800
 8000784:	08000b28 	.word	0x08000b28
 8000788:	08000b30 	.word	0x08000b30
 800078c:	08000b34 	.word	0x08000b34
 8000790:	08000b38 	.word	0x08000b38
 8000794:	08000b3c 	.word	0x08000b3c
 8000798:	08000b40 	.word	0x08000b40
 800079c:	08000b48 	.word	0x08000b48
 80007a0:	08000b4c 	.word	0x08000b4c
 80007a4:	08000b50 	.word	0x08000b50

080007a8 <RTC_Alarm>:

void RTC_Alarm(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
    RTC_DisableWriteProtection();
 80007ac:	f7ff fe5e 	bl	800046c <RTC_DisableWriteProtection>

    RTC->CR &= ~(1<<8);           // disable Alarm A
 80007b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000868 <RTC_Alarm+0xc0>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	4a2c      	ldr	r2, [pc, #176]	@ (8000868 <RTC_Alarm+0xc0>)
 80007b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007ba:	6093      	str	r3, [r2, #8]
    while(!(RTC->ISR & (1<<0)));  // wait ALRAWF
 80007bc:	bf00      	nop
 80007be:	4b2a      	ldr	r3, [pc, #168]	@ (8000868 <RTC_Alarm+0xc0>)
 80007c0:	68db      	ldr	r3, [r3, #12]
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d0f9      	beq.n	80007be <RTC_Alarm+0x16>

    RTC->ALRMAR = 0;
 80007ca:	4b27      	ldr	r3, [pc, #156]	@ (8000868 <RTC_Alarm+0xc0>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	61da      	str	r2, [r3, #28]
    RTC->ALRMAR |= (1<<7);   // Seconds Mask
 80007d0:	4b25      	ldr	r3, [pc, #148]	@ (8000868 <RTC_Alarm+0xc0>)
 80007d2:	69db      	ldr	r3, [r3, #28]
 80007d4:	4a24      	ldr	r2, [pc, #144]	@ (8000868 <RTC_Alarm+0xc0>)
 80007d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007da:	61d3      	str	r3, [r2, #28]
    RTC->ALRMAR |= (0x41 << 8);   // Minutes = 41
 80007dc:	4b22      	ldr	r3, [pc, #136]	@ (8000868 <RTC_Alarm+0xc0>)
 80007de:	69db      	ldr	r3, [r3, #28]
 80007e0:	4a21      	ldr	r2, [pc, #132]	@ (8000868 <RTC_Alarm+0xc0>)
 80007e2:	f443 4382 	orr.w	r3, r3, #16640	@ 0x4100
 80007e6:	61d3      	str	r3, [r2, #28]
    RTC->ALRMAR |= (0x12 << 16);  // Hours = 12
 80007e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000868 <RTC_Alarm+0xc0>)
 80007ea:	69db      	ldr	r3, [r3, #28]
 80007ec:	4a1e      	ldr	r2, [pc, #120]	@ (8000868 <RTC_Alarm+0xc0>)
 80007ee:	f443 1390 	orr.w	r3, r3, #1179648	@ 0x120000
 80007f2:	61d3      	str	r3, [r2, #28]
    RTC->ALRMAR |= (1<<22);       // PM
 80007f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000868 <RTC_Alarm+0xc0>)
 80007f6:	69db      	ldr	r3, [r3, #28]
 80007f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000868 <RTC_Alarm+0xc0>)
 80007fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007fe:	61d3      	str	r3, [r2, #28]
    RTC->ALRMAR |= (1<<31);       // Date mask
 8000800:	4b19      	ldr	r3, [pc, #100]	@ (8000868 <RTC_Alarm+0xc0>)
 8000802:	69db      	ldr	r3, [r3, #28]
 8000804:	4a18      	ldr	r2, [pc, #96]	@ (8000868 <RTC_Alarm+0xc0>)
 8000806:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800080a:	61d3      	str	r3, [r2, #28]

    // Enable Alarm A interrupt
    RTC->CR |= (1<<12);   // ALRAIE = 1
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <RTC_Alarm+0xc0>)
 800080e:	689b      	ldr	r3, [r3, #8]
 8000810:	4a15      	ldr	r2, [pc, #84]	@ (8000868 <RTC_Alarm+0xc0>)
 8000812:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000816:	6093      	str	r3, [r2, #8]
    RTC->CR |= (1<<8);    // ALRAE  = 1
 8000818:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <RTC_Alarm+0xc0>)
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	4a12      	ldr	r2, [pc, #72]	@ (8000868 <RTC_Alarm+0xc0>)
 800081e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000822:	6093      	str	r3, [r2, #8]

    // Clear any pending AlarmA flag
    RTC->ISR &= ~(1<<8);  // clear ALRAF
 8000824:	4b10      	ldr	r3, [pc, #64]	@ (8000868 <RTC_Alarm+0xc0>)
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	4a0f      	ldr	r2, [pc, #60]	@ (8000868 <RTC_Alarm+0xc0>)
 800082a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800082e:	60d3      	str	r3, [r2, #12]
    EXTI->PR  |= (1<<17); // clear EXTI17 pending
 8000830:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <RTC_Alarm+0xc4>)
 8000832:	695b      	ldr	r3, [r3, #20]
 8000834:	4a0d      	ldr	r2, [pc, #52]	@ (800086c <RTC_Alarm+0xc4>)
 8000836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800083a:	6153      	str	r3, [r2, #20]

    // Enable EXTI line 17
    EXTI->IMR  |= (1<<17);
 800083c:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <RTC_Alarm+0xc4>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a0a      	ldr	r2, [pc, #40]	@ (800086c <RTC_Alarm+0xc4>)
 8000842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000846:	6013      	str	r3, [r2, #0]
    EXTI->RTSR |= (1<<17);
 8000848:	4b08      	ldr	r3, [pc, #32]	@ (800086c <RTC_Alarm+0xc4>)
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	4a07      	ldr	r2, [pc, #28]	@ (800086c <RTC_Alarm+0xc4>)
 800084e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000852:	6093      	str	r3, [r2, #8]

    // Enable NVIC IRQ
    NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000854:	2029      	movs	r0, #41	@ 0x29
 8000856:	f7ff fcb7 	bl	80001c8 <__NVIC_EnableIRQ>

    RTC_EnableWriteProtection();
 800085a:	f7ff fe17 	bl	800048c <RTC_EnableWriteProtection>
    uart_write("RTC Alarm set at 12:41:00 PM\r\n");
 800085e:	4804      	ldr	r0, [pc, #16]	@ (8000870 <RTC_Alarm+0xc8>)
 8000860:	f7ff fd54 	bl	800030c <uart_write>
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40002800 	.word	0x40002800
 800086c:	40013c00 	.word	0x40013c00
 8000870:	08000b58 	.word	0x08000b58

08000874 <EXTI_Init>:


void EXTI_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= GPIOBEN;
 8000878:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <EXTI_Init+0x7c>)
 800087a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087c:	4a1c      	ldr	r2, [pc, #112]	@ (80008f0 <EXTI_Init+0x7c>)
 800087e:	f043 0302 	orr.w	r3, r3, #2
 8000882:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= (1U<<14);
 8000884:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <EXTI_Init+0x7c>)
 8000886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000888:	4a19      	ldr	r2, [pc, #100]	@ (80008f0 <EXTI_Init+0x7c>)
 800088a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800088e:	6453      	str	r3, [r2, #68]	@ 0x44

    GPIOB->MODER &= ~(3U << (4*2));
 8000890:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <EXTI_Init+0x80>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a17      	ldr	r2, [pc, #92]	@ (80008f4 <EXTI_Init+0x80>)
 8000896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800089a:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(3U << (4*2));
 800089c:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <EXTI_Init+0x80>)
 800089e:	68db      	ldr	r3, [r3, #12]
 80008a0:	4a14      	ldr	r2, [pc, #80]	@ (80008f4 <EXTI_Init+0x80>)
 80008a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80008a6:	60d3      	str	r3, [r2, #12]

    SYSCFG->EXTICR[1] &= ~(0xF << 0);
 80008a8:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <EXTI_Init+0x84>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	4a12      	ldr	r2, [pc, #72]	@ (80008f8 <EXTI_Init+0x84>)
 80008ae:	f023 030f 	bic.w	r3, r3, #15
 80008b2:	60d3      	str	r3, [r2, #12]
    SYSCFG->EXTICR[1] |=  (0x1 << 0);
 80008b4:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <EXTI_Init+0x84>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	4a0f      	ldr	r2, [pc, #60]	@ (80008f8 <EXTI_Init+0x84>)
 80008ba:	f043 0301 	orr.w	r3, r3, #1
 80008be:	60d3      	str	r3, [r2, #12]

    EXTI->IMR  |= (1U<<4);
 80008c0:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <EXTI_Init+0x88>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a0d      	ldr	r2, [pc, #52]	@ (80008fc <EXTI_Init+0x88>)
 80008c6:	f043 0310 	orr.w	r3, r3, #16
 80008ca:	6013      	str	r3, [r2, #0]
    EXTI->FTSR |= (1U<<4);
 80008cc:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <EXTI_Init+0x88>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	4a0a      	ldr	r2, [pc, #40]	@ (80008fc <EXTI_Init+0x88>)
 80008d2:	f043 0310 	orr.w	r3, r3, #16
 80008d6:	60d3      	str	r3, [r2, #12]

    EXTI->PR   |= (1U<<4) ;
 80008d8:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <EXTI_Init+0x88>)
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <EXTI_Init+0x88>)
 80008de:	f043 0310 	orr.w	r3, r3, #16
 80008e2:	6153      	str	r3, [r2, #20]

    NVIC_EnableIRQ(EXTI4_IRQn);
 80008e4:	200a      	movs	r0, #10
 80008e6:	f7ff fc6f 	bl	80001c8 <__NVIC_EnableIRQ>
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800
 80008f4:	40020400 	.word	0x40020400
 80008f8:	40013800 	.word	0x40013800
 80008fc:	40013c00 	.word	0x40013c00

08000900 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1U<<4))
 8000904:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <EXTI4_IRQHandler+0x28>)
 8000906:	695b      	ldr	r3, [r3, #20]
 8000908:	f003 0310 	and.w	r3, r3, #16
 800090c:	2b00      	cmp	r3, #0
 800090e:	d009      	beq.n	8000924 <EXTI4_IRQHandler+0x24>
    {
        EXTI->PR |= (1U<<4);  // clear pending
 8000910:	4b05      	ldr	r3, [pc, #20]	@ (8000928 <EXTI4_IRQHandler+0x28>)
 8000912:	695b      	ldr	r3, [r3, #20]
 8000914:	4a04      	ldr	r2, [pc, #16]	@ (8000928 <EXTI4_IRQHandler+0x28>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	6153      	str	r3, [r2, #20]
        RTC_Read_Print();
 800091c:	f7ff fe96 	bl	800064c <RTC_Read_Print>
        RTC_Alarm();          // set alarm after button press
 8000920:	f7ff ff42 	bl	80007a8 <RTC_Alarm>
    }
}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40013c00 	.word	0x40013c00

0800092c <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
    if (RTC->ISR & (1<<8))
 8000930:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <RTC_Alarm_IRQHandler+0x38>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000938:	2b00      	cmp	r3, #0
 800093a:	d010      	beq.n	800095e <RTC_Alarm_IRQHandler+0x32>
    {
        RTC->ISR &= ~(1<<8);  // clear ALRAF
 800093c:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <RTC_Alarm_IRQHandler+0x38>)
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	4a08      	ldr	r2, [pc, #32]	@ (8000964 <RTC_Alarm_IRQHandler+0x38>)
 8000942:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000946:	60d3      	str	r3, [r2, #12]
        EXTI->PR |= (1U<<17);
 8000948:	4b07      	ldr	r3, [pc, #28]	@ (8000968 <RTC_Alarm_IRQHandler+0x3c>)
 800094a:	695b      	ldr	r3, [r3, #20]
 800094c:	4a06      	ldr	r2, [pc, #24]	@ (8000968 <RTC_Alarm_IRQHandler+0x3c>)
 800094e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000952:	6153      	str	r3, [r2, #20]
        uart_write("RTC Alarm Triggered!\r\n");
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <RTC_Alarm_IRQHandler+0x40>)
 8000956:	f7ff fcd9 	bl	800030c <uart_write>
        Buzzer_function();
 800095a:	f7ff fc6d 	bl	8000238 <Buzzer_function>
    }
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40002800 	.word	0x40002800
 8000968:	40013c00 	.word	0x40013c00
 800096c:	08000b78 	.word	0x08000b78

08000970 <main>:

int main(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
    uart_tx_init();
 8000974:	f7ff fc8a 	bl	800028c <uart_tx_init>
    uart_write("UART init\r\n");
 8000978:	480d      	ldr	r0, [pc, #52]	@ (80009b0 <main+0x40>)
 800097a:	f7ff fcc7 	bl	800030c <uart_write>

    RTC_Clock_Init();
 800097e:	f7ff fd91 	bl	80004a4 <RTC_Clock_Init>
    uart_write("RTC clock OK\r\n");
 8000982:	480c      	ldr	r0, [pc, #48]	@ (80009b4 <main+0x44>)
 8000984:	f7ff fcc2 	bl	800030c <uart_write>

    RTC_Init();
 8000988:	f7ff fdc2 	bl	8000510 <RTC_Init>
    uart_write("RTC init OK\r\n");
 800098c:	480a      	ldr	r0, [pc, #40]	@ (80009b8 <main+0x48>)
 800098e:	f7ff fcbd 	bl	800030c <uart_write>

    RTC_Set_Time();
 8000992:	f7ff fded 	bl	8000570 <RTC_Set_Time>
    RTC_Set_Date();
 8000996:	f7ff fe15 	bl	80005c4 <RTC_Set_Date>
    uart_write("RTC set Time/Date\r\n");
 800099a:	4808      	ldr	r0, [pc, #32]	@ (80009bc <main+0x4c>)
 800099c:	f7ff fcb6 	bl	800030c <uart_write>

    EXTI_Init();
 80009a0:	f7ff ff68 	bl	8000874 <EXTI_Init>
    uart_write("EXTI PB4 ready - press button to print RTC\r\n");
 80009a4:	4806      	ldr	r0, [pc, #24]	@ (80009c0 <main+0x50>)
 80009a6:	f7ff fcb1 	bl	800030c <uart_write>

    while(1)
 80009aa:	bf00      	nop
 80009ac:	e7fd      	b.n	80009aa <main+0x3a>
 80009ae:	bf00      	nop
 80009b0:	08000b90 	.word	0x08000b90
 80009b4:	08000b9c 	.word	0x08000b9c
 80009b8:	08000bac 	.word	0x08000bac
 80009bc:	08000bbc 	.word	0x08000bbc
 80009c0:	08000bd0 	.word	0x08000bd0

080009c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <NMI_Handler+0x4>

080009cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <HardFault_Handler+0x4>

080009d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <MemManage_Handler+0x4>

080009dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <BusFault_Handler+0x4>

080009e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <UsageFault_Handler+0x4>

080009ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr

08000a16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a1a:	f000 f83f 	bl	8000a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
	...

08000a24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <SystemInit+0x20>)
 8000a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a2e:	4a05      	ldr	r2, [pc, #20]	@ (8000a44 <SystemInit+0x20>)
 8000a30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	e000ed00 	.word	0xe000ed00

08000a48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a4c:	f7ff ffea 	bl	8000a24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a50:	480c      	ldr	r0, [pc, #48]	@ (8000a84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a52:	490d      	ldr	r1, [pc, #52]	@ (8000a88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a54:	4a0d      	ldr	r2, [pc, #52]	@ (8000a8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a58:	e002      	b.n	8000a60 <LoopCopyDataInit>

08000a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5e:	3304      	adds	r3, #4

08000a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a64:	d3f9      	bcc.n	8000a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a66:	4a0a      	ldr	r2, [pc, #40]	@ (8000a90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a68:	4c0a      	ldr	r4, [pc, #40]	@ (8000a94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a6c:	e001      	b.n	8000a72 <LoopFillZerobss>

08000a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a70:	3204      	adds	r2, #4

08000a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a74:	d3fb      	bcc.n	8000a6e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000a76:	f000 f825 	bl	8000ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a7a:	f7ff ff79 	bl	8000970 <main>
  bx  lr    
 8000a7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a88:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000a8c:	08000c08 	.word	0x08000c08
  ldr r2, =_sbss
 8000a90:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000a94:	20000024 	.word	0x20000024

08000a98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a98:	e7fe      	b.n	8000a98 <ADC_IRQHandler>
	...

08000a9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <HAL_IncTick+0x20>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <HAL_IncTick+0x24>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4413      	add	r3, r2
 8000aac:	4a04      	ldr	r2, [pc, #16]	@ (8000ac0 <HAL_IncTick+0x24>)
 8000aae:	6013      	str	r3, [r2, #0]
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000000 	.word	0x20000000
 8000ac0:	20000020 	.word	0x20000020

08000ac4 <__libc_init_array>:
 8000ac4:	b570      	push	{r4, r5, r6, lr}
 8000ac6:	4d0d      	ldr	r5, [pc, #52]	@ (8000afc <__libc_init_array+0x38>)
 8000ac8:	4c0d      	ldr	r4, [pc, #52]	@ (8000b00 <__libc_init_array+0x3c>)
 8000aca:	1b64      	subs	r4, r4, r5
 8000acc:	10a4      	asrs	r4, r4, #2
 8000ace:	2600      	movs	r6, #0
 8000ad0:	42a6      	cmp	r6, r4
 8000ad2:	d109      	bne.n	8000ae8 <__libc_init_array+0x24>
 8000ad4:	4d0b      	ldr	r5, [pc, #44]	@ (8000b04 <__libc_init_array+0x40>)
 8000ad6:	4c0c      	ldr	r4, [pc, #48]	@ (8000b08 <__libc_init_array+0x44>)
 8000ad8:	f000 f818 	bl	8000b0c <_init>
 8000adc:	1b64      	subs	r4, r4, r5
 8000ade:	10a4      	asrs	r4, r4, #2
 8000ae0:	2600      	movs	r6, #0
 8000ae2:	42a6      	cmp	r6, r4
 8000ae4:	d105      	bne.n	8000af2 <__libc_init_array+0x2e>
 8000ae6:	bd70      	pop	{r4, r5, r6, pc}
 8000ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000aec:	4798      	blx	r3
 8000aee:	3601      	adds	r6, #1
 8000af0:	e7ee      	b.n	8000ad0 <__libc_init_array+0xc>
 8000af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000af6:	4798      	blx	r3
 8000af8:	3601      	adds	r6, #1
 8000afa:	e7f2      	b.n	8000ae2 <__libc_init_array+0x1e>
 8000afc:	08000c00 	.word	0x08000c00
 8000b00:	08000c00 	.word	0x08000c00
 8000b04:	08000c00 	.word	0x08000c00
 8000b08:	08000c04 	.word	0x08000c04

08000b0c <_init>:
 8000b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b0e:	bf00      	nop
 8000b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b12:	bc08      	pop	{r3}
 8000b14:	469e      	mov	lr, r3
 8000b16:	4770      	bx	lr

08000b18 <_fini>:
 8000b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b1a:	bf00      	nop
 8000b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b1e:	bc08      	pop	{r3}
 8000b20:	469e      	mov	lr, r3
 8000b22:	4770      	bx	lr
