INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/R1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R1
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/hdl/R1.v:34]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/hdl/R1.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v:56]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/pc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/ir_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROW
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v:56]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COL
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v:57]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/MDR_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/imem_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/alu_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_0_0/sim/design_1_R1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_2_0/sim/design_1_R1_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_3_0/sim/design_1_R1_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_4_0/sim/design_1_R1_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_5_0/sim/design_1_R1_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_8_0/sim/design_1_R1_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_9_0/sim/design_1_R1_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_R1_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MAR_0_0/sim/design_1_MAR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MAR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ir_module_0_0/sim/design_1_ir_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ir_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_cu_0_0/sim/design_1_cu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clockgen_0_0/sim/design_1_clockgen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clockgen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ROW_0_0/sim/design_1_ROW_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ROW_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_COL_0_0/sim/design_1_COL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_COL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MDR_Mux_0_0/sim/design_1_MDR_Mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MDR_Mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_Decoder_0_0/sim/design_1_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_ram_1_0/sim/design_1_data_ram_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_ram_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_imem_ram_0_0/sim/design_1_imem_ram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_imem_ram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mux_1_0/sim/design_1_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_alu_16bit_0_0/sim/design_1_alu_16bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alu_16bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
