============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Dec 21 2025  04:15:45 pm
  Module:                 average
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin u_div_acc_reg[32]/CK->D
          Group: reg2reg
     Startpoint: (R) u_div_b1_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) u_div_acc_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     125                  
     Required Time:=    1847                  
      Launch Clock:-       0                  
         Data Path:-    1847                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                   (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  u_div_b1_reg[3]/CK  -       -      R     (arrival)            33   250     0       0 
  u_div_b1_reg[3]/QN  -       CK->QN R     DFFQN_X2M_A9TL        2    85   337     337 
  g10142__1881/Y      -       AN->Y  R     NAND2B_X2M_A9TL       2   107   141     478 
  g9794/Y             -       A->Y   F     INV_X2M_A9TL          3    73    76     554 
  g9576__5526/Y       -       A0->Y  R     OAI21_X4M_A9TL        2   101    94     648 
  g9400__1705/Y       -       BN->Y  R     NAND2XB_X4M_A9TL      2    85   137     786 
  g9387__5107/Y       -       B->Y   F     NAND2_X4M_A9TL        1    60    60     846 
  g10105__1705/Y      -       B->Y   R     NAND2B_X6M_A9TL       5    88    79     925 
  g9372__6161/Y       -       A->Y   F     NAND2XB_X4M_A9TL      1    59    59     984 
  g9369__7482/Y       -       B->Y   R     NAND2_X6A_A9TL        4    65    66    1050 
  g9359__1705/Y       -       B->Y   F     NAND2_X4A_A9TL        4    92    73    1123 
  g9346__5477/Y       -       B->Y   R     NAND2_X3M_A9TL        5   128   112    1235 
  g9317__4319/Y       -       A2->Y  F     AOI31_X2M_A9TL        1   138   107    1343 
  g9298__9315/Y       -       C0->Y  R     OAI221_X1M_A9TL       1   276   155    1497 
  g9269__6161/Y       -       A->Y   R     XOR2_X1M_A9TL         1   190   166    1663 
  g9217__2398/Y       -       A1->Y  R     AO22_X1M_A9TL         1    80   184    1847 
  u_div_acc_reg[32]/D -       -      R     DFFQN_X1M_A9TL        1     -     0    1847 
#--------------------------------------------------------------------------------------

