<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6P00/ip/hpm_psec_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6P00_2ip_2hpm__psec__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_psec_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6P00_2ip_2hpm__psec__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PSEC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PSEC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t SECURE_STATE;                <span class="comment">/* 0x0: Secure state */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t SECURE_STATE_CONFIG;         <span class="comment">/* 0x4: secure state configuration */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t VIOLATION_CONFIG;            <span class="comment">/* 0x8: Security violation config */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t ESCALATE_CONFIG;             <span class="comment">/* 0xC: Escalate behavior on security event */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __R  uint32_t EVENT;                       <span class="comment">/* 0x10: Event and escalate status */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __R  uint32_t LIFECYCLE;                   <span class="comment">/* 0x14: Lifecycle */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>} <a class="code hl_struct" href="structPSEC__Type.html">PSEC_Type</a>;</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* Bitfield definition for register: SECURE_STATE */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/*</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * ALLOW_NSC (RO)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> *</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * Non-secure state allow</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * 0: system is not healthy to enter non-secure state, request to enter non-secure state will cause a fail state</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * 1: system is healthy to enter non-secure state</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#acf5f71c5b958df07adbd708e8f985f02">   30</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_ALLOW_NSC_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a4684fb02991547a23e80542552110f4f">   31</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_ALLOW_NSC_SHIFT (17U)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a29e7cbd98de7794bef8cfee3085656a2">   32</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_ALLOW_NSC_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_ALLOW_NSC_MASK) &gt;&gt; PSEC_SECURE_STATE_ALLOW_NSC_SHIFT)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * ALLOW_SEC (RO)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * Secure state allow</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * 0: system is not healthy to enter secure state, request to enter non-secure state will cause a fail state</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * 1: system is healthy to enter secure state</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ab29e4c98b0ed9e9ee91a8385849a14d0">   41</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_ALLOW_SEC_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a6d4926ce9103cb4c5858b0d046ededf7">   42</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_ALLOW_SEC_SHIFT (16U)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ab744d9f21a3e7a5b31d234e60408721d">   43</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_ALLOW_SEC_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_ALLOW_SEC_MASK) &gt;&gt; PSEC_SECURE_STATE_ALLOW_SEC_SHIFT)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/*</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * PMIC_FAIL (RW)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> *</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * PMIC secure state one hot indicator</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * 0: secure state is not in fail state</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * 1: secure state is in fail state</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a14d685e07e4e5d85a49cc5511417f282">   52</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_FAIL_MASK (0x80U)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ab4ba6491330d541bf6b30a25201db5e8">   53</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_FAIL_SHIFT (7U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a0c85f207ca589091508e8a5864a1b7d1">   54</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_FAIL_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_SECURE_STATE_PMIC_FAIL_SHIFT) &amp; PSEC_SECURE_STATE_PMIC_FAIL_MASK)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#abcbe558aef463b9a965dce97238d7155">   55</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_FAIL_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_PMIC_FAIL_MASK) &gt;&gt; PSEC_SECURE_STATE_PMIC_FAIL_SHIFT)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * PMIC_NSC (RW)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * PMIC secure state one hot indicator</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * 0: secure state is not in non-secure state</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * 1: secure state is in non-secure state</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ae7601d0be44d57b08ff8747b942755de">   64</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_NSC_MASK (0x40U)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#af378b344ddbc0dcdcc1c063408cbbe0f">   65</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_NSC_SHIFT (6U)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a93960f74b3456599bc88e57599314271">   66</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_NSC_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_SECURE_STATE_PMIC_NSC_SHIFT) &amp; PSEC_SECURE_STATE_PMIC_NSC_MASK)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a5fb75bd2ffb71b61fdcfb1d803350311">   67</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_NSC_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_PMIC_NSC_MASK) &gt;&gt; PSEC_SECURE_STATE_PMIC_NSC_SHIFT)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/*</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * PMIC_SEC (RW)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> *</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * PMIC secure state one hot indicator</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * 0: secure state is not in secure state</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * 1: secure state is in secure state</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ab69b37db3516ab790d6410c425ce9d39">   76</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_SEC_MASK (0x20U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a3c960ab5d6e335a6393ead610bb50ef7">   77</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_SEC_SHIFT (5U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ac9edad12fca21f8e52ae3537d72df3e0">   78</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_SEC_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_SECURE_STATE_PMIC_SEC_SHIFT) &amp; PSEC_SECURE_STATE_PMIC_SEC_MASK)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a352714a9c6e843ae88b90710d1b1a0f2">   79</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_SEC_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_PMIC_SEC_MASK) &gt;&gt; PSEC_SECURE_STATE_PMIC_SEC_SHIFT)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * PMIC_INS (RW)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> *</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * PMIC secure state one hot indicator</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * 0: secure state is not in inspect state</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * 1: secure state is in inspect state</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#afd4b45958355e7e3d780b6b3f0b0c06e">   88</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_INS_MASK (0x10U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a2323399bac3296f76320f4c474211e6f">   89</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_INS_SHIFT (4U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ab6adb55379497c69cb2f9a0d6f5e610a">   90</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_INS_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_SECURE_STATE_PMIC_INS_SHIFT) &amp; PSEC_SECURE_STATE_PMIC_INS_MASK)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a3af1553f07f80e15c14c1265e789f6dc">   91</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_PMIC_INS_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_PMIC_INS_MASK) &gt;&gt; PSEC_SECURE_STATE_PMIC_INS_SHIFT)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* Bitfield definition for register: SECURE_STATE_CONFIG */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/*</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * LOCK (RW)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> *</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * Lock bit of allow restart setting, once locked, lock bit itself and configuration register will keep value until next reset</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 0: not locked, register can be modified</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * 1: register locked, write access to the register is ignored</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ae3af064caec5ae85309ecb461f0a277e">  101</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_LOCK_MASK (0x8U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a3dffda4c2ef797693dce103dd2347f06">  102</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_LOCK_SHIFT (3U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a29af7da2637e7c94c3a9b7ffb4704616">  103</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_SECURE_STATE_CONFIG_LOCK_SHIFT) &amp; PSEC_SECURE_STATE_CONFIG_LOCK_MASK)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ad24a9c2c8b898ecc53f690ecd7eb60ea">  104</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_LOCK_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_CONFIG_LOCK_MASK) &gt;&gt; PSEC_SECURE_STATE_CONFIG_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/*</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * ALLOW_RESTART (RW)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> *</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * allow secure state restart from fail state</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * 0: restart is not allowed, only hardware reset can recover secure state</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 1: software is allowed to switch to inspect state from fail state</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a7e51b3a5c850a9db57759b28450c58c7">  113</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_MASK (0x1U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a356e42a9a750440e2aa2c74cabadf65b">  114</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_SHIFT (0U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aa49f2c2764ccdc594ac15715a6f216e9">  115</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_SHIFT) &amp; PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_MASK)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a1d545a60686a25beec21916d362b2ef9">  116</a></span><span class="preprocessor">#define PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_GET(x) (((uint32_t)(x) &amp; PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_MASK) &gt;&gt; PSEC_SECURE_STATE_CONFIG_ALLOW_RESTART_SHIFT)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* Bitfield definition for register: VIOLATION_CONFIG */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * LOCK_NSC (RW)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * Lock bit non-secure violation setting, once locked, lock bit itself and configuration will keep value until next reset</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 0: not locked, configuration can be modified</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 1: register locked, write access to the configuration is ignored</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ad2bb6731c5dbb758375d8714c3f2b2e6">  126</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_NSC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ab20e5e74fee10df9270344a9353cf076">  127</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_NSC_SHIFT (31U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a5de7a20fa2feaba9aa1cb4b4eb04ab5d">  128</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_NSC_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_VIOLATION_CONFIG_LOCK_NSC_SHIFT) &amp; PSEC_VIOLATION_CONFIG_LOCK_NSC_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aa477cbb0f8ca1501eb5eb84a761d9c28">  129</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_NSC_GET(x) (((uint32_t)(x) &amp; PSEC_VIOLATION_CONFIG_LOCK_NSC_MASK) &gt;&gt; PSEC_VIOLATION_CONFIG_LOCK_NSC_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * NSC_VIO_CFG (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * configuration of non-secure state violations, each bit represents one security event</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 0: event is not a security violation</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 1: event is a security violation</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aed17b09a48a0de356dda470f67065186">  138</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_MASK (0x7FFF0000UL)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aa32010d1b29946f9a0778d09b413cb36">  139</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a49d11bcc48c285c020dcfcd539e9c3ed">  140</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_SHIFT) &amp; PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a5ccb83e88bdb0ef3bc46a796622c850a">  141</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_GET(x) (((uint32_t)(x) &amp; PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_MASK) &gt;&gt; PSEC_VIOLATION_CONFIG_NSC_VIO_CFG_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * LOCK_SEC (RW)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * Lock bit secure violation setting, once locked, lock bit itself and configuration will keep value until next reset</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * 0: not locked, configuration can be modified</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 1: register locked, write access to the configuration is ignored</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aa6789563097882e8b2a41f897cb2ed74">  150</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_SEC_MASK (0x8000U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ac2720f0dbbaccffc8d86f1df57307a57">  151</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_SEC_SHIFT (15U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#af325703b23e6c89edb911432eeaee74c">  152</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_SEC_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_VIOLATION_CONFIG_LOCK_SEC_SHIFT) &amp; PSEC_VIOLATION_CONFIG_LOCK_SEC_MASK)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ad0e546e638dc356dd3c1a8f2aa45adc4">  153</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_LOCK_SEC_GET(x) (((uint32_t)(x) &amp; PSEC_VIOLATION_CONFIG_LOCK_SEC_MASK) &gt;&gt; PSEC_VIOLATION_CONFIG_LOCK_SEC_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * SEC_VIO_CFG (RW)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> *</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * configuration of secure state violations, each bit represents one security event</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * 0: event is not a security violation</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 1: event is a security violation</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a3d2bff67f8c170c4c8529078e14f4495">  162</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#ace10672e6afb0c70462bb68d81e370b2">  163</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a82fa3aef7d053b775e3cc8a40b864ca6">  164</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_SHIFT) &amp; PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_MASK)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a7acf161c9ac2dc221adafed6754449c8">  165</a></span><span class="preprocessor">#define PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_GET(x) (((uint32_t)(x) &amp; PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_MASK) &gt;&gt; PSEC_VIOLATION_CONFIG_SEC_VIO_CFG_SHIFT)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* Bitfield definition for register: ESCALATE_CONFIG */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * LOCK_NSC (RW)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * Lock bit non-secure escalate setting, once locked, lock bit itself and configuration will keep value until next reset</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 0: not locked, configuration can be modified</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 1: register locked, write access to the configuration is ignored</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#adac2ddce253a457ed6c9e84c17969d06">  175</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_NSC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a3762fcd6120e9c66753fffb9e0d074e2">  176</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_NSC_SHIFT (31U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a64aa5bad9d70e54106c9fc37af281377">  177</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_NSC_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_ESCALATE_CONFIG_LOCK_NSC_SHIFT) &amp; PSEC_ESCALATE_CONFIG_LOCK_NSC_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aa53d0c6d4cbed3f90b9fc24132167785">  178</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_NSC_GET(x) (((uint32_t)(x) &amp; PSEC_ESCALATE_CONFIG_LOCK_NSC_MASK) &gt;&gt; PSEC_ESCALATE_CONFIG_LOCK_NSC_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * NSC_VIO_CFG (RW)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * configuration of non-secure state escalates, each bit represents one security event</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * 0: event is not a security escalate</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * 1: event is a security escalate</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a554a659ef178d29a1032b364d41a145f">  187</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_MASK (0x7FFF0000UL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a6e68e3de5cef5c2661882796df5c0e81">  188</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a4aa9061ae7e2a662cdd595d29df26588">  189</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_SHIFT) &amp; PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a9037a3260fa2047ad2edccf88173ee5d">  190</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_GET(x) (((uint32_t)(x) &amp; PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_MASK) &gt;&gt; PSEC_ESCALATE_CONFIG_NSC_VIO_CFG_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/*</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * LOCK_SEC (RW)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> *</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * Lock bit secure escalate setting, once locked, lock bit itself and configuration will keep value until next reset</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * 0: not locked, configuration can be modified</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * 1: register locked, write access to the configuration is ignored</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a447e5e1b2f5748edf0a112c848e7019d">  199</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_SEC_MASK (0x8000U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a05dcc12f443382e3203c28060becf171">  200</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_SEC_SHIFT (15U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#adbbf5a6b593f385d986df612b2605afb">  201</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_SEC_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_ESCALATE_CONFIG_LOCK_SEC_SHIFT) &amp; PSEC_ESCALATE_CONFIG_LOCK_SEC_MASK)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aaef7d52ef50f8fecdeac9a3d117251a4">  202</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_LOCK_SEC_GET(x) (((uint32_t)(x) &amp; PSEC_ESCALATE_CONFIG_LOCK_SEC_MASK) &gt;&gt; PSEC_ESCALATE_CONFIG_LOCK_SEC_SHIFT)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * SEC_VIO_CFG (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * configuration of secure state escalates, each bit represents one security event</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * 0: event is not a security escalate</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 1: event is a security escalate</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a7d8a5a2e6b674ed09ea6a1372d4459fe">  211</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a27acb5b2e6d9d1474d6fadd8fb47be1a">  212</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aa9040979b61af0be6332d643fa1703ab">  213</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_SET(x) (((uint32_t)(x) &lt;&lt; PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_SHIFT) &amp; PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_MASK)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aca475cb405dce7fd8eb74383cbd589ae">  214</a></span><span class="preprocessor">#define PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_GET(x) (((uint32_t)(x) &amp; PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_MASK) &gt;&gt; PSEC_ESCALATE_CONFIG_SEC_VIO_CFG_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* Bitfield definition for register: EVENT */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * EVENT (RO)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * local event statue, each bit represents one security event</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aaadbdea0e4a85baaedcad35ae498da38">  222</a></span><span class="preprocessor">#define PSEC_EVENT_EVENT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aff9ffc0db1ff1f51ae8430f68855cf88">  223</a></span><span class="preprocessor">#define PSEC_EVENT_EVENT_SHIFT (16U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a3d170cb2165dc57c29846035016fcb41">  224</a></span><span class="preprocessor">#define PSEC_EVENT_EVENT_GET(x) (((uint32_t)(x) &amp; PSEC_EVENT_EVENT_MASK) &gt;&gt; PSEC_EVENT_EVENT_SHIFT)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/*</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * PMIC_ESC_NSC (RO)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> *</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * PMIC is escalating non-secure event</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a4ded250430c225a7c8d6e0a235458108">  231</a></span><span class="preprocessor">#define PSEC_EVENT_PMIC_ESC_NSC_MASK (0x8U)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a1c0844f83bc3e1ae11b088fda2b9680c">  232</a></span><span class="preprocessor">#define PSEC_EVENT_PMIC_ESC_NSC_SHIFT (3U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a534d454663669e324cdd48cbabd9d536">  233</a></span><span class="preprocessor">#define PSEC_EVENT_PMIC_ESC_NSC_GET(x) (((uint32_t)(x) &amp; PSEC_EVENT_PMIC_ESC_NSC_MASK) &gt;&gt; PSEC_EVENT_PMIC_ESC_NSC_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * PMIC_ESC_SEC (RO)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * PMIC is escalting secure event</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a43eb3687520690cd1e8fd18e53d2c41c">  240</a></span><span class="preprocessor">#define PSEC_EVENT_PMIC_ESC_SEC_MASK (0x4U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a9a1ed04b54575cb10049c3d7f7f42003">  241</a></span><span class="preprocessor">#define PSEC_EVENT_PMIC_ESC_SEC_SHIFT (2U)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a1e4e6281a0d1c253bb4eb6096f04e5d9">  242</a></span><span class="preprocessor">#define PSEC_EVENT_PMIC_ESC_SEC_GET(x) (((uint32_t)(x) &amp; PSEC_EVENT_PMIC_ESC_SEC_MASK) &gt;&gt; PSEC_EVENT_PMIC_ESC_SEC_SHIFT)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/* Bitfield definition for register: LIFECYCLE */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/*</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * LIFECYCLE (RO)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> *</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * lifecycle status,</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * bit7: lifecycle_debate,</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * bit6: lifecycle_scribe,</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * bit5: lifecycle_no_ret,</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * bit4: lifecycle_return,</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * bit3: lifecycle_secure,</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * bit2: lifecycle_nonsec,</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * bit1: lifecycle_create,</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * bit0: lifecycle_unknow</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a2970cd50e315c5ea2291a7d6db7cb540">  258</a></span><span class="preprocessor">#define PSEC_LIFECYCLE_LIFECYCLE_MASK (0xFFU)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#aae91ff4c3887b828e96bc19eb1afd073">  259</a></span><span class="preprocessor">#define PSEC_LIFECYCLE_LIFECYCLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__psec__regs_8h.html#a85c2236c2f63baa4d67601e73a262b8c">  260</a></span><span class="preprocessor">#define PSEC_LIFECYCLE_LIFECYCLE_GET(x) (((uint32_t)(x) &amp; PSEC_LIFECYCLE_LIFECYCLE_MASK) &gt;&gt; PSEC_LIFECYCLE_LIFECYCLE_SHIFT)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PSEC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPSEC__Type_html"><div class="ttname"><a href="structPSEC__Type.html">PSEC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_psec_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_0bab427931d655ddd2af7139442554af.html">HPM6P00</a></li><li class="navelem"><a class="el" href="dir_816c333c49150c31054324385fcb9ab7.html">ip</a></li><li class="navelem"><a class="el" href="HPM6P00_2ip_2hpm__psec__regs_8h.html">hpm_psec_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
