{
  "DESIGN_NAME": "aes_128_ofb",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "FP_CORE_UTIL": 40,
  "GRT_ANTENNA_ITERS": 10,
  "GRT_ANTENNA_MARGIN": 15,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "FP_SIZING": "absolute"
}