module mahdl.references.source;

interface {

	in bit clk;
}

signal bit aaa;
register bit bbb;

do (*) {
	aaa = 1;
}

do (clk) {
	bbb = aaa ^ bbb;

}

signal bit a;
mahdl.references.target target;
do (*) {
	target.xxx =  1;
	a =  target.yyy;


}

