Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot WaveGen_wrapper_func_synth xil_defaultlib.WaveGen_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.WaveGen_ADC_Buff_0_0_ADC_Buff
Compiling module xil_defaultlib.WaveGen_ADC_Buff_0_0
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.WaveGen_B4DC_0_0
Compiling module xil_defaultlib.WaveGen_BarGraph_0_0_BarGraph
Compiling module xil_defaultlib.WaveGen_BarGraph_0_0
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.WaveGen_CLK_KHZ_10_50_0_0_CLK_KH...
Compiling module xil_defaultlib.WaveGen_CLK_KHZ_10_50_0_0
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.WaveGen_Sseg_decoder_0_0_Sseg_de...
Compiling module xil_defaultlib.WaveGen_Sseg_decoder_0_0
Compiling module unisims_ver.XADC(INIT_40=16'b100000000000000...
Compiling module xil_defaultlib.WaveGen_xadc_wiz_0_0
Compiling module xil_defaultlib.WaveGen
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.WaveGen_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot WaveGen_wrapper_func_synth
