<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan  2 22:54:46 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22615</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14021</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>63.892(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>63.411(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.749</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>15.459</td>
</tr>
<tr>
<td>2</td>
<td>2.749</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>15.459</td>
</tr>
<tr>
<td>3</td>
<td>2.749</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>15.459</td>
</tr>
<tr>
<td>4</td>
<td>3.211</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.996</td>
</tr>
<tr>
<td>5</td>
<td>3.225</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.982</td>
</tr>
<tr>
<td>6</td>
<td>3.257</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_latch_4_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.960</td>
</tr>
<tr>
<td>7</td>
<td>3.257</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_latch_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.960</td>
</tr>
<tr>
<td>8</td>
<td>3.308</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.909</td>
</tr>
<tr>
<td>9</td>
<td>3.334</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.874</td>
</tr>
<tr>
<td>10</td>
<td>3.334</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.874</td>
</tr>
<tr>
<td>11</td>
<td>3.334</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.874</td>
</tr>
<tr>
<td>12</td>
<td>3.462</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.755</td>
</tr>
<tr>
<td>13</td>
<td>3.462</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_latch_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.745</td>
</tr>
<tr>
<td>14</td>
<td>3.462</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_latch_3_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.745</td>
</tr>
<tr>
<td>15</td>
<td>3.507</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.700</td>
</tr>
<tr>
<td>16</td>
<td>3.616</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_1_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.591</td>
</tr>
<tr>
<td>17</td>
<td>3.673</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_flags_0_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.544</td>
</tr>
<tr>
<td>18</td>
<td>3.675</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_2_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.532</td>
</tr>
<tr>
<td>19</td>
<td>3.740</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.467</td>
</tr>
<tr>
<td>20</td>
<td>3.740</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/pio_i.ddra_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.467</td>
</tr>
<tr>
<td>21</td>
<td>3.753</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_6_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.711</td>
</tr>
<tr>
<td>22</td>
<td>3.753</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.711</td>
</tr>
<tr>
<td>23</td>
<td>3.802</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/acr_2_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>14.424</td>
</tr>
<tr>
<td>24</td>
<td>3.802</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/acr_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>14.424</td>
</tr>
<tr>
<td>25</td>
<td>3.815</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.392</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.213</td>
<td>supersprite/vdp/f18a_core/inst_tiles/prescan_r_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/trig_start_r_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.435</td>
</tr>
<tr>
<td>2</td>
<td>0.218</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[7]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.291</td>
</tr>
<tr>
<td>3</td>
<td>0.218</td>
<td>apple_video/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADB[8]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.295</td>
</tr>
<tr>
<td>4</td>
<td>0.218</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADB[7]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.295</td>
</tr>
<tr>
<td>5</td>
<td>0.224</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.208</td>
<td>0.458</td>
</tr>
<tr>
<td>6</td>
<td>0.226</td>
<td>superserial/COM2/TX_BUFFER_0_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.205</td>
<td>0.444</td>
</tr>
<tr>
<td>7</td>
<td>0.266</td>
<td>supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_7_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_7_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.488</td>
</tr>
<tr>
<td>8</td>
<td>0.266</td>
<td>supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_6_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_6_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.488</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>audio_timing/acc_fs_22_s0/Q</td>
<td>audio_timing/acc_fs_22_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>audio_timing/acc_fs_24_s0/Q</td>
<td>audio_timing/acc_fs_24_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>apple_speaker/countdown_4_s0/Q</td>
<td>apple_speaker/countdown_4_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>apple_speaker/countdown_9_s0/Q</td>
<td>apple_speaker/countdown_9_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>apple_speaker/countdown_16_s0/Q</td>
<td>apple_speaker/countdown_16_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>apple_speaker/countdown_17_s0/Q</td>
<td>apple_speaker/countdown_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>mockingboard/psg_right/noise_div_s2/Q</td>
<td>mockingboard/psg_right/noise_div_s2/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1/Q</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>mockingboard/psg_right/cnt_div_0_s1/Q</td>
<td>mockingboard/psg_right/cnt_div_0_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>supersprite/apple_video_sw_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>2</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>3</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>4</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>5</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>6</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>7</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>8</td>
<td>12.067</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_II_7_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.085</td>
</tr>
<tr>
<td>9</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.073</td>
</tr>
<tr>
<td>10</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.073</td>
</tr>
<tr>
<td>11</td>
<td>12.084</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.068</td>
</tr>
<tr>
<td>12</td>
<td>12.084</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.068</td>
</tr>
<tr>
<td>13</td>
<td>12.086</td>
<td>rstn_r_s4/Q</td>
<td>apple_speaker/speaker_bit_s2/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.076</td>
</tr>
<tr>
<td>14</td>
<td>12.086</td>
<td>rstn_r_s4/Q</td>
<td>supersprite/vdp_overlay_sw_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.076</td>
</tr>
<tr>
<td>15</td>
<td>12.086</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_II_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.076</td>
</tr>
<tr>
<td>16</td>
<td>12.086</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_IIE_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.076</td>
</tr>
<tr>
<td>17</td>
<td>12.086</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_IIE_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.076</td>
</tr>
<tr>
<td>18</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/READ_STATE_1_s2/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.054</td>
</tr>
<tr>
<td>19</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.054</td>
</tr>
<tr>
<td>20</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.054</td>
</tr>
<tr>
<td>21</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.054</td>
</tr>
<tr>
<td>22</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/READ_STATE_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>6.054</td>
</tr>
<tr>
<td>23</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_6_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.064</td>
</tr>
<tr>
<td>24</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_7_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.064</td>
</tr>
<tr>
<td>25</td>
<td>12.098</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.064</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_25_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>2</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_8_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>3</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_10_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>4</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_11_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>5</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_12_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>6</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_13_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>7</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_20_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>8</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_22_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>9</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_24_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>10</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_9_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>11</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_10_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>12</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_11_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>13</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_12_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>14</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_13_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.862</td>
</tr>
<tr>
<td>15</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/fs_pulse_r_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>16</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>17</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>18</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>19</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>20</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_15_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>21</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_16_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>22</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>23</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>24</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
<tr>
<td>25</td>
<td>0.883</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.858</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
<tr>
<td>3</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td>4</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
<tr>
<td>5</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
<tr>
<td>8</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td>9</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
<tr>
<td>10</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.172</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C77[0][B]</td>
<td>supersprite/n58_s5/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C77[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s5/F</td>
</tr>
<tr>
<td>16.872</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>supersprite/ssp_psg/n718_s2/I2</td>
</tr>
<tr>
<td>17.388</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>18.272</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C68[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>18.442</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C68[1][B]</td>
<td>supersprite/ssp_psg/n2460_s1/I3</td>
</tr>
<tr>
<td>18.903</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s1/F</td>
</tr>
<tr>
<td>21.588</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[2][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C75[2][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 19.390%; route: 12.079, 78.135%; tC2Q: 0.382, 2.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.172</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C77[0][B]</td>
<td>supersprite/n58_s5/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C77[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s5/F</td>
</tr>
<tr>
<td>16.872</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>supersprite/ssp_psg/n718_s2/I2</td>
</tr>
<tr>
<td>17.388</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>18.272</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C68[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>18.442</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C68[1][B]</td>
<td>supersprite/ssp_psg/n2460_s1/I3</td>
</tr>
<tr>
<td>18.903</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s1/F</td>
</tr>
<tr>
<td>21.588</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[1][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C75[1][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 19.390%; route: 12.079, 78.135%; tC2Q: 0.382, 2.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.172</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C77[0][B]</td>
<td>supersprite/n58_s5/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C77[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s5/F</td>
</tr>
<tr>
<td>16.872</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>supersprite/ssp_psg/n718_s2/I2</td>
</tr>
<tr>
<td>17.388</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>18.272</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C68[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>18.442</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C68[1][B]</td>
<td>supersprite/ssp_psg/n2460_s1/I3</td>
</tr>
<tr>
<td>18.903</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s1/F</td>
</tr>
<tr>
<td>21.588</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C75[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 19.390%; route: 12.079, 78.135%; tC2Q: 0.382, 2.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.257</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[3][B]</td>
<td>mockingboard/m6522_left/irq_mask_4_s5/I1</td>
</tr>
<tr>
<td>20.778</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_4_s5/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C95[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C95[0][A]</td>
<td>mockingboard/m6522_left/irq_mask_4_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C95[0][A]</td>
<td>mockingboard/m6522_left/irq_mask_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 23.614%; route: 11.073, 73.835%; tC2Q: 0.382, 2.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.122</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s5/I1</td>
</tr>
<tr>
<td>20.384</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s5/F</td>
</tr>
<tr>
<td>21.112</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C95[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 21.909%; route: 11.318, 75.538%; tC2Q: 0.382, 2.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_latch_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[0][B]</td>
<td>mockingboard/m6522_left/n304_s4/I0</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s4/F</td>
</tr>
<tr>
<td>21.089</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_latch_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>mockingboard/m6522_left/timer_a_latch_4_s1/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>mockingboard/m6522_left/timer_a_latch_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.154%; route: 11.562, 77.289%; tC2Q: 0.382, 2.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[0][B]</td>
<td>mockingboard/m6522_left/n304_s4/I0</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s4/F</td>
</tr>
<tr>
<td>21.089</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_latch_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>mockingboard/m6522_left/timer_a_latch_5_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>mockingboard/m6522_left/timer_a_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.154%; route: 11.562, 77.289%; tC2Q: 0.382, 2.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.164</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C92[3][B]</td>
<td>mockingboard/m6522_right/n201_s31/I3</td>
</tr>
<tr>
<td>16.429</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C92[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s31/F</td>
</tr>
<tr>
<td>17.863</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.389</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C97[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>18.397</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[0][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>18.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C97[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.384</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[2][B]</td>
<td>mockingboard/m6522_right/irq_mask_1_s5/I1</td>
</tr>
<tr>
<td>20.900</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C100[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_1_s5/F</td>
</tr>
<tr>
<td>21.038</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C100[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.074, 20.617%; route: 11.453, 76.817%; tC2Q: 0.382, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.172</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C77[0][B]</td>
<td>supersprite/n58_s5/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C77[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s5/F</td>
</tr>
<tr>
<td>16.872</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>supersprite/ssp_psg/n718_s2/I2</td>
</tr>
<tr>
<td>17.388</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>18.272</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C68[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>18.437</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C68[2][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I3</td>
</tr>
<tr>
<td>18.898</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C68[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>21.003</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[1][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C75[1][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 20.153%; route: 11.494, 77.275%; tC2Q: 0.382, 2.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.172</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C77[0][B]</td>
<td>supersprite/n58_s5/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C77[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s5/F</td>
</tr>
<tr>
<td>16.872</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>supersprite/ssp_psg/n718_s2/I2</td>
</tr>
<tr>
<td>17.388</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>18.272</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C68[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>18.437</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C68[2][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I3</td>
</tr>
<tr>
<td>18.898</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C68[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>21.003</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C75[2][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 20.153%; route: 11.494, 77.275%; tC2Q: 0.382, 2.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.172</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C77[0][B]</td>
<td>supersprite/n58_s5/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C77[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s5/F</td>
</tr>
<tr>
<td>16.872</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>supersprite/ssp_psg/n718_s2/I2</td>
</tr>
<tr>
<td>17.388</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C68[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>18.272</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C68[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>18.437</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C68[2][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I3</td>
</tr>
<tr>
<td>18.898</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C68[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>21.003</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[1][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C75[1][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 20.153%; route: 11.494, 77.275%; tC2Q: 0.382, 2.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.122</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_0_s5/I1</td>
</tr>
<tr>
<td>20.537</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_0_s5/F</td>
</tr>
<tr>
<td>20.884</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C96[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.435, 23.280%; route: 10.938, 74.127%; tC2Q: 0.382, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[0][B]</td>
<td>mockingboard/m6522_left/n304_s4/I0</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s4/F</td>
</tr>
<tr>
<td>20.874</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_latch_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[0][A]</td>
<td>mockingboard/m6522_left/timer_a_latch_0_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C99[0][A]</td>
<td>mockingboard/m6522_left/timer_a_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.448%; route: 11.347, 76.958%; tC2Q: 0.382, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[0][B]</td>
<td>mockingboard/m6522_left/n304_s4/I0</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s4/F</td>
</tr>
<tr>
<td>20.874</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_latch_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[2][A]</td>
<td>mockingboard/m6522_left/timer_a_latch_3_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C99[2][A]</td>
<td>mockingboard/m6522_left/timer_a_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.448%; route: 11.347, 76.958%; tC2Q: 0.382, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.164</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C92[3][B]</td>
<td>mockingboard/m6522_right/n201_s31/I3</td>
</tr>
<tr>
<td>16.429</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C92[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s31/F</td>
</tr>
<tr>
<td>17.863</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.389</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C97[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>18.397</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[0][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>18.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C97[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.194</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][B]</td>
<td>mockingboard/m6522_right/irq_mask_4_s5/I1</td>
</tr>
<tr>
<td>20.692</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_4_s5/F</td>
</tr>
<tr>
<td>20.829</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_4_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C99[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.055, 20.782%; route: 11.262, 76.616%; tC2Q: 0.382, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.122</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[2][B]</td>
<td>mockingboard/m6522_left/irq_mask_1_s5/I1</td>
</tr>
<tr>
<td>20.583</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C95[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_1_s5/F</td>
</tr>
<tr>
<td>20.720</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C95[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.481, 23.858%; route: 10.727, 73.520%; tC2Q: 0.382, 2.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>17.722</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C94[0][A]</td>
<td>mockingboard/m6522_left/irq_flags_6_s9/I3</td>
</tr>
<tr>
<td>18.248</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R55C94[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_6_s9/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C94[1][B]</td>
<td>mockingboard/m6522_left/n201_s29/I3</td>
</tr>
<tr>
<td>19.424</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s29/F</td>
</tr>
<tr>
<td>19.429</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C94[0][B]</td>
<td>mockingboard/m6522_left/irq_flags_0_s4/I1</td>
</tr>
<tr>
<td>19.945</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C94[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_0_s4/F</td>
</tr>
<tr>
<td>20.673</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C94[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C94[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_0_s1/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C94[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.560, 24.478%; route: 10.601, 72.892%; tC2Q: 0.382, 2.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>19.764</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][B]</td>
<td>mockingboard/m6522_left/irq_mask_2_s5/I1</td>
</tr>
<tr>
<td>20.179</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_2_s5/F</td>
</tr>
<tr>
<td>20.662</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C95[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C95[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_2_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C95[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.435, 23.637%; route: 10.715, 73.731%; tC2Q: 0.382, 2.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[2][B]</td>
<td>mockingboard/m6522_left/n265_s1/I3</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C95[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s1/F</td>
</tr>
<tr>
<td>20.597</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pio_i.ddra_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[1][A]</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C99[1][A]</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.840%; route: 11.070, 76.516%; tC2Q: 0.382, 2.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pio_i.ddra_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[2][B]</td>
<td>mockingboard/m6522_left/n265_s1/I3</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C95[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s1/F</td>
</tr>
<tr>
<td>20.597</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pio_i.ddra_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[1][B]</td>
<td>mockingboard/m6522_left/pio_i.ddra_5_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C99[1][B]</td>
<td>mockingboard/m6522_left/pio_i.ddra_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.840%; route: 11.070, 76.516%; tC2Q: 0.382, 2.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.164</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C92[3][B]</td>
<td>mockingboard/m6522_right/n201_s31/I3</td>
</tr>
<tr>
<td>16.429</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C92[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s31/F</td>
</tr>
<tr>
<td>17.863</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.389</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C97[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>18.557</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C97[0][B]</td>
<td>mockingboard/m6522_right/n304_s2/I3</td>
</tr>
<tr>
<td>19.018</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C97[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n304_s2/F</td>
</tr>
<tr>
<td>19.795</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[1][B]</td>
<td>mockingboard/m6522_right/n722_s1/I2</td>
</tr>
<tr>
<td>20.322</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C100[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n722_s1/F</td>
</tr>
<tr>
<td>20.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[0][B]</td>
<td>mockingboard/m6522_right/n722_s0/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C100[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n722_s0/F</td>
</tr>
<tr>
<td>20.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[0][B]</td>
<td>mockingboard/m6522_right/timer_a_count_6_s1/CLK</td>
</tr>
<tr>
<td>24.593</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C100[0][B]</td>
<td>mockingboard/m6522_right/timer_a_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.799, 25.822%; route: 10.530, 71.578%; tC2Q: 0.382, 2.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.164</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C92[3][B]</td>
<td>mockingboard/m6522_right/n201_s31/I3</td>
</tr>
<tr>
<td>16.429</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C92[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s31/F</td>
</tr>
<tr>
<td>17.863</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C97[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.389</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C97[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>18.557</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C97[0][B]</td>
<td>mockingboard/m6522_right/n304_s2/I3</td>
</tr>
<tr>
<td>19.018</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C97[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n304_s2/F</td>
</tr>
<tr>
<td>19.795</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>mockingboard/m6522_right/n721_s1/I2</td>
</tr>
<tr>
<td>20.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n721_s1/F</td>
</tr>
<tr>
<td>20.314</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[1][A]</td>
<td>mockingboard/m6522_right/n721_s4/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C100[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n721_s4/F</td>
</tr>
<tr>
<td>20.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1/CLK</td>
</tr>
<tr>
<td>24.593</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C100[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.799, 25.822%; route: 10.530, 71.578%; tC2Q: 0.382, 2.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/acr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[1][B]</td>
<td>mockingboard/m6522_left/n320_s1/I3</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n320_s1/F</td>
</tr>
<tr>
<td>20.553</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C97[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.666</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C97[0][A]</td>
<td>mockingboard/m6522_left/acr_2_s0/CLK</td>
</tr>
<tr>
<td>24.355</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C97[0][A]</td>
<td>mockingboard/m6522_left/acr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.903%; route: 11.026, 76.445%; tC2Q: 0.382, 2.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/acr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[1][B]</td>
<td>mockingboard/m6522_left/n320_s1/I3</td>
</tr>
<tr>
<td>19.754</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n320_s1/F</td>
</tr>
<tr>
<td>20.553</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C97[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.666</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C97[0][B]</td>
<td>mockingboard/m6522_left/acr_4_s0/CLK</td>
</tr>
<tr>
<td>24.355</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C97[0][B]</td>
<td>mockingboard/m6522_left/acr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 20.903%; route: 11.026, 76.445%; tC2Q: 0.382, 2.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>11.694</td>
<td>5.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[0][B]</td>
<td>apple_memory/n173_s4/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C90[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s4/F</td>
</tr>
<tr>
<td>13.013</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>13.474</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C79[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>mockingboard/m6522_right/n273_s3/I0</td>
</tr>
<tr>
<td>14.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R31C78[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s3/F</td>
</tr>
<tr>
<td>16.607</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[3][B]</td>
<td>mockingboard/m6522_left/n201_s31/I3</td>
</tr>
<tr>
<td>17.104</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C91[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n201_s31/F</td>
</tr>
<tr>
<td>18.380</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C93[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I1</td>
</tr>
<tr>
<td>18.878</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C93[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>19.238</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>20.122</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[0][B]</td>
<td>mockingboard/m6522_left/irq_mask_5_s5/I1</td>
</tr>
<tr>
<td>20.384</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_5_s5/F</td>
</tr>
<tr>
<td>20.522</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C95[0][A]</td>
<td>mockingboard/m6522_left/irq_mask_5_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C95[0][A]</td>
<td>mockingboard/m6522_left/irq_mask_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 22.807%; route: 10.727, 74.535%; tC2Q: 0.382, 2.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/prescan_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/prescan_r_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C63[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/prescan_r_s0/Q</td>
</tr>
<tr>
<td>4.995</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C63[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/trig_start_x_s5/I0</td>
</tr>
<tr>
<td>5.148</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C63[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/trig_start_x_s5/F</td>
</tr>
<tr>
<td>5.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C63[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/trig_start_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.910</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C63[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>4.935</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C63[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/trig_start_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 35.172%; route: 0.138, 31.724%; tC2Q: 0.144, 33.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C88[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R42C88[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>4.997</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[18][B]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[18][B]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.779</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[18][B]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 50.515%; tC2Q: 0.144, 49.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C88[2][B]</td>
<td>apple_video/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R42C88[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>5.001</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[18][A]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[18][A]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>4.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.783</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[18][A]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.186%; tC2Q: 0.144, 48.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C88[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R42C88[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>5.001</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[18][A]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[18][A]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>4.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.783</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[18][A]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.186%; tC2Q: 0.144, 48.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C75[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R31C75[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n214_s5/I3</td>
</tr>
<tr>
<td>5.167</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n214_s5/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C73[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.917</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>4.942</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C73[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 33.406%; route: 0.161, 35.153%; tC2Q: 0.144, 31.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C75[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C75[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>4.927</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C72[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 67.568%; tC2Q: 0.144, 32.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C59[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_7_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C59[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_7_s0/Q</td>
</tr>
<tr>
<td>4.995</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C59[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_x_7_s7/I0</td>
</tr>
<tr>
<td>5.201</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C59[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/p2_x_7_s7/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C59[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/p2_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.910</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C59[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_7_s0/CLK</td>
</tr>
<tr>
<td>4.935</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C59[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 42.213%; route: 0.138, 28.279%; tC2Q: 0.144, 29.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C59[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_6_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C59[3][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/ptrn2_r_6_s0/Q</td>
</tr>
<tr>
<td>4.995</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C59[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_x_6_s7/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C59[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/p2_x_6_s7/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C59[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/p2_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.910</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C59[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_6_s0/CLK</td>
</tr>
<tr>
<td>4.935</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C59[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/p2_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 42.213%; route: 0.138, 28.279%; tC2Q: 0.144, 29.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C99[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C99[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C99[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s6/I1</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C99[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s6/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C99[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C99[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C99[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C79[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C79[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C79[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C90[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C90[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C90[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s7/I0</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C90[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s7/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C90[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C90[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C90[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C79[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C79[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C79[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C79[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C79[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C79[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C79[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R30C85[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C85[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n909_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C85[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n909_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C85[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C85[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C79[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C79[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td>audio_timing/acc_fs_22_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C78[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_22_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td>audio_timing/n61_s0/I2</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n61_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td>audio_timing/acc_fs_22_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C78[1][A]</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td>audio_timing/acc_fs_24_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C78[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_24_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td>audio_timing/n59_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n59_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td>audio_timing/acc_fs_24_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C78[0][A]</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[1][A]</td>
<td>apple_speaker/countdown_4_s0/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C98[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C98[1][A]</td>
<td>apple_speaker/n69_s1/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C98[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n69_s1/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C98[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[1][A]</td>
<td>apple_speaker/countdown_4_s0/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C98[1][A]</td>
<td>apple_speaker/countdown_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C99[1][A]</td>
<td>apple_speaker/countdown_9_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C99[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_9_s0/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C99[1][A]</td>
<td>apple_speaker/n64_s1/I3</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C99[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n64_s1/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C99[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C99[1][A]</td>
<td>apple_speaker/countdown_9_s0/CLK</td>
</tr>
<tr>
<td>4.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C99[1][A]</td>
<td>apple_speaker/countdown_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C100[1][A]</td>
<td>apple_speaker/countdown_16_s0/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R39C100[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_16_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C100[1][A]</td>
<td>apple_speaker/n57_s1/I3</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C100[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n57_s1/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C100[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C100[1][A]</td>
<td>apple_speaker/countdown_16_s0/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C100[1][A]</td>
<td>apple_speaker/countdown_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[1][A]</td>
<td>apple_speaker/countdown_17_s0/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R39C98[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C98[1][A]</td>
<td>apple_speaker/n56_s1/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C98[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n56_s1/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C98[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[1][A]</td>
<td>apple_speaker/countdown_17_s0/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C98[1][A]</td>
<td>apple_speaker/countdown_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>5.055</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R30C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>5.061</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n194_s0/I1</td>
</tr>
<tr>
<td>5.214</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n194_s0/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.939</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>5.055</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C56[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/Q</td>
</tr>
<tr>
<td>5.061</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s0/I1</td>
</tr>
<tr>
<td>5.214</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s0/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.939</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C56[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R53C89[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td>mockingboard/psg_right/n925_s3/I2</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n925_s3/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C89[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C89[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_gen_cnt_0_s1/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td>mockingboard/psg_right/n950_s3/I2</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n950_s3/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_gen_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C89[0][A]</td>
<td>mockingboard/psg_right/noise_gen_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/cnt_div_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/cnt_div_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C86[0][A]</td>
<td>mockingboard/psg_right/cnt_div_0_s1/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R46C86[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_0_s1/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C86[0][A]</td>
<td>mockingboard/psg_right/n911_s5/I0</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C86[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n911_s5/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C86[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C86[0][A]</td>
<td>mockingboard/psg_right/cnt_div_0_s1/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C86[0][A]</td>
<td>mockingboard/psg_right/cnt_div_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/apple_video_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td style=" font-weight:bold;">supersprite/apple_video_sw_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>supersprite/apple_video_sw_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>supersprite/apple_video_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C91[2][B]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C91[2][B]</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C91[2][B]</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C91[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C91[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C91[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C95[0][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C95[0][A]</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C95[0][A]</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C95[0][B]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_SHRG_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C95[0][B]</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C95[0][B]</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C95[2][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C95[2][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C95[2][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C95[1][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C95[1][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C95[1][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[2][A]</td>
<td>apple_memory/SWITCHES_II_7_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[2][A]</td>
<td>apple_memory/SWITCHES_II_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.409%; route: 5.312, 87.305%; tC2Q: 0.382, 6.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.221</td>
<td>3.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C75[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C75[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C75[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.422%; route: 5.301, 87.280%; tC2Q: 0.382, 6.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.221</td>
<td>3.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C75[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C75[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C75[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.422%; route: 5.301, 87.280%; tC2Q: 0.382, 6.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.216</td>
<td>3.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C75[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C75[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C75[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.427%; route: 5.296, 87.270%; tC2Q: 0.382, 6.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.216</td>
<td>3.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C75[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C75[0][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C75[0][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.427%; route: 5.296, 87.270%; tC2Q: 0.382, 6.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.223</td>
<td>3.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C94[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C94[1][B]</td>
<td>apple_speaker/speaker_bit_s2/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C94[1][B]</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.419%; route: 5.303, 87.285%; tC2Q: 0.382, 6.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp_overlay_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.223</td>
<td>3.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp_overlay_sw_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td>supersprite/vdp_overlay_sw_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[1][B]</td>
<td>supersprite/vdp_overlay_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.419%; route: 5.303, 87.285%; tC2Q: 0.382, 6.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.223</td>
<td>3.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C92[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C92[1][A]</td>
<td>apple_memory/SWITCHES_II_2_s1/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C92[1][A]</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.419%; route: 5.303, 87.285%; tC2Q: 0.382, 6.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.223</td>
<td>3.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C94[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C94[2][A]</td>
<td>apple_memory/SWITCHES_IIE_6_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C94[2][A]</td>
<td>apple_memory/SWITCHES_IIE_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.419%; route: 5.303, 87.285%; tC2Q: 0.382, 6.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>2.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C95[1][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>367</td>
<td>R36C95[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>12.223</td>
<td>3.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C94[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C94[0][A]</td>
<td>apple_memory/SWITCHES_IIE_5_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C94[0][A]</td>
<td>apple_memory/SWITCHES_IIE_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.419%; route: 5.303, 87.285%; tC2Q: 0.382, 6.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.202</td>
<td>3.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C75[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C75[0][B]</td>
<td>superserial/COM2/READ_STATE_1_s2/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C75[0][B]</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.442%; route: 5.282, 87.241%; tC2Q: 0.382, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.202</td>
<td>3.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C75[2][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.442%; route: 5.282, 87.241%; tC2Q: 0.382, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.202</td>
<td>3.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C75[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C75[1][B]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C75[1][B]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.442%; route: 5.282, 87.241%; tC2Q: 0.382, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.202</td>
<td>3.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C75[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C75[2][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C75[2][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.442%; route: 5.282, 87.241%; tC2Q: 0.382, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.202</td>
<td>3.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C75[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C75[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C75[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.442%; route: 5.282, 87.241%; tC2Q: 0.382, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.212</td>
<td>3.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C76[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.432%; route: 5.291, 87.260%; tC2Q: 0.382, 6.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.212</td>
<td>3.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C76[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C76[0][B]</td>
<td>superserial/COM2/RX_REG_7_s1/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C76[0][B]</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.432%; route: 5.291, 87.260%; tC2Q: 0.382, 6.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.148</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.530</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.788</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C77[0][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R25C77[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>12.212</td>
<td>3.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C76[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C76[0][A]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C76[0][A]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 6.432%; route: 5.291, 87.260%; tC2Q: 0.382, 6.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[2][A]</td>
<td>audio_timing/acc_fs_25_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C78[2][A]</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[0][B]</td>
<td>audio_timing/acc_fs_8_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C78[0][B]</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[1][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C78[1][A]</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[1][B]</td>
<td>audio_timing/acc_fs_11_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C78[1][B]</td>
<td>audio_timing/acc_fs_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[2][A]</td>
<td>audio_timing/acc_fs_12_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C78[2][A]</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[0][B]</td>
<td>audio_timing/acc_fs_13_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C78[0][B]</td>
<td>audio_timing/acc_fs_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C78[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C78[0][B]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C78[0][B]</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C78[1][A]</td>
<td>audio_timing/acc_fs_22_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C78[1][A]</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C78[0][A]</td>
<td>audio_timing/acc_fs_24_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C78[0][A]</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[0][B]</td>
<td>audio_cdc_right/sync_ff2_9_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C90[0][B]</td>
<td>audio_cdc_right/sync_ff2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[1][B]</td>
<td>audio_cdc_right/sync_ff2_10_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C90[1][B]</td>
<td>audio_cdc_right/sync_ff2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[2][B]</td>
<td>audio_cdc_right/sync_ff2_11_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C90[2][B]</td>
<td>audio_cdc_right/sync_ff2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td>audio_cdc_right/sync_ff2_12_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C90[1][A]</td>
<td>audio_cdc_right/sync_ff2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.616</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C90[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C90[2][A]</td>
<td>audio_cdc_right/sync_ff2_13_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C90[2][A]</td>
<td>audio_cdc_right/sync_ff2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/fs_pulse_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[1][A]</td>
<td style=" font-weight:bold;">audio_timing/fs_pulse_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[1][A]</td>
<td>audio_timing/fs_pulse_r_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C79[1][A]</td>
<td>audio_timing/fs_pulse_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[1][A]</td>
<td>audio_timing/acc_fs_2_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C75[1][A]</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[1][B]</td>
<td>audio_timing/acc_fs_3_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C75[1][B]</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[0][B]</td>
<td>audio_timing/acc_fs_4_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C75[0][B]</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C75[0][A]</td>
<td>audio_timing/acc_fs_5_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C75[0][A]</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[1][B]</td>
<td>audio_timing/acc_fs_15_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C75[1][B]</td>
<td>audio_timing/acc_fs_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[0][B]</td>
<td>audio_timing/acc_fs_16_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C75[0][B]</td>
<td>audio_timing/acc_fs_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C87[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C87[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C87[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[0][B]</td>
<td>audio_cdc_right/sync_ff2_4_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[0][B]</td>
<td>audio_cdc_right/sync_ff2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[1][B]</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3141</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.754</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C77[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.898</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>178</td>
<td>R21C77[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.612</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][B]</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[2][B]</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 83.217%; tC2Q: 0.144, 16.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3141</td>
<td>clk_logic_w</td>
<td>2.749</td>
<td>2.616</td>
</tr>
<tr>
<td>1018</td>
<td>clk_pixel_w</td>
<td>9.027</td>
<td>2.604</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.976</td>
<td>2.250</td>
</tr>
<tr>
<td>367</td>
<td>n29_11</td>
<td>10.557</td>
<td>3.650</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>30.201</td>
<td>3.464</td>
</tr>
<tr>
<td>202</td>
<td>a2bus_if.addr[0]</td>
<td>7.995</td>
<td>4.851</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.023</td>
<td>2.263</td>
</tr>
<tr>
<td>178</td>
<td>rstn_r</td>
<td>8.570</td>
<td>2.655</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>11.090</td>
<td>3.879</td>
</tr>
<tr>
<td>155</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>11.090</td>
<td>2.315</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C92</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C93</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C124</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C116</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C100</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C140</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C140</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
