

================================================================
== Vivado HLS Report for 'Advios'
================================================================
* Date:           Tue Oct  9 16:09:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Advisio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    4|    1|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                 |                       |  Latency  |  Interval | Pipeline|
        |             Instance            |         Module        | min | max | min | max |   Type  |
        +---------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_Advios_LedControl_fu_76      |Advios_LedControl      |    2|    2|    2|    2|   none  |
        |grp_Advios_modulate_clock_fu_96  |Advios_modulate_clock  |    3|    3|    3|    3|   none  |
        +---------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    135|    132|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      5|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    140|    132|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+-----+----+
    |             Instance            |         Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------------+-----------------------+---------+-------+-----+----+
    |grp_Advios_LedControl_fu_76      |Advios_LedControl      |        0|      0|   23|  56|
    |grp_Advios_modulate_clock_fu_96  |Advios_modulate_clock  |        0|      0|  112|  76|
    +---------------------------------+-----------------------+---------+-------+-----+----+
    |Total                            |                       |        0|      0|  135| 132|
    +---------------------------------+-----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |clk_sc_out  |  1|   0|    1|          0|
    |outLeds     |  4|   0|    4|          0|
    +------------+---+----+-----+-----------+
    |Total       |  5|   0|    5|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|clk         |  in |    1| ap_ctrl_hs | Advios::Advios.1 | return value |
|clk_sc_in   |  in |    1| ap_ctrl_hs | Advios::Advios.1 | return value |
|reset       |  in |    1| ap_ctrl_hs | Advios::Advios.1 | return value |
|clk_sc_out  | out |    1|   ap_vld   |    clk_sc_out    |    pointer   |
|ctrl        |  in |    4|   ap_none  |       ctrl       |    pointer   |
|inSwitch    |  in |    4|   ap_none  |     inSwitch     |    pointer   |
|outLeds     | out |    4|   ap_vld   |      outLeds     |    pointer   |
+------------+-----+-----+------------+------------------+--------------+

