reg     [ 31: 0] bytes_left;
wire             fifo_EF;
reg              fifo_rd_d;