Analysis & Synthesis Status : Successful - Tue Jan  7 08:23:27 2025
Quartus Prime Version : 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Revision Name : TP_VHDL
Top-level Entity Name : TP_VHDL
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 24
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
