{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port eth_mdio_mdc -pg 1 -y 650 -defaultsOSRD
preplace port sys_clock -pg 1 -y 850 -defaultsOSRD
preplace port usb_uart -pg 1 -y 410 -defaultsOSRD
preplace port eth_rmii -pg 1 -y 760 -defaultsOSRD
preplace port eth_ref_clk -pg 1 -y 680 -defaultsOSRD
preplace port reset -pg 1 -y 820 -defaultsOSRD
preplace port DDR2_0 -pg 1 -y 170 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -y 630 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -y 220 -defaultsOSRD
preplace inst rst_mig_7series_0_81M -pg 1 -lvl 4 -y 390 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -y 460 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 6 -y 650 -defaultsOSRD
preplace inst mii_to_rmii_0 -pg 1 -lvl 7 -y 760 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 790 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -y 420 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 660 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 790 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 230 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 840 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 660 -defaultsOSRD
preplace netloc axi_intc_0_interrupt 1 3 1 N
preplace netloc axi_mem_intercon_M01_AXI 1 5 2 NJ 210 2040
preplace netloc mig_7series_0_mmcm_locked 1 3 5 920 570 NJ 570 NJ 570 NJ 570 2340
preplace netloc mig_7series_0_DDR2 1 7 1 NJ
preplace netloc axi_ethernetlite_0_MDIO 1 6 2 NJ 650 NJ
preplace netloc axi_mem_intercon_M03_AXI 1 5 1 1770
preplace netloc microblaze_0_Clk 1 1 6 220 570 610 540 900 540 1440 480 1790 340 2080J
preplace netloc axi_mem_intercon_M00_AXI 1 5 2 NJ 190 N
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1380
preplace netloc microblaze_0_ilmb_1 1 4 1 N
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc axi_mem_intercon_M02_AXI 1 5 1 1740
preplace netloc mig_7series_0_ui_clk 1 3 5 920 280 1410 860 NJ 860 NJ 860 2350
preplace netloc mii_to_rmii_0_RMII_PHY_M 1 7 1 NJ
preplace netloc xlconcat_0_dout 1 2 1 590
preplace netloc rst_mig_7series_0_81M_peripheral_aresetn 1 4 3 1450 470 1780J 250 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 590 860 NJ 860 1400J
preplace netloc microblaze_0_M_AXI_IP 1 4 1 1390
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 5 600 520 NJ 520 1420 490 1760 350 2050J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 620 720 900J
preplace netloc clk_wiz_1_locked 1 1 1 N
preplace netloc axi_uartlite_0_UART 1 7 1 NJ
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 1 6 250 890 NJ 890 NJ 890 NJ 890 NJ 890 2040
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 5 910 850 NJ 850 NJ 850 NJ 850 2360
preplace netloc clk_wiz_1_clk_out2 1 1 6 220J 910 NJ 910 NJ 910 NJ 910 1750J 230 N
preplace netloc microblaze_0_dlmb_1 1 4 1 N
preplace netloc clk_wiz_1_clk_out3 1 1 7 200 920 NJ 920 890J 840 NJ 840 NJ 840 2080 680 NJ
preplace netloc axi_ethernetlite_0_MII 1 6 1 2060
preplace netloc microblaze_0_debug 1 3 1 890
preplace netloc reset_1 1 0 7 20 750 210 930 NJ 930 880J 830 NJ 830 NJ 830 2070
preplace netloc mdm_1_debug_sys_rst 1 1 3 240 530 NJ 530 880
preplace netloc axi_mem_intercon_M04_AXI 1 2 4 620 290 NJ 290 1430J 460 1730
preplace netloc axi_timer_0_interrupt 1 1 6 230 900 NJ 900 NJ 900 NJ 900 NJ 900 2050
levelinfo -pg 1 0 110 420 760 1150 1590 1920 2220 2380 -top 0 -bot 950
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"8",
   "da_mb_cnt":"1"
}
