#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Sep 18 12:25:25 2017
# Process ID: 2980
# Current directory: C:/Projects/srio_test/srio_test/srio_test.runs/ila_0_synth_1
# Command line: vivado.exe -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: C:/Projects/srio_test/srio_test/srio_test.runs/ila_0_synth_1/ila_0.vds
# Journal file: C:/Projects/srio_test/srio_test/srio_test.runs/ila_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 360.301 ; gain = 150.977
INFO: [Synth 8-638] synthesizing module 'ila_0' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (46#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 667.539 ; gain = 458.215
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 667.539 ; gain = 458.215
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 794.078 ; gain = 0.070
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 794.078 ; gain = 584.754
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 794.078 ; gain = 584.754
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 794.078 ; gain = 584.754
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 794.078 ; gain = 584.754
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 794.078 ; gain = 584.754
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 794.078 ; gain = 584.754
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:58 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 798.102 ; gain = 588.777
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 798.102 ; gain = 588.777

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    47|
|2     |CFGLUT5  |   152|
|3     |LUT1     |    19|
|4     |LUT2     |    48|
|5     |LUT3     |    95|
|6     |LUT4     |   140|
|7     |LUT5     |   122|
|8     |LUT6     |   461|
|9     |MUXF7    |    28|
|10    |RAMB36E1 |    11|
|11    |SRL16E   |   201|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1905|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 798.102 ; gain = 588.777
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 804.160 ; gain = 539.629
