
*** Running vivado
    with args -log plasma_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source plasma_basys3.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source plasma_basys3.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/cygwin/home/redal/plasma/vhdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/cygwin/home/redal/plasma/vhdl/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 128 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 459.102 ; gain = 248.863
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 469.633 ; gain = 10.531
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19f5b1223

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ced16fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 969.609 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1ced16fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 969.609 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 13 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 15735d536

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 969.609 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 15735d536

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 969.609 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 969.609 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15735d536

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 969.609 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 15735d536

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1115.891 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15735d536

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1115.891 ; gain = 146.281
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1115.891 ; gain = 656.789
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1115.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cygwin/home/redal/plasma/vhdl/plasma_hw.runs/impl_1/plasma_basys3_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cygwin/home/redal/plasma/vhdl/plasma_hw.runs/impl_1/plasma_basys3_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ade88a83

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: e9148c41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e9148c41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1115.891 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e9148c41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2040b2e0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2040b2e0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e98e23f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f536f36

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f536f36

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1abad0fa2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 115a3364c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10607ab47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10607ab47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.891 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10607ab47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.330. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11ecf7877

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11ecf7877

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11ecf7877

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11ecf7877

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12a07c589

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12a07c589

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000
Ending Placer Task | Checksum: c763ce17

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1115.891 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1115.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cygwin/home/redal/plasma/vhdl/plasma_hw.runs/impl_1/plasma_basys3_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1115.891 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1115.891 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1115.891 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 89f2d025 ConstDB: 0 ShapeSum: 3d70fdf2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c94877aa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c94877aa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c94877aa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c94877aa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.465 ; gain = 2.574
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e64e5097

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1118.465 ; gain = 2.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.090  | TNS=0.000  | WHS=-0.011 | THS=-0.011 |

Phase 2 Router Initialization | Checksum: 25291ce00

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171647528

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: b3aafc86

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.300  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b3aafc86

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574
Phase 4 Rip-up And Reroute | Checksum: b3aafc86

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b3aafc86

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b3aafc86

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574
Phase 5 Delay and Skew Optimization | Checksum: b3aafc86

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c63e6ff8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.393  | TNS=0.000  | WHS=0.290  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c63e6ff8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574
Phase 6 Post Hold Fix | Checksum: c63e6ff8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.765606 %
  Global Horizontal Routing Utilization  = 0.84227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c63e6ff8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c63e6ff8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14fff5f98

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1118.465 ; gain = 2.574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.393  | TNS=0.000  | WHS=0.290  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14fff5f98

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1118.465 ; gain = 2.574
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1118.465 ; gain = 2.574

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.465 ; gain = 2.574
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1118.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cygwin/home/redal/plasma/vhdl/plasma_hw.runs/impl_1/plasma_basys3_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cygwin/home/redal/plasma/vhdl/plasma_hw.runs/impl_1/plasma_basys3_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/cygwin/home/redal/plasma/vhdl/plasma_hw.runs/impl_1/plasma_basys3_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file plasma_basys3_power_routed.rpt -pb plasma_basys3_power_summary_routed.pb -rpx plasma_basys3_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
67 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile plasma_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inst_2/u2_ram/RAMB16_S9_inst0 has an input control pin inst_2/u2_ram/RAMB16_S9_inst0/ADDRARDADDR[13] (net: inst_2/u2_ram/address_next[10]) which is driven by a register (inst_2/u1_cpu/u2_mem_ctrl/opcode_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./plasma_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1484.836 ; gain = 343.754
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file plasma_basys3.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 18:24:20 2021...
